<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-7_Lab5_FIR8_Emulation/emulation/Gowin/fir8_wrapper/impl/gwsynthesis/fir8_wrapper.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-7_Lab5_FIR8_Emulation/emulation/Gowin/fir8_wrapper/src/psce_wrapper.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Tutorials/2-7_Lab5_FIR8_Emulation/emulation/Gowin/fir8_wrapper/src/psce_wrapper.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 10 18:13:49 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>715</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1424</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_emu </td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>clk_dut </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk_emu</td>
<td>1.000(MHz)</td>
<td>276.528(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>sys_clk_dut</td>
<td>1.000(MHz)</td>
<td>259.470(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_emu</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk_dut</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>996.146</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>3.784</td>
</tr>
<tr>
<td>2</td>
<td>996.158</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>3.781</td>
</tr>
<tr>
<td>3</td>
<td>996.246</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>3.684</td>
</tr>
<tr>
<td>4</td>
<td>996.248</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>3.681</td>
</tr>
<tr>
<td>5</td>
<td>996.346</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>3.584</td>
</tr>
<tr>
<td>6</td>
<td>996.348</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>3.581</td>
</tr>
<tr>
<td>7</td>
<td>996.384</td>
<td>vectOut[1][3]_DFFE_Q/Q</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.040</td>
<td>3.513</td>
</tr>
<tr>
<td>8</td>
<td>996.448</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>3.481</td>
</tr>
<tr>
<td>9</td>
<td>996.455</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>3.484</td>
</tr>
<tr>
<td>10</td>
<td>996.542</td>
<td>vectOut[2][2]_DFFE_Q/Q</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.067</td>
<td>3.327</td>
</tr>
<tr>
<td>11</td>
<td>996.577</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.003</td>
<td>3.362</td>
</tr>
<tr>
<td>12</td>
<td>996.726</td>
<td>vectOut[1][5]_DFFE_Q/Q</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.034</td>
<td>3.176</td>
</tr>
<tr>
<td>13</td>
<td>996.867</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>3.050</td>
</tr>
<tr>
<td>14</td>
<td>996.910</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>3.021</td>
</tr>
<tr>
<td>15</td>
<td>996.912</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>3.019</td>
</tr>
<tr>
<td>16</td>
<td>996.922</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.015</td>
<td>3.000</td>
</tr>
<tr>
<td>17</td>
<td>996.932</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.024</td>
<td>2.980</td>
</tr>
<tr>
<td>18</td>
<td>996.934</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.997</td>
</tr>
<tr>
<td>19</td>
<td>996.944</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.015</td>
<td>2.977</td>
</tr>
<tr>
<td>20</td>
<td>996.954</td>
<td>vectOut[2][4]_DFFE_Q/Q</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.015</td>
<td>2.967</td>
</tr>
<tr>
<td>21</td>
<td>996.969</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.019</td>
<td>2.947</td>
</tr>
<tr>
<td>22</td>
<td>996.976</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>2.950</td>
</tr>
<tr>
<td>23</td>
<td>996.984</td>
<td>vectOut[0][1]_DFFE_Q/Q</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>1000.000</td>
<td>0.010</td>
<td>2.943</td>
</tr>
<tr>
<td>24</td>
<td>997.012</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>0.005</td>
<td>2.919</td>
</tr>
<tr>
<td>25</td>
<td>997.019</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>1000.000</td>
<td>-0.004</td>
<td>2.921</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.222</td>
</tr>
<tr>
<td>2</td>
<td>0.296</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q/Q</td>
<td>vectOut[1][1]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>3</td>
<td>0.296</td>
<td>Yin[12]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>4</td>
<td>0.296</td>
<td>Yin[0]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>0.296</td>
<td>Xin[2]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>0.296</td>
<td>Xin[6]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>0.304</td>
<td>Yin[11]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>0.304</td>
<td>Yin[9]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.360</td>
</tr>
<tr>
<td>9</td>
<td>0.331</td>
<td>Yin[3]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>10</td>
<td>0.331</td>
<td>Xin[7]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>11</td>
<td>0.331</td>
<td>Xin[4]_DFFE_Q/Q</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q/D</td>
<td>sys_clk_emu:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.383</td>
</tr>
<tr>
<td>12</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q/Q</td>
<td>vectOut[1][6]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>13</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q/Q</td>
<td>vectOut[1][0]_DFFE_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_emu:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.383</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[9]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[7]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[6]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[5]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q/Q</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1]_DFF_Q/D</td>
<td>sys_clk_dut:[R]</td>
<td>sys_clk_dut:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.893</td>
<td>499.143</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_emu</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_DFF_Q</td>
</tr>
<tr>
<td>6</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.894</td>
<td>499.144</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk_dut</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.803</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.669, 44.103%; route: 1.732, 45.788%; tC2Q: 0.382, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.507</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.557</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C44[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.800</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.800</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.666, 44.066%; route: 1.732, 45.818%; tC2Q: 0.382, 10.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.703</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.703</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[1][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 42.586%; route: 1.732, 47.031%; tC2Q: 0.382, 10.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.700</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.407</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.457</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.700</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.700</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 42.547%; route: 1.732, 47.063%; tC2Q: 0.382, 10.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.603</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.469, 40.984%; route: 1.732, 48.343%; tC2Q: 0.382, 10.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.307</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.357</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.357</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.600</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.600</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[8]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.466, 40.942%; route: 1.732, 48.377%; tC2Q: 0.382, 10.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[2][B]</td>
<td>vectOut[1][3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C34[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>vectOut[0][3]_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>3.211</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">vectOut[0][3]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td>vectOut[2][3]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.347</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][A]</td>
<td style=" background: #97FFFF;">vectOut[2][3]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.530</td>
<td>2.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td style=" font-weight:bold;">Dout_emu[3]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.977</td>
<td>1.295</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.914</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[B]</td>
<td>Dout_emu[3]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.040</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.597, 17.011%; route: 2.533, 72.100%; tC2Q: 0.382, 10.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.513%; route: 1.295, 65.487%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.949</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.257</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.500</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.013</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.949</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.366, 39.246%; route: 1.732, 49.767%; tC2Q: 0.382, 10.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.913%; route: 1.330, 66.087%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.207</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.503</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.503</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42[2][B]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[5]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 39.290%; route: 1.732, 49.731%; tC2Q: 0.382, 10.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.366</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[2][A]</td>
<td>vectOut[2][2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.421</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C32[2][A]</td>
<td style=" font-weight:bold;">vectOut[2][2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.561</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[3][A]</td>
<td>vectOut[2][2]_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>3.083</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][2]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[3][A]</td>
<td>vectOut[1][2]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.219</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C32[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][2]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.366</td>
<td>2.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">Dout_emu[2]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.972</td>
<td>1.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>Dout_emu[2]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.657, 19.760%; route: 2.287, 68.745%; tC2Q: 0.382, 11.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.617%; route: 1.289, 65.383%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.402</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R8C37[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.807</td>
<td>1.405</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/I2</td>
</tr>
<tr>
<td>4.323</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM_I0_LUT3_F/F</td>
</tr>
<tr>
<td>4.650</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>5.382</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.022</td>
<td>1.339</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.958</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42[2][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.mul[4]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.247, 37.100%; route: 1.732, 51.524%; tC2Q: 0.382, 11.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.756%; route: 1.339, 66.244%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.932</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[1][5]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[3][B]</td>
<td>vectOut[1][5]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C33[3][B]</td>
<td style=" font-weight:bold;">vectOut[1][5]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.797</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>vectOut[0][5]_LUT4_I2_1/I3</td>
</tr>
<tr>
<td>3.294</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][5]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.294</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>vectOut[2][5]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.431</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">vectOut[2][5]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>5.206</td>
<td>1.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">Dout_emu[5]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.932</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>Dout_emu[5]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 19.953%; route: 2.160, 68.005%; tC2Q: 0.382, 12.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.874</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C34[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.481</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.781</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15]_ALU_I1/CIN</td>
</tr>
<tr>
<td>5.077</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[15]_ALU_I1/SUM</td>
</tr>
<tr>
<td>5.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.203, 39.426%; route: 1.465, 48.033%; tC2Q: 0.382, 12.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>3.826</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/F</td>
</tr>
<tr>
<td>3.984</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>4.540</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.036</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.036</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[0][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.574, 52.089%; route: 1.065, 35.250%; tC2Q: 0.382, 12.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>3.826</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/F</td>
</tr>
<tr>
<td>3.984</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>4.540</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.740</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.740</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.790</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.790</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.034</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.571, 52.050%; route: 1.065, 35.280%; tC2Q: 0.382, 12.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C42[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.332</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>3.858</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[0][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>4.578</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[1][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.628</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[1][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.728</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[2][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.024</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C44[2][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.535, 51.167%; route: 1.082, 36.083%; tC2Q: 0.382, 12.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.937</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.364</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>3.654</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.147</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0/COUT</td>
</tr>
<tr>
<td>4.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0/CIN</td>
</tr>
<tr>
<td>4.408</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0/COUT</td>
</tr>
<tr>
<td>4.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.708</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.004</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.000</td>
<td>1.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.937</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.492, 50.084%; route: 1.105, 37.081%; tC2Q: 0.382, 12.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.120%; route: 1.318, 65.880%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C42[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.Xout[6]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.332</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT2_F/I0</td>
</tr>
<tr>
<td>3.858</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C44[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM_I1_LUT2_F/F</td>
</tr>
<tr>
<td>4.016</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[0][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/I1</td>
</tr>
<tr>
<td>4.578</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[1][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.628</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.628</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[1][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[2][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.728</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C44[2][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.778</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C45[0][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.022</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.022</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.955</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C45[0][A]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.mul[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.532, 51.126%; route: 1.082, 36.113%; tC2Q: 0.382, 12.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.024</td>
<td>1.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.407</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C38[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.Xout[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.364</td>
<td>0.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_LUT2_F/I0</td>
</tr>
<tr>
<td>3.654</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R9C38[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_LUT2_F/F</td>
</tr>
<tr>
<td>3.802</td>
<td>0.147</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[1][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0/I0</td>
</tr>
<tr>
<td>4.358</td>
<td>0.556</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[3]_DFF_Q_D_ALU_I0/COUT</td>
</tr>
<tr>
<td>4.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C38[2][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0/CIN</td>
</tr>
<tr>
<td>4.408</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C38[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[4]_DFF_Q_D_ALU_I0/COUT</td>
</tr>
<tr>
<td>4.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C38[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.458</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[5]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.458</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[6]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[0][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.558</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[1][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.658</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.658</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.708</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.708</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.758</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C39[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C40[0][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>5.002</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>5.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C40[0][A]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.mul[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.714%; route: 1.342, 66.286%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.490, 50.042%; route: 1.105, 37.112%; tC2Q: 0.382, 12.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[2][4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[0][B]</td>
<td>vectOut[2][4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.400</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C34[0][B]</td>
<td style=" font-weight:bold;">vectOut[2][4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.595</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>vectOut[2][4]_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>3.121</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">vectOut[2][4]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>vectOut[0][4]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.257</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td style=" background: #97FFFF;">vectOut[0][4]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>4.985</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">Dout_emu[4]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.939</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>Dout_emu[4]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.829%; route: 1.335, 66.171%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.662, 22.325%; route: 1.922, 64.785%; tC2Q: 0.382, 12.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.874</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C34[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.481</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.731</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.974</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[14]_ALU_I1/SUM</td>
</tr>
<tr>
<td>4.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.944</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[14]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.100, 37.320%; route: 1.465, 49.703%; tC2Q: 0.382, 12.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.027</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C40[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Xout[5]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.874</td>
<td>1.465</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C33[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1/I0</td>
</tr>
<tr>
<td>4.431</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[7]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.431</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C34[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.481</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C34[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[8]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.481</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.531</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[0][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.581</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[10]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.631</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.631</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.681</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_ALU_I1/COUT</td>
</tr>
<tr>
<td>4.681</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C34[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1/CIN</td>
</tr>
<tr>
<td>4.977</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[13]_ALU_I1/SUM</td>
</tr>
<tr>
<td>4.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.953</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C34[2][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.673%; route: 1.344, 66.327%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.103, 37.373%; route: 1.465, 49.661%; tC2Q: 0.382, 12.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.956</td>
</tr>
<tr>
<td class="label">From</td>
<td>vectOut[0][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>2.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>vectOut[0][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>2.412</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C31[2][A]</td>
<td style=" font-weight:bold;">vectOut[0][1]_DFFE_Q/Q</td>
</tr>
<tr>
<td>2.552</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td>vectOut[0][1]_LUT4_I2_1/I2</td>
</tr>
<tr>
<td>3.073</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td style=" background: #97FFFF;">vectOut[0][1]_LUT4_I2_1/F</td>
</tr>
<tr>
<td>3.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td>vectOut[1][1]_MUX2_LUT5_S0/I0</td>
</tr>
<tr>
<td>3.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C31[3][A]</td>
<td style=" background: #97FFFF;">vectOut[1][1]_MUX2_LUT5_S0/O</td>
</tr>
<tr>
<td>4.972</td>
<td>1.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">Dout_emu[1]_OBUF_O_I_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1001.956</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>Dout_emu[1]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.657, 22.345%; route: 1.903, 64.656%; tC2Q: 0.382, 12.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.798%; route: 1.337, 66.202%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>3.826</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/F</td>
</tr>
<tr>
<td>3.984</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>4.540</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.690</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.934</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>4.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C42[0][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.471, 50.407%; route: 1.065, 36.488%; tC2Q: 0.382, 13.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>2.015</td>
<td>1.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C39[2][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>2.397</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R4C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.Xout[2]_DFF_Q/Q</td>
</tr>
<tr>
<td>3.305</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/I1</td>
</tr>
<tr>
<td>3.826</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C42[3][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM_I0_LUT2_F/F</td>
</tr>
<tr>
<td>3.984</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[1][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/I0</td>
</tr>
<tr>
<td>4.540</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[7]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C41[1][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.590</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[8]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.590</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.640</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][A]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[9]_DFF_Q_D_ALU_SUM/COUT</td>
</tr>
<tr>
<td>4.640</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C41[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/CIN</td>
</tr>
<tr>
<td>4.936</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" background: #97FFFF;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q_D_ALU_SUM/SUM</td>
</tr>
<tr>
<td>4.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1002.019</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1001.955</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[2][B]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.mul[10]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.871%; route: 1.332, 66.129%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.474, 50.449%; route: 1.065, 36.457%; tC2Q: 0.382, 13.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.803%; route: 1.337, 66.197%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.377</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td>u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C42[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[3].u_fir_pe.Yout[13]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.377</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.155</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.102</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C42[1][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.rYin[13]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.460%; route: 0.480, 41.540%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][1]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>vectOut[1][1]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
<tr>
<td>1.244</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[2][B]</td>
<td>vectOut[1][1]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[12]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td>Yin[12]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C33[2][B]</td>
<td style=" font-weight:bold;">Yin[12]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[12]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>Yin[0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">Yin[0]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.185%; route: 0.506, 42.815%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[2]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[3][B]</td>
<td>Xin[2]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C42[3][B]</td>
<td style=" font-weight:bold;">Xin[2]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
<tr>
<td>1.244</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[2]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td>Xin[6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C38[2][A]</td>
<td style=" font-weight:bold;">Xin[6]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.181</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q</td>
</tr>
<tr>
<td>1.241</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C38[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.209%; route: 0.505, 42.791%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[11]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.174</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>Yin[11]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" font-weight:bold;">Yin[11]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.206</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q</td>
</tr>
<tr>
<td>1.230</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[11]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.514%; route: 0.499, 42.486%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.304</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[9]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>Yin[9]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.324</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td style=" font-weight:bold;">Yin[9]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.543</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C43[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.178</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.213</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q</td>
</tr>
<tr>
<td>1.238</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C43[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.319%; route: 0.503, 42.681%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.235</td>
</tr>
<tr>
<td class="label">From</td>
<td>Yin[3]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.183</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td>Yin[3]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.326</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C33[0][A]</td>
<td style=" font-weight:bold;">Yin[3]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.565</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.187</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.222</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q</td>
</tr>
<tr>
<td>1.235</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C33[1][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.rYin[3]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.125%; route: 0.507, 42.875%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.932%; route: 0.511, 43.068%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.556</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[7]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td>Xin[7]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.317</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" font-weight:bold;">Xin[7]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C38[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>Xin[4]_DFFE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td>Xin[4]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.319</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R5C38[1][A]</td>
<td style=" font-weight:bold;">Xin[4]_DFFE_Q/Q</td>
</tr>
<tr>
<td>1.558</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C38[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q</td>
</tr>
<tr>
<td>1.227</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C38[2][A]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Xout[4]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C34[2][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C34[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.Yout[6]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.567</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td style=" font-weight:bold;">vectOut[1][6]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[2][B]</td>
<td>vectOut[1][6]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
<tr>
<td>1.232</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C33[2][B]</td>
<td>vectOut[1][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_emu:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.560</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">vectOut[1][0]_DFFE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>IOT61[B]</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>vectOut[1][0]_DFFE_Q/CLK</td>
</tr>
<tr>
<td>1.212</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
<tr>
<td>1.225</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>vectOut[1][0]_DFFE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C39[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[6].u_fir_pe.Xout[7]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C39[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.mul[9]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C39[0][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[9]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C39[0][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[9]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.489%; route: 0.499, 42.511%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[7]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.325</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C40[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[6].u_fir_pe.Xout[5]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.mul[7]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[7]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.209</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C40[1][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[7]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[6]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C34[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[6].u_fir_pe.Xout[4]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.mul[6]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[6]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[6]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[5]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C39[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[6].u_fir_pe.Xout[3]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.mul[5]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[5]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C39[2][A]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.mul[5]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C31[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[0][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.rYin[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[6].u_fir_pe.rYin[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.379%; route: 0.502, 42.621%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.318</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[4].u_fir_pe.Yout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.177</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.202</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>u_fir8.gen_fir_pe[5].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.404%; route: 0.501, 42.596%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.314</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C31[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.Yout[0]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.533</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.173</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.198</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[0][B]</td>
<td>u_fir8.gen_fir_pe[2].u_fir_pe.rYin[0]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.575%; route: 0.498, 42.425%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[1][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C43[1][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Yout[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[2][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C43[2][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[0].u_fir_pe.Yout[15]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.531</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[15]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1]_DFF_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk_dut:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[2][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C43[2][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.rYin[1]_DFF_Q/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C43[1][A]</td>
<td style=" font-weight:bold;">u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1]_DFF_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>392</td>
<td>IOT61[A]</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[1][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1]_DFF_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C43[1][A]</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Yout[1]_DFF_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.893</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.143</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.047</td>
<td>1.359</td>
<td>tNET</td>
<td>FF</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.190</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>Dout_emu[7]_OBUF_O_I_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Yin[1]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>Yin[1]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>Yin[1]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][2]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][2]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vectOut[0][6]_DFFE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_emu</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_emu_IBUF_I/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_emu_IBUF_I/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>vectOut[0][6]_DFFE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.gen_fir_pe[7].u_fir_pe.rYin[11]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[3]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[4]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[5]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[6]_DFF_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>502.044</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk_dut</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_fir8.clk_IBUF_O/O</td>
</tr>
<tr>
<td>1001.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>u_fir8.gen_fir_pe[6].u_fir_pe.mul[7]_DFF_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>392</td>
<td>u_fir8.clk</td>
<td>996.146</td>
<td>1.357</td>
</tr>
<tr>
<td>80</td>
<td>clk_emu_IBUF_I_O</td>
<td>996.384</td>
<td>1.359</td>
</tr>
<tr>
<td>15</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[2]</td>
<td>997.118</td>
<td>0.971</td>
</tr>
<tr>
<td>15</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[3]</td>
<td>997.064</td>
<td>1.036</td>
</tr>
<tr>
<td>13</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[4]</td>
<td>997.352</td>
<td>1.170</td>
</tr>
<tr>
<td>13</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[1]</td>
<td>996.741</td>
<td>1.222</td>
</tr>
<tr>
<td>11</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[6]</td>
<td>996.985</td>
<td>1.010</td>
</tr>
<tr>
<td>11</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[0]</td>
<td>996.146</td>
<td>1.405</td>
</tr>
<tr>
<td>10</td>
<td>u_fir8.gen_fir_pe[4].u_fir_pe.Xout[5]</td>
<td>997.463</td>
<td>0.612</td>
</tr>
<tr>
<td>9</td>
<td>u_fir8.gen_fir_pe[1].u_fir_pe.Xout[4]</td>
<td>997.542</td>
<td>0.439</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C39</td>
<td>31.94%</td>
</tr>
<tr>
<td>R2C34</td>
<td>29.17%</td>
</tr>
<tr>
<td>R8C41</td>
<td>29.17%</td>
</tr>
<tr>
<td>R3C34</td>
<td>29.17%</td>
</tr>
<tr>
<td>R5C41</td>
<td>27.78%</td>
</tr>
<tr>
<td>R6C32</td>
<td>27.78%</td>
</tr>
<tr>
<td>R8C42</td>
<td>27.78%</td>
</tr>
<tr>
<td>R2C37</td>
<td>26.39%</td>
</tr>
<tr>
<td>R6C34</td>
<td>26.39%</td>
</tr>
<tr>
<td>R4C42</td>
<td>26.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_emu -period 1000 -waveform {0 500} [get_ports {clk_emu}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk_dut -period 1000 -waveform {0 500} [get_ports {clk_dut}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
