## ðŸ”¥100 **Days of RTL Challenge**
***

ðŸ˜ŠWelcome to my **100 Days of RTL challenge** repository!

In this project, I will be coding ðŸ’»  various **digital designs using Verilog and RTL design** techniques as part of a 100-day challenge to improve my **Hardware Description Language** (HDL) skillsðŸ˜‰
***

## **ProgressðŸ“†**

**. Day 1:** Full Adder

**. Day 2:** Carry Lookahead Adder

**. Day 3:** 16:1 Multiplexer

**. Day 4:** 3:8 Decoder

**. Day 5:** 8:3 Encoder

**. Day 6:** BCD to Excess 3 Decoder

**. Day 7:** Binary to Gray code

**. Day 8:** BCD to 7 Segment Display

**. Day 9:** SR Latch

**. Day 10:** SR Flipflop

**. Day 11:** JK Flipflop

**. Day 12:** D Flipflop

**. Day 13:** T Flipflop

**. Day 14:** Master-Slave JK Flipflop

**. Day 15:** Synchronous up counter

**. Day 16:** Synchronous down counter

**. Day 17:** Up/Down synchronous counter

**. Day 18:** Ring counter

**. Day 19:** SISO Register

**. Day 20:** SIPO Register

**. Day 21:** PIPO Register

**. Day 22:** Johnson Counter

**. Day 23:** Mod 12 Counter

**. Day 24:** 16 Bit Adder with Status flags

**. Day 25:** Moore Model (Cyclic Lamps)

**. Day 26:** N-Bit Counter(N=8)

**. Day 27:** Moore Model (Serial Parity Detector)

**. Day 28:** Clock Divider

**. Day 29:** Conversion of T to JK Flipflop

**. Day 30:** FSM Design for Traffic Light Controller

**. Day 31:** Edge Detector 

**. Day 32:** Conversion of T to SR Flipflop

**. Day 33:** NOR gate using transisitors

**. Day 34:** Octal to Binary Encoder

**. Day 35:** Comparator

**. Day 36:** Priority Encoder

**. Day 37:** 16 Bit-Xor Bitwise 

**. Day 38:** Code converter

**. Day 39:** CMOS inverter

**. Day 40:** 8 Bit Full Adder

**. Day 41:** Counter with Clock Gating 

**. Day 42:** Debouncing Circuit 

**. Day 43:** PNR Generator

**. Day 44:**  Multiplexer-Based Function Generator

**. Day 45:** Volume Level Indicator

**. Day 46:** Bitwise Rotator

              
â€¦.(Tasks will be added as I progress)
***

## **LicenseðŸªª**

This project is Licensed under the MIT License.**See the LICENSE file for details.**

***

## **ðŸ›  Tools and Environment**

. Vivado 2024.1


  .The designs will be synthesized and simulated using the latest version of **Xilinix Vivado(2024.1).**
  ***
