!Device
manufacturer: Freescale Semiconductor, Inc.
part_number: MKW21Z4
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: FTFA_FlashConfig
  description: Flash configuration field
  base_addr: 0x400
  size: 0xe
  registers:
  - !Register
    name: BACKKEY3
    addr: 0x400
    size_bits: 8
    description: Backdoor Comparison Key 3.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY2
    addr: 0x401
    size_bits: 8
    description: Backdoor Comparison Key 2.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY1
    addr: 0x402
    size_bits: 8
    description: Backdoor Comparison Key 1.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY0
    addr: 0x403
    size_bits: 8
    description: Backdoor Comparison Key 0.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY7
    addr: 0x404
    size_bits: 8
    description: Backdoor Comparison Key 7.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY6
    addr: 0x405
    size_bits: 8
    description: Backdoor Comparison Key 6.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY5
    addr: 0x406
    size_bits: 8
    description: Backdoor Comparison Key 5.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY4
    addr: 0x407
    size_bits: 8
    description: Backdoor Comparison Key 4.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT3
    addr: 0x408
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT2
    addr: 0x409
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT1
    addr: 0x40a
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT0
    addr: 0x40b
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSEC
    addr: 0x40c
    size_bits: 8
    description: Non-volatile Flash Security Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x40d
    size_bits: 8
    description: Non-volatile Flash Option Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: LPBOOT0
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: NMI_DIS
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: RESET_PIN_CFG
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: LPBOOT1
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: FAST_INIT
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
- !Module
  name: DMA
  description: Enhanced direct memory access controller
  base_addr: 0x40008000
  size: 0x1080
  registers:
  - !Register
    name: CR
    addr: 0x40008000
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDBG
      bit_offset: 1
      bit_width: 1
      description: Enable Debug
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERCA
      bit_offset: 2
      bit_width: 1
      description: Enable Round Robin Channel Arbitration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HOE
      bit_offset: 4
      bit_width: 1
      description: Halt On Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HALT
      bit_offset: 5
      bit_width: 1
      description: Halt DMA Operations
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLM
      bit_offset: 6
      bit_width: 1
      description: Continuous Link Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EMLM
      bit_offset: 7
      bit_width: 1
      description: Enable Minor Loop Mapping
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Error Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CX
      bit_offset: 17
      bit_width: 1
      description: Cancel Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 31
      bit_width: 1
      description: DMA Active Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ES
    addr: 0x40008004
    size_bits: 32
    description: Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DBE
      bit_offset: 0
      bit_width: 1
      description: Destination Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBE
      bit_offset: 1
      bit_width: 1
      description: Source Bus Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SGE
      bit_offset: 2
      bit_width: 1
      description: Scatter/Gather Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NCE
      bit_offset: 3
      bit_width: 1
      description: NBYTES/CITER Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOE
      bit_offset: 4
      bit_width: 1
      description: Destination Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAE
      bit_offset: 5
      bit_width: 1
      description: Destination Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOE
      bit_offset: 6
      bit_width: 1
      description: Source Offset Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAE
      bit_offset: 7
      bit_width: 1
      description: Source Address Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRCHN
      bit_offset: 8
      bit_width: 2
      description: Error Channel Number or Canceled Channel Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: CPE
      bit_offset: 14
      bit_width: 1
      description: Channel Priority Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECX
      bit_offset: 16
      bit_width: 1
      description: Transfer Canceled
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VLD
      bit_offset: 31
      bit_width: 1
      description: Logical OR of all ERR status bits
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERQ
    addr: 0x4000800c
    size_bits: 32
    description: Enable Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERQ0
      bit_offset: 0
      bit_width: 1
      description: Enable DMA Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ1
      bit_offset: 1
      bit_width: 1
      description: Enable DMA Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ2
      bit_offset: 2
      bit_width: 1
      description: Enable DMA Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ3
      bit_offset: 3
      bit_width: 1
      description: Enable DMA Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EEI
    addr: 0x40008014
    size_bits: 32
    description: Enable Error Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EEI0
      bit_offset: 0
      bit_width: 1
      description: Enable Error Interrupt 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI1
      bit_offset: 1
      bit_width: 1
      description: Enable Error Interrupt 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI2
      bit_offset: 2
      bit_width: 1
      description: Enable Error Interrupt 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EEI3
      bit_offset: 3
      bit_width: 1
      description: Enable Error Interrupt 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CEEI
    addr: 0x40008018
    size_bits: 8
    description: Clear Enable Error Interrupt Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CEEI
      bit_offset: 0
      bit_width: 2
      description: Clear Enable Error Interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAEE
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Error Interrupts
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SEEI
    addr: 0x40008019
    size_bits: 8
    description: Set Enable Error Interrupt Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SEEI
      bit_offset: 0
      bit_width: 2
      description: Set Enable Error Interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAEE
      bit_offset: 6
      bit_width: 1
      description: Sets All Enable Error Interrupts
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CERQ
    addr: 0x4000801a
    size_bits: 8
    description: Clear Enable Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CERQ
      bit_offset: 0
      bit_width: 2
      description: Clear Enable Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAER
      bit_offset: 6
      bit_width: 1
      description: Clear All Enable Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SERQ
    addr: 0x4000801b
    size_bits: 8
    description: Set Enable Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SERQ
      bit_offset: 0
      bit_width: 2
      description: Set Enable Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAER
      bit_offset: 6
      bit_width: 1
      description: Set All Enable Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CDNE
    addr: 0x4000801c
    size_bits: 8
    description: Clear DONE Status Bit Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CDNE
      bit_offset: 0
      bit_width: 2
      description: Clear DONE Bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: CADN
      bit_offset: 6
      bit_width: 1
      description: Clears All DONE Bits
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SSRT
    addr: 0x4000801d
    size_bits: 8
    description: Set START Bit Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SSRT
      bit_offset: 0
      bit_width: 2
      description: Set START Bit
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAST
      bit_offset: 6
      bit_width: 1
      description: Set All START Bits (activates all channels)
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CERR
    addr: 0x4000801e
    size_bits: 8
    description: Clear Error Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CERR
      bit_offset: 0
      bit_width: 2
      description: Clear Error Indicator
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAEI
      bit_offset: 6
      bit_width: 1
      description: Clear All Error Indicators
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CINT
    addr: 0x4000801f
    size_bits: 8
    description: Clear Interrupt Request Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CINT
      bit_offset: 0
      bit_width: 2
      description: Clear Interrupt Request
      read_allowed: false
      write_allowed: true
    - !Field
      name: CAIR
      bit_offset: 6
      bit_width: 1
      description: Clear All Interrupt Requests
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOP
      bit_offset: 7
      bit_width: 1
      description: No Op enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT
    addr: 0x40008024
    size_bits: 32
    description: Interrupt Request Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INT0
      bit_offset: 0
      bit_width: 1
      description: Interrupt Request 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT1
      bit_offset: 1
      bit_width: 1
      description: Interrupt Request 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT2
      bit_offset: 2
      bit_width: 1
      description: Interrupt Request 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INT3
      bit_offset: 3
      bit_width: 1
      description: Interrupt Request 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ERR
    addr: 0x4000802c
    size_bits: 32
    description: Error Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR0
      bit_offset: 0
      bit_width: 1
      description: Error In Channel 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR1
      bit_offset: 1
      bit_width: 1
      description: Error In Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR2
      bit_offset: 2
      bit_width: 1
      description: Error In Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERR3
      bit_offset: 3
      bit_width: 1
      description: Error In Channel 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HRS
    addr: 0x40008034
    size_bits: 32
    description: Hardware Request Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: HRS0
      bit_offset: 0
      bit_width: 1
      description: Hardware Request Status Channel 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS1
      bit_offset: 1
      bit_width: 1
      description: Hardware Request Status Channel 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS2
      bit_offset: 2
      bit_width: 1
      description: Hardware Request Status Channel 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HRS3
      bit_offset: 3
      bit_width: 1
      description: Hardware Request Status Channel 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EARS
    addr: 0x40008044
    size_bits: 32
    description: Enable Asynchronous Request in Stop Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EDREQ_0
      bit_offset: 0
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 0.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_1
      bit_offset: 1
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 1.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_2
      bit_offset: 2
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 2.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDREQ_3
      bit_offset: 3
      bit_width: 1
      description: Enable asynchronous DMA request in stop mode for channel 3.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI3
    addr: 0x40008100
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 2
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI2
    addr: 0x40008101
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 2
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI1
    addr: 0x40008102
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 2
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DCHPRI0
    addr: 0x40008103
    size_bits: 8
    description: Channel n Priority Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHPRI
      bit_offset: 0
      bit_width: 2
      description: Channel n Arbitration Priority
      read_allowed: true
      write_allowed: true
    - !Field
      name: DPA
      bit_offset: 6
      bit_width: 1
      description: Disable Preempt Ability.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ECP
      bit_offset: 7
      bit_width: 1
      description: Enable Channel Preemption.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_SADDR
    addr: 0x40009000
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SADDR
    addr: 0x40009020
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SADDR
    addr: 0x40009040
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SADDR
    addr: 0x40009060
    size_bits: 32
    description: TCD Source Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SADDR
      bit_offset: 0
      bit_width: 32
      description: Source Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_SOFF
    addr: 0x40009004
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SOFF
    addr: 0x40009024
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SOFF
    addr: 0x40009044
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SOFF
    addr: 0x40009064
    size_bits: 16
    description: TCD Signed Source Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOFF
      bit_offset: 0
      bit_width: 16
      description: Source address signed offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_ATTR
    addr: 0x40009006
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD1_ATTR
    addr: 0x40009026
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD2_ATTR
    addr: 0x40009046
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD3_ATTR
    addr: 0x40009066
    size_bits: 16
    description: TCD Transfer Attributes
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSIZE
      bit_offset: 0
      bit_width: 3
      description: Destination data transfer size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMOD
      bit_offset: 3
      bit_width: 5
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
    - !Field
      name: SSIZE
      bit_offset: 8
      bit_width: 3
      description: Source data transfer size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        4: '100'
        5: '101'
    - !Field
      name: SMOD
      bit_offset: 11
      bit_width: 5
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: TCD0_NBYTES_MLNO
    addr: 0x40009008
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_NBYTES_MLNO
    addr: 0x40009028
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_NBYTES_MLNO
    addr: 0x40009048
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_NBYTES_MLNO
    addr: 0x40009068
    size_bits: 32
    description: TCD Minor Byte Count (Minor Loop Mapping Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NBYTES
      bit_offset: 0
      bit_width: 32
      description: Minor Byte Transfer Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_SLAST
    addr: 0x4000900c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_SLAST
    addr: 0x4000902c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_SLAST
    addr: 0x4000904c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_SLAST
    addr: 0x4000906c
    size_bits: 32
    description: TCD Last Source Address Adjustment
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLAST
      bit_offset: 0
      bit_width: 32
      description: Last Source Address Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DADDR
    addr: 0x40009010
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DADDR
    addr: 0x40009030
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DADDR
    addr: 0x40009050
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DADDR
    addr: 0x40009070
    size_bits: 32
    description: TCD Destination Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DADDR
      bit_offset: 0
      bit_width: 32
      description: Destination Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_DOFF
    addr: 0x40009014
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DOFF
    addr: 0x40009034
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DOFF
    addr: 0x40009054
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DOFF
    addr: 0x40009074
    size_bits: 16
    description: TCD Signed Destination Address Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOFF
      bit_offset: 0
      bit_width: 16
      description: Destination Address Signed Offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CITER_ELINKNO
    addr: 0x40009016
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_CITER_ELINKNO
    addr: 0x40009036
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_CITER_ELINKNO
    addr: 0x40009056
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_CITER_ELINKNO
    addr: 0x40009076
    size_bits: 16
    description: TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CITER
      bit_offset: 0
      bit_width: 15
      description: Current Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enable channel-to-channel linking on minor-loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD0_DLASTSGA
    addr: 0x40009018
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD1_DLASTSGA
    addr: 0x40009038
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD2_DLASTSGA
    addr: 0x40009058
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD3_DLASTSGA
    addr: 0x40009078
    size_bits: 32
    description: TCD Last Destination Address Adjustment/Scatter Gather Address
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLASTSGA
      bit_offset: 0
      bit_width: 32
      description: Destination last address adjustment or the memory address for the
        next transfer control descriptor to be loaded into this channel (scatter/gather)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCD0_CSR
    addr: 0x4000901c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 2
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD1_CSR
    addr: 0x4000903c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 2
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD2_CSR
    addr: 0x4000905c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 2
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD3_CSR
    addr: 0x4000907c
    size_bits: 16
    description: TCD Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: START
      bit_offset: 0
      bit_width: 1
      description: Channel Start
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTMAJOR
      bit_offset: 1
      bit_width: 1
      description: Enable an interrupt when major iteration count completes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTHALF
      bit_offset: 2
      bit_width: 1
      description: Enable an interrupt when major counter is half complete.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DREQ
      bit_offset: 3
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESG
      bit_offset: 4
      bit_width: 1
      description: Enable Scatter/Gather Processing
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAJORELINK
      bit_offset: 5
      bit_width: 1
      description: Enable channel-to-channel linking on major loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACTIVE
      bit_offset: 6
      bit_width: 1
      description: Channel Active
      read_allowed: true
      write_allowed: false
    - !Field
      name: DONE
      bit_offset: 7
      bit_width: 1
      description: Channel Done
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAJORLINKCH
      bit_offset: 8
      bit_width: 2
      description: Major Loop Link Channel Number
      read_allowed: true
      write_allowed: true
    - !Field
      name: BWC
      bit_offset: 14
      bit_width: 2
      description: Bandwidth Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: TCD0_BITER_ELINKNO
    addr: 0x4000901e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD1_BITER_ELINKNO
    addr: 0x4000903e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD2_BITER_ELINKNO
    addr: 0x4000905e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCD3_BITER_ELINKNO
    addr: 0x4000907e
    size_bits: 16
    description: TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking
      Disabled)
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITER
      bit_offset: 0
      bit_width: 15
      description: Starting Major Iteration Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELINK
      bit_offset: 15
      bit_width: 1
      description: Enables channel-to-channel linking on minor loop complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FTFA
  description: Flash Memory Interface
  base_addr: 0x40020000
  size: 0x2c
  registers:
  - !Register
    name: FSTAT
    addr: 0x40020000
    size_bits: 8
    description: Flash Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MGSTAT0
      bit_offset: 0
      bit_width: 1
      description: Memory Controller Command Completion Status Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPVIOL
      bit_offset: 4
      bit_width: 1
      description: Flash Protection Violation Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACCERR
      bit_offset: 5
      bit_width: 1
      description: Flash Access Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLERR
      bit_offset: 6
      bit_width: 1
      description: Flash Read Collision Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIF
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCNFG
    addr: 0x40020001
    size_bits: 8
    description: Flash Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERSSUSP
      bit_offset: 4
      bit_width: 1
      description: Erase Suspend
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERSAREQ
      bit_offset: 5
      bit_width: 1
      description: Erase All Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLLIE
      bit_offset: 6
      bit_width: 1
      description: Read Collision Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIE
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSEC
    addr: 0x40020002
    size_bits: 8
    description: Flash Security Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Factory Security Level Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: Mass Erase Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x40020003
    size_bits: 8
    description: Flash Option Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OPT
      bit_offset: 0
      bit_width: 8
      description: Nonvolatile Option
      read_allowed: true
      write_allowed: false
  - !Register
    name: FACSS
    addr: 0x40020028
    size_bits: 8
    description: Flash Access Segment Size Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SGSIZE
      bit_offset: 0
      bit_width: 8
      description: Segment Size
      read_allowed: true
      write_allowed: false
  - !Register
    name: FACSN
    addr: 0x4002002b
    size_bits: 8
    description: Flash Access Segment Number Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: NUMSG
      bit_offset: 0
      bit_width: 8
      description: Number of Segments Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        32: '100000'
        40: '101000'
        64: '1000000'
  - !Register
    name: FCCOB3
    addr: 0x40020004
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB2
    addr: 0x40020005
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB1
    addr: 0x40020006
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB0
    addr: 0x40020007
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB7
    addr: 0x40020008
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB6
    addr: 0x40020009
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB5
    addr: 0x4002000a
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB4
    addr: 0x4002000b
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBB
    addr: 0x4002000c
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBA
    addr: 0x4002000d
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB9
    addr: 0x4002000e
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB8
    addr: 0x4002000f
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FPROT3
    addr: 0x40020010
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT2
    addr: 0x40020011
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT1
    addr: 0x40020012
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT0
    addr: 0x40020013
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH3
    addr: 0x40020018
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH2
    addr: 0x40020019
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH1
    addr: 0x4002001a
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCH0
    addr: 0x4002001b
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL3
    addr: 0x4002001c
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL2
    addr: 0x4002001d
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL1
    addr: 0x4002001e
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XACCL0
    addr: 0x4002001f
    size_bits: 8
    description: Execute-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: XA
      bit_offset: 0
      bit_width: 8
      description: Execute-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH3
    addr: 0x40020020
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH2
    addr: 0x40020021
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH1
    addr: 0x40020022
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCH0
    addr: 0x40020023
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL3
    addr: 0x40020024
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL2
    addr: 0x40020025
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL1
    addr: 0x40020026
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SACCL0
    addr: 0x40020027
    size_bits: 8
    description: Supervisor-only Access Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SA
      bit_offset: 0
      bit_width: 8
      description: Supervisor-only access control
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DMAMUX0
  description: DMA channel multiplexor
  base_addr: 0x40021000
  size: 0x4
  registers:
  - !Register
    name: CHCFG0
    addr: 0x40021000
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG1
    addr: 0x40021001
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG2
    addr: 0x40021002
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG3
    addr: 0x40021003
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        40: '40'
        42: '42'
        45: '45'
        47: '47'
        49: '49'
        50: '50'
        51: '51'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TRNG0
  description: TRNG0
  base_addr: 0x40029000
  size: 0xf8
  registers:
  - !Register
    name: MCTL
    addr: 0x40029000
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x12001
    fields:
    - !Field
      name: SAMP_MODE
      bit_offset: 0
      bit_width: 2
      description: Sample Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: OSC_DIV
      bit_offset: 2
      bit_width: 2
      description: Oscillator Divide
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: UNUSED
      bit_offset: 4
      bit_width: 1
      description: This bit is unused but write-able. Must be left as zero.
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRNG_ACC
      bit_offset: 5
      bit_width: 1
      description: TRNG Access Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RST_DEF
      bit_offset: 6
      bit_width: 1
      description: Reset Defaults
      read_allowed: false
      write_allowed: true
    - !Field
      name: FOR_SCLK
      bit_offset: 7
      bit_width: 1
      description: Force System Clock
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCT_FAIL
      bit_offset: 8
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCT_VAL
      bit_offset: 9
      bit_width: 1
      description: 'Read only: Frequency Count Valid. Indicates that a valid frequency
        count may be read from FRQCNT.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ENT_VAL
      bit_offset: 10
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
    - !Field
      name: TST_OUT
      bit_offset: 11
      bit_width: 1
      description: 'Read only: Test point inside ring oscillator.'
      read_allowed: true
      write_allowed: false
    - !Field
      name: ERR
      bit_offset: 12
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOP_OK
      bit_offset: 13
      bit_width: 1
      description: TRNG_OK_TO_STOP
      read_allowed: true
      write_allowed: false
    - !Field
      name: PRGM
      bit_offset: 16
      bit_width: 1
      description: Programming Mode Select
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCMISC
    addr: 0x40029004
    size_bits: 32
    description: Statistical Check Miscellaneous Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10022
    fields:
    - !Field
      name: LRUN_MAX
      bit_offset: 0
      bit_width: 8
      description: LONG RUN MAX LIMIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: RTY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKRRNG
    addr: 0x40029008
    size_bits: 32
    description: Poker Range Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x9a3
    fields:
    - !Field
      name: PKR_RNG
      bit_offset: 0
      bit_width: 16
      description: Poker Range
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKRMAX
    addr: 0x4002900c
    size_bits: 32
    description: Poker Maximum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6920
    fields:
    - !Field
      name: PKR_MAX
      bit_offset: 0
      bit_width: 24
      description: Poker Maximum Limit.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SDCTL
    addr: 0x40029010
    size_bits: 32
    description: Seed Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc8009c4
    fields:
    - !Field
      name: SAMP_SIZE
      bit_offset: 0
      bit_width: 16
      description: Sample Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: ENT_DLY
      bit_offset: 16
      bit_width: 16
      description: Entropy Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: SBLIM
    addr: 0x40029014
    size_bits: 32
    description: Sparse Bit Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3f
    fields:
    - !Field
      name: SB_LIM
      bit_offset: 0
      bit_width: 10
      description: Sparse Bit Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRQMIN
    addr: 0x40029018
    size_bits: 32
    description: Frequency Count Minimum Limit Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x640
    fields:
    - !Field
      name: FRQ_MIN
      bit_offset: 0
      bit_width: 22
      description: Frequency Count Minimum Limit
      read_allowed: true
      write_allowed: true
  - !Register
    name: FRQCNT
    addr: 0x4002901c
    size_bits: 32
    description: Frequency Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FRQ_CT
      bit_offset: 0
      bit_width: 22
      description: Frequency Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCMC
    addr: 0x40029020
    size_bits: 32
    description: Statistical Check Monobit Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MONO_CT
      bit_offset: 0
      bit_width: 16
      description: Monobit Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR1C
    addr: 0x40029024
    size_bits: 32
    description: Statistical Check Run Length 1 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R1_0_CT
      bit_offset: 0
      bit_width: 15
      description: Runs of Zero, Length 1 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R1_1_CT
      bit_offset: 16
      bit_width: 15
      description: Runs of One, Length 1 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR2C
    addr: 0x40029028
    size_bits: 32
    description: Statistical Check Run Length 2 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R2_0_CT
      bit_offset: 0
      bit_width: 14
      description: Runs of Zero, Length 2 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R2_1_CT
      bit_offset: 16
      bit_width: 14
      description: Runs of One, Length 2 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR3C
    addr: 0x4002902c
    size_bits: 32
    description: Statistical Check Run Length 3 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R3_0_CT
      bit_offset: 0
      bit_width: 13
      description: Runs of Zeroes, Length 3 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R3_1_CT
      bit_offset: 16
      bit_width: 13
      description: Runs of Ones, Length 3 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR4C
    addr: 0x40029030
    size_bits: 32
    description: Statistical Check Run Length 4 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R4_0_CT
      bit_offset: 0
      bit_width: 12
      description: Runs of Zero, Length 4 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R4_1_CT
      bit_offset: 16
      bit_width: 12
      description: Runs of One, Length 4 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR5C
    addr: 0x40029034
    size_bits: 32
    description: Statistical Check Run Length 5 Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R5_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 5 Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R5_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 5 Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SCR6PC
    addr: 0x40029038
    size_bits: 32
    description: Statistical Check Run Length 6+ Count Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: R6P_0_CT
      bit_offset: 0
      bit_width: 11
      description: Runs of Zero, Length 6+ Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: R6P_1_CT
      bit_offset: 16
      bit_width: 11
      description: Runs of One, Length 6+ Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: STATUS
    addr: 0x4002903c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TF1BR0
      bit_offset: 0
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 0s. If TF1BR0=1, the 1-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF1BR1
      bit_offset: 1
      bit_width: 1
      description: Test Fail, 1-Bit Run, Sampling 1s. If TF1BR1=1, the 1-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR0
      bit_offset: 2
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 0s. If TF2BR0=1, the 2-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF2BR1
      bit_offset: 3
      bit_width: 1
      description: Test Fail, 2-Bit Run, Sampling 1s. If TF2BR1=1, the 2-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR0
      bit_offset: 4
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 0s. If TF3BR0=1, the 3-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF3BR1
      bit_offset: 5
      bit_width: 1
      description: Test Fail, 3-Bit Run, Sampling 1s. If TF3BR1=1, the 3-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR0
      bit_offset: 6
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 0s. If TF4BR0=1, the 4-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF4BR1
      bit_offset: 7
      bit_width: 1
      description: Test Fail, 4-Bit Run, Sampling 1s. If TF4BR1=1, the 4-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR0
      bit_offset: 8
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 0s. If TF5BR0=1, the 5-Bit Run,
        Sampling 0s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF5BR1
      bit_offset: 9
      bit_width: 1
      description: Test Fail, 5-Bit Run, Sampling 1s. If TF5BR1=1, the 5-Bit Run,
        Sampling 1s Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR0
      bit_offset: 10
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 0s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TF6PBR1
      bit_offset: 11
      bit_width: 1
      description: Test Fail, 6 Plus Bit Run, Sampling 1s
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFSB
      bit_offset: 12
      bit_width: 1
      description: Test Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFLR
      bit_offset: 13
      bit_width: 1
      description: Test Fail, Long Run. If TFLR=1, the Long Run Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFP
      bit_offset: 14
      bit_width: 1
      description: Test Fail, Poker. If TFP=1, the Poker Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TFMB
      bit_offset: 15
      bit_width: 1
      description: Test Fail, Mono Bit. If TFMB=1, the Mono Bit Test has failed.
      read_allowed: true
      write_allowed: false
    - !Field
      name: RETRY_CT
      bit_offset: 16
      bit_width: 4
      description: RETRY COUNT
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT0
    addr: 0x40029040
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT1
    addr: 0x40029044
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT2
    addr: 0x40029048
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT3
    addr: 0x4002904c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT4
    addr: 0x40029050
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT5
    addr: 0x40029054
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT6
    addr: 0x40029058
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT7
    addr: 0x4002905c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT8
    addr: 0x40029060
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT9
    addr: 0x40029064
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT10
    addr: 0x40029068
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT11
    addr: 0x4002906c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT12
    addr: 0x40029070
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT13
    addr: 0x40029074
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT14
    addr: 0x40029078
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENT15
    addr: 0x4002907c
    size_bits: 32
    description: Entropy Read Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENT
      bit_offset: 0
      bit_width: 32
      description: Entropy Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT10
    addr: 0x40029080
    size_bits: 32
    description: Statistical Check Poker Count 1 and 0 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_0_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 0h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_1_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 1h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT32
    addr: 0x40029084
    size_bits: 32
    description: Statistical Check Poker Count 3 and 2 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_2_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 2h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_3_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 3h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT54
    addr: 0x40029088
    size_bits: 32
    description: Statistical Check Poker Count 5 and 4 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_4_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 4h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_5_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 5h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT76
    addr: 0x4002908c
    size_bits: 32
    description: Statistical Check Poker Count 7 and 6 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_6_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 6h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_7_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 7h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNT98
    addr: 0x40029090
    size_bits: 32
    description: Statistical Check Poker Count 9 and 8 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_8_CT
      bit_offset: 0
      bit_width: 16
      description: Poker 8h Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_9_CT
      bit_offset: 16
      bit_width: 16
      description: Poker 9h Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNTBA
    addr: 0x40029094
    size_bits: 32
    description: Statistical Check Poker Count B and A Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_A_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ah Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_B_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Bh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNTDC
    addr: 0x40029098
    size_bits: 32
    description: Statistical Check Poker Count D and C Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_C_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Ch Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_D_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Dh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKRCNTFE
    addr: 0x4002909c
    size_bits: 32
    description: Statistical Check Poker Count F and E Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PKR_E_CT
      bit_offset: 0
      bit_width: 16
      description: Poker Eh Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: PKR_F_CT
      bit_offset: 16
      bit_width: 16
      description: Poker Fh Count
      read_allowed: true
      write_allowed: false
  - !Register
    name: SEC_CFG
    addr: 0x400290b0
    size_bits: 32
    description: Security Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH0
      bit_offset: 0
      bit_width: 1
      description: Reserved. DRNG specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NO_PRGM
      bit_offset: 1
      bit_width: 1
      description: If set, the TRNG registers cannot be programmed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SK_VAL
      bit_offset: 2
      bit_width: 1
      description: Reserved. DRNG-specific, not applicable to this version.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT_CTRL
    addr: 0x400290b4
    size_bits: 32
    description: Interrupt Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UNUSED
      bit_offset: 3
      bit_width: 29
      description: Reserved but writeable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: INT_MASK
    addr: 0x400290b8
    size_bits: 32
    description: Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: Bit position that can be cleared if corresponding bit of INT_STATUS
        has been asserted.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: Same behavior as bit 0 above.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: INT_STATUS
    addr: 0x400290bc
    size_bits: 32
    description: Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HW_ERR
      bit_offset: 0
      bit_width: 1
      description: 'Read: Error status'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENT_VAL
      bit_offset: 1
      bit_width: 1
      description: 'Read only: Entropy Valid'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRQ_CT_FAIL
      bit_offset: 2
      bit_width: 1
      description: 'Read only: Frequency Count Fail'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: VID1
    addr: 0x400290f0
    size_bits: 32
    description: Version ID Register (MS)
    read_allowed: true
    write_allowed: false
    reset_value: 0x300100
    fields:
    - !Field
      name: MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Minor revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's Major revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0x01'
    - !Field
      name: IP_ID
      bit_offset: 16
      bit_width: 16
      description: Shows the Freescale IP ID.
      read_allowed: true
      write_allowed: false
      enum_values:
        48: '0x0030'
  - !Register
    name: VID2
    addr: 0x400290f4
    size_bits: 32
    description: Version ID Register (LS)
    read_allowed: true
    write_allowed: false
    reset_value: 0x300100
    fields:
    - !Field
      name: CONFIG_OPT
      bit_offset: 0
      bit_width: 8
      description: Shows the Freescale IP's Configuaration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: ECO_REV
      bit_offset: 8
      bit_width: 8
      description: Shows the Freescale IP's ECO revision of the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: INTG_OPT
      bit_offset: 16
      bit_width: 8
      description: Shows the Freescale integration options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
    - !Field
      name: ERA
      bit_offset: 24
      bit_width: 8
      description: Shows the Freescale compile options for the TRNG.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0x00'
- !Module
  name: SPI0
  description: Serial Peripheral Interface
  base_addr: 0x4002c000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x4002c000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 4
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x4002c008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x4002c00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4002c02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x4002c030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x4002c034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 4
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POPR
    addr: 0x4002c038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR1
    addr: 0x4002c010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x4002c03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x4002c040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x4002c044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x4002c048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x4002c07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x4002c080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x4002c084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x4002c088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: SPI1
  description: Serial Peripheral Interface
  base_addr: 0x4002d000
  size: 0x8c
  registers:
  - !Register
    name: MCR
    addr: 0x4002d000
    size_bits: 32
    description: Module Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4001
    fields:
    - !Field
      name: HALT
      bit_offset: 0
      bit_width: 1
      description: Halt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMPL_PT
      bit_offset: 8
      bit_width: 2
      description: Sample Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CLR_RXF
      bit_offset: 10
      bit_width: 1
      description: CLR_RXF
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLR_TXF
      bit_offset: 11
      bit_width: 1
      description: Clear TX FIFO
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_RXF
      bit_offset: 12
      bit_width: 1
      description: Disable Receive FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIS_TXF
      bit_offset: 13
      bit_width: 1
      description: Disable Transmit FIFO
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 14
      bit_width: 1
      description: Module Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZE
      bit_offset: 15
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PCSIS
      bit_offset: 16
      bit_width: 4
      description: Peripheral Chip Select x Inactive State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROOE
      bit_offset: 24
      bit_width: 1
      description: Receive FIFO Overflow Overwrite Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MTFE
      bit_offset: 26
      bit_width: 1
      description: Modified Transfer Format Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRZ
      bit_offset: 27
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCONF
      bit_offset: 28
      bit_width: 2
      description: SPI Configuration.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
    - !Field
      name: CONT_SCKE
      bit_offset: 30
      bit_width: 1
      description: Continuous SCK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 31
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCR
    addr: 0x4002d008
    size_bits: 32
    description: Transfer Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPI_TCNT
      bit_offset: 16
      bit_width: 16
      description: SPI Transfer Counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTAR_SLAVE
    addr: 0x4002d00c
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Slave Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: SR
    addr: 0x4002d02c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: POPNXTPTR
      bit_offset: 0
      bit_width: 4
      description: Pop Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: RXCTR
      bit_offset: 4
      bit_width: 4
      description: RX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXNXTPTR
      bit_offset: 8
      bit_width: 4
      description: Transmit Next Pointer
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCTR
      bit_offset: 12
      bit_width: 4
      description: TX FIFO Counter
      read_allowed: true
      write_allowed: false
    - !Field
      name: RFDF
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF
      bit_offset: 28
      bit_width: 1
      description: End of Queue Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRXS
      bit_offset: 30
      bit_width: 1
      description: TX and RX Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 31
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RSER
    addr: 0x4002d030
    size_bits: 32
    description: DMA/Interrupt Request Select and Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RFDF_DIRS
      bit_offset: 16
      bit_width: 1
      description: Receive FIFO Drain DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFDF_RE
      bit_offset: 17
      bit_width: 1
      description: Receive FIFO Drain Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RFOF_RE
      bit_offset: 19
      bit_width: 1
      description: Receive FIFO Overflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_DIRS
      bit_offset: 24
      bit_width: 1
      description: Transmit FIFO Fill DMA or Interrupt Request Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFFF_RE
      bit_offset: 25
      bit_width: 1
      description: Transmit FIFO Fill Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFUF_RE
      bit_offset: 27
      bit_width: 1
      description: Transmit FIFO Underflow Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQF_RE
      bit_offset: 28
      bit_width: 1
      description: Finished Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF_RE
      bit_offset: 31
      bit_width: 1
      description: Transmission Complete Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PUSHR
    addr: 0x4002d034
    size_bits: 32
    description: PUSH TX FIFO Register In Master Mode
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: true
    - !Field
      name: PCS
      bit_offset: 16
      bit_width: 4
      description: Select which PCS signals are to be asserted for the transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTCNT
      bit_offset: 26
      bit_width: 1
      description: Clear Transfer Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOQ
      bit_offset: 27
      bit_width: 1
      description: End Of Queue
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTAS
      bit_offset: 28
      bit_width: 3
      description: Clock and Transfer Attributes Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
    - !Field
      name: CONT
      bit_offset: 31
      bit_width: 1
      description: Continuous Peripheral Chip Select Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POPR
    addr: 0x4002d038
    size_bits: 32
    description: POP RX FIFO Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Received Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTAR1
    addr: 0x4002d010
    size_bits: 32
    description: Clock and Transfer Attributes Register (In Master Mode)
    read_allowed: true
    write_allowed: true
    reset_value: 0x78000000
    fields:
    - !Field
      name: BR
      bit_offset: 0
      bit_width: 4
      description: Baud Rate Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: DT
      bit_offset: 4
      bit_width: 4
      description: Delay After Transfer Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASC
      bit_offset: 8
      bit_width: 4
      description: After SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: CSSCK
      bit_offset: 12
      bit_width: 4
      description: PCS to SCK Delay Scaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: PBR
      bit_offset: 16
      bit_width: 2
      description: Baud Rate Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDT
      bit_offset: 18
      bit_width: 2
      description: Delay after Transfer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PASC
      bit_offset: 20
      bit_width: 2
      description: After SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCSSCK
      bit_offset: 22
      bit_width: 2
      description: PCS to SCK Delay Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LSBFE
      bit_offset: 24
      bit_width: 1
      description: LSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 25
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 26
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FMSZ
      bit_offset: 27
      bit_width: 4
      description: Frame Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: DBR
      bit_offset: 31
      bit_width: 1
      description: Double Baud Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TXFR0
    addr: 0x4002d03c
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR1
    addr: 0x4002d040
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR2
    addr: 0x4002d044
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: TXFR3
    addr: 0x4002d048
    size_bits: 32
    description: Transmit FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXDATA
      bit_offset: 0
      bit_width: 16
      description: Transmit Data
      read_allowed: true
      write_allowed: false
    - !Field
      name: TXCMD_TXDATA
      bit_offset: 16
      bit_width: 16
      description: Transmit Command or Transmit Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR0
    addr: 0x4002d07c
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR1
    addr: 0x4002d080
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR2
    addr: 0x4002d084
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXFR3
    addr: 0x4002d088
    size_bits: 32
    description: Receive FIFO Registers
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXDATA
      bit_offset: 0
      bit_width: 32
      description: Receive Data
      read_allowed: true
      write_allowed: false
- !Module
  name: PIT
  description: Periodic Interrupt Timer
  base_addr: 0x40037000
  size: 0x120
  registers:
  - !Register
    name: MCR
    addr: 0x40037000
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable - (PIT section)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LTMR64H
    addr: 0x400370e0
    size_bits: 32
    description: PIT Upper Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTH
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LTMR64L
    addr: 0x400370e4
    size_bits: 32
    description: PIT Lower Lifetime Timer Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LTL
      bit_offset: 0
      bit_width: 32
      description: Life Timer value
      read_allowed: true
      write_allowed: false
  - !Register
    name: LDVAL0
    addr: 0x40037100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL1
    addr: 0x40037110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVAL0
    addr: 0x40037104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL1
    addr: 0x40037114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCTRL0
    addr: 0x40037108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL1
    addr: 0x40037118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG0
    addr: 0x4003710c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG1
    addr: 0x4003711c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TPM0
  description: Timer/PWM Module
  base_addr: 0x40038000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x40038000
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40038004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40038008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40038050
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40038064
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels 2 and 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP1
      bit_offset: 9
      bit_width: 1
      description: Combine Channels 2 and 3 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40038070
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40038078
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40038080
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40038084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: C0SC
    addr: 0x4003800c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40038014
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2SC
    addr: 0x4003801c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3SC
    addr: 0x40038024
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40038010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40038018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2V
    addr: 0x40038020
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C3V
    addr: 0x40038028
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: TPM1
  description: Timer/PWM Module
  base_addr: 0x40039000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x40039000
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x40039004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x40039008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x40039050
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x40039064
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels 2 and 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP1
      bit_offset: 9
      bit_width: 1
      description: Combine Channels 2 and 3 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x40039070
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x40039078
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x40039080
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x40039084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: C0SC
    addr: 0x4003900c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x40039014
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x40039010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x40039018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: TPM2
  description: Timer/PWM Module
  base_addr: 0x4003a000
  size: 0x88
  registers:
  - !Register
    name: SC
    addr: 0x4003a000
    size_bits: 32
    description: Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 3
      description: Prescale Factor Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CMOD
      bit_offset: 3
      bit_width: 2
      description: Clock Mode Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CPWMS
      bit_offset: 5
      bit_width: 1
      description: Center-Aligned PWM Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 6
      bit_width: 1
      description: Timer Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 7
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CNT
    addr: 0x4003a004
    size_bits: 32
    description: Counter
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNT
      bit_offset: 0
      bit_width: 16
      description: Counter value
      read_allowed: true
      write_allowed: true
  - !Register
    name: MOD
    addr: 0x4003a008
    size_bits: 32
    description: Modulo
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: Modulo value
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x4003a050
    size_bits: 32
    description: Capture and Compare Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0F
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH1F
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH2F
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CH3F
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 8
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: COMBINE
    addr: 0x4003a064
    size_bits: 32
    description: Combine Channel Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMBINE0
      bit_offset: 0
      bit_width: 1
      description: Combine Channels 0 and 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP0
      bit_offset: 1
      bit_width: 1
      description: Combine Channel 0 and 1 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMBINE1
      bit_offset: 8
      bit_width: 1
      description: Combine Channels 2 and 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COMSWAP1
      bit_offset: 9
      bit_width: 1
      description: Combine Channels 2 and 3 Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: POL
    addr: 0x4003a070
    size_bits: 32
    description: Channel Polarity
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POL0
      bit_offset: 0
      bit_width: 1
      description: Channel 0 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL1
      bit_offset: 1
      bit_width: 1
      description: Channel 1 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL2
      bit_offset: 2
      bit_width: 1
      description: Channel 2 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POL3
      bit_offset: 3
      bit_width: 1
      description: Channel 3 Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER
    addr: 0x4003a078
    size_bits: 32
    description: Filter Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CH0FVAL
      bit_offset: 0
      bit_width: 4
      description: Channel 0 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH1FVAL
      bit_offset: 4
      bit_width: 4
      description: Channel 1 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH2FVAL
      bit_offset: 8
      bit_width: 4
      description: Channel 2 Filter Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: CH3FVAL
      bit_offset: 12
      bit_width: 4
      description: Channel 3 Filter Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: QDCTRL
    addr: 0x4003a080
    size_bits: 32
    description: Quadrature Decoder Control and Status
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: QUADEN
      bit_offset: 0
      bit_width: 1
      description: Enables the quadrature decoder mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOFDIR
      bit_offset: 1
      bit_width: 1
      description: Indicates if the TOF bit was set on the top or the bottom of counting.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADIR
      bit_offset: 2
      bit_width: 1
      description: Counter Direction in Quadrature Decode Mode
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QUADMODE
      bit_offset: 3
      bit_width: 1
      description: Quadrature Decoder Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CONF
    addr: 0x4003a084
    size_bits: 32
    description: Configuration
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DOZEEN
      bit_offset: 5
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGMODE
      bit_offset: 6
      bit_width: 2
      description: Debug Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        3: '11'
    - !Field
      name: GTBSYNC
      bit_offset: 8
      bit_width: 1
      description: Global Time Base Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTBEEN
      bit_offset: 9
      bit_width: 1
      description: Global time base enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOT
      bit_offset: 16
      bit_width: 1
      description: Counter Start on Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CSOO
      bit_offset: 17
      bit_width: 1
      description: Counter Stop On Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CROT
      bit_offset: 18
      bit_width: 1
      description: Counter Reload On Trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOT
      bit_offset: 19
      bit_width: 1
      description: Counter Pause On Trigger
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRGPOL
      bit_offset: 22
      bit_width: 1
      description: Trigger Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSRC
      bit_offset: 23
      bit_width: 1
      description: Trigger Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 24
      bit_width: 4
      description: Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: C0SC
    addr: 0x4003a00c
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1SC
    addr: 0x4003a014
    size_bits: 32
    description: Channel (n) Status and Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ELSA
      bit_offset: 2
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: ELSB
      bit_offset: 3
      bit_width: 1
      description: Edge or Level Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSA
      bit_offset: 4
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSB
      bit_offset: 5
      bit_width: 1
      description: Channel Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: CHIE
      bit_offset: 6
      bit_width: 1
      description: Channel Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHF
      bit_offset: 7
      bit_width: 1
      description: Channel Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0V
    addr: 0x4003a010
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1V
    addr: 0x4003a018
    size_bits: 32
    description: Channel (n) Value
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VAL
      bit_offset: 0
      bit_width: 16
      description: Channel Value
      read_allowed: true
      write_allowed: true
- !Module
  name: ADC0
  description: Analog-to-Digital Converter
  base_addr: 0x4003b000
  size: 0x70
  registers:
  - !Register
    name: CFG1
    addr: 0x4003b008
    size_bits: 32
    description: ADC Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADICLK
      bit_offset: 0
      bit_width: 2
      description: Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Conversion mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLSMP
      bit_offset: 4
      bit_width: 1
      description: Sample Time Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADIV
      bit_offset: 5
      bit_width: 2
      description: Clock Divide Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLPC
      bit_offset: 7
      bit_width: 1
      description: Low-Power Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFG2
    addr: 0x4003b00c
    size_bits: 32
    description: ADC Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADLSTS
      bit_offset: 0
      bit_width: 2
      description: Long Sample Time Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADHSC
      bit_offset: 2
      bit_width: 1
      description: High-Speed Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACKEN
      bit_offset: 3
      bit_width: 1
      description: Asynchronous Clock Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUXSEL
      bit_offset: 4
      bit_width: 1
      description: ADC Mux Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC2
    addr: 0x4003b020
    size_bits: 32
    description: Status and Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REFSEL
      bit_offset: 0
      bit_width: 2
      description: Voltage Reference Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACREN
      bit_offset: 3
      bit_width: 1
      description: Compare Function Range Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFGT
      bit_offset: 4
      bit_width: 1
      description: Compare Function Greater Than Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFE
      bit_offset: 5
      bit_width: 1
      description: Compare Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTRG
      bit_offset: 6
      bit_width: 1
      description: Conversion Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACT
      bit_offset: 7
      bit_width: 1
      description: Conversion Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC3
    addr: 0x4003b024
    size_bits: 32
    description: Status and Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVGS
      bit_offset: 0
      bit_width: 2
      description: Hardware Average Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AVGE
      bit_offset: 2
      bit_width: 1
      description: Hardware Average Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCO
      bit_offset: 3
      bit_width: 1
      description: Continuous Conversion Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALF
      bit_offset: 6
      bit_width: 1
      description: Calibration Failed Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL
      bit_offset: 7
      bit_width: 1
      description: Calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFS
    addr: 0x4003b028
    size_bits: 32
    description: ADC Offset Correction Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: OFS
      bit_offset: 0
      bit_width: 16
      description: Offset Error Correction Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PG
    addr: 0x4003b02c
    size_bits: 32
    description: ADC Plus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: PG
      bit_offset: 0
      bit_width: 16
      description: Plus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: MG
    addr: 0x4003b030
    size_bits: 32
    description: ADC Minus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: MG
      bit_offset: 0
      bit_width: 16
      description: Minus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPD
    addr: 0x4003b034
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLPD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPS
    addr: 0x4003b038
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLPS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP4
    addr: 0x4003b03c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLP4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP3
    addr: 0x4003b040
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLP3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP2
    addr: 0x4003b044
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLP2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP1
    addr: 0x4003b048
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLP1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP0
    addr: 0x4003b04c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLP0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMD
    addr: 0x4003b054
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLMD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLMS
    addr: 0x4003b058
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLMS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM4
    addr: 0x4003b05c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLM4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM3
    addr: 0x4003b060
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLM3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM2
    addr: 0x4003b064
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLM2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM1
    addr: 0x4003b068
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLM1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLM0
    addr: 0x4003b06c
    size_bits: 32
    description: ADC Minus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLM0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SC1A
    addr: 0x4003b000
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1B
    addr: 0x4003b004
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: DIFF
      bit_offset: 5
      bit_width: 1
      description: Differential Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x4003b010
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RB
    addr: 0x4003b014
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: CV1
    addr: 0x4003b018
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CV2
    addr: 0x4003b01c
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
- !Module
  name: RTC
  description: Secure Real Time Clock
  base_addr: 0x4003d000
  size: 0x20
  registers:
  - !Register
    name: TSR
    addr: 0x4003d000
    size_bits: 32
    description: RTC Time Seconds Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSR
      bit_offset: 0
      bit_width: 32
      description: Time Seconds Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TPR
    addr: 0x4003d004
    size_bits: 32
    description: RTC Time Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPR
      bit_offset: 0
      bit_width: 16
      description: Time Prescaler Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAR
    addr: 0x4003d008
    size_bits: 32
    description: RTC Time Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TAR
      bit_offset: 0
      bit_width: 32
      description: Time Alarm Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCR
    addr: 0x4003d00c
    size_bits: 32
    description: RTC Time Compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCR
      bit_offset: 0
      bit_width: 8
      description: Time Compensation Register
      read_allowed: true
      write_allowed: true
      enum_values:
        128: '10000000'
        255: '11111111'
        0: '0'
        1: '1'
        127: '1111111'
    - !Field
      name: CIR
      bit_offset: 8
      bit_width: 8
      description: Compensation Interval Register
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCV
      bit_offset: 16
      bit_width: 8
      description: Time Compensation Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CIC
      bit_offset: 24
      bit_width: 8
      description: Compensation Interval Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: CR
    addr: 0x4003d010
    size_bits: 32
    description: RTC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SWR
      bit_offset: 0
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPE
      bit_offset: 1
      bit_width: 1
      description: Wakeup Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SUP
      bit_offset: 2
      bit_width: 1
      description: Supervisor Access
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UM
      bit_offset: 3
      bit_width: 1
      description: Update Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPS
      bit_offset: 4
      bit_width: 1
      description: Wakeup Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCE
      bit_offset: 8
      bit_width: 1
      description: Oscillator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKO
      bit_offset: 9
      bit_width: 1
      description: Clock Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC16P
      bit_offset: 10
      bit_width: 1
      description: Oscillator 16pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC8P
      bit_offset: 11
      bit_width: 1
      description: Oscillator 8pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC4P
      bit_offset: 12
      bit_width: 1
      description: Oscillator 4pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC2P
      bit_offset: 13
      bit_width: 1
      description: Oscillator 2pF Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SR
    addr: 0x4003d014
    size_bits: 32
    description: RTC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Time Invalid Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOF
      bit_offset: 1
      bit_width: 1
      description: Time Overflow Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TAF
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCE
      bit_offset: 4
      bit_width: 1
      description: Time Counter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LR
    addr: 0x4003d018
    size_bits: 32
    description: RTC Lock Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: TCL
      bit_offset: 3
      bit_width: 1
      description: Time Compensation Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRL
      bit_offset: 4
      bit_width: 1
      description: Control Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRL
      bit_offset: 5
      bit_width: 1
      description: Status Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRL
      bit_offset: 6
      bit_width: 1
      description: Lock Register Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IER
    addr: 0x4003d01c
    size_bits: 32
    description: RTC Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: TIIE
      bit_offset: 0
      bit_width: 1
      description: Time Invalid Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOIE
      bit_offset: 1
      bit_width: 1
      description: Time Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TAIE
      bit_offset: 2
      bit_width: 1
      description: Time Alarm Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIE
      bit_offset: 4
      bit_width: 1
      description: Time Seconds Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WPON
      bit_offset: 7
      bit_width: 1
      description: Wakeup Pin On
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DAC0
  description: 12-Bit Digital-to-Analog Converter
  base_addr: 0x4003f000
  size: 0x24
  registers:
  - !Register
    name: SR
    addr: 0x4003f020
    size_bits: 8
    description: DAC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: DACBFRPBF
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFRPTF
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Position Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFWMF
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Watermark Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C0
    addr: 0x4003f021
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBBIEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Read Pointer Bottom Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBTIEN
      bit_offset: 1
      bit_width: 1
      description: DAC Buffer Read Pointer Top Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBWIEN
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Watermark Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPEN
      bit_offset: 3
      bit_width: 1
      description: DAC Low Power Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACSWTRG
      bit_offset: 4
      bit_width: 1
      description: DAC Software Trigger
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACTRGSEL
      bit_offset: 5
      bit_width: 1
      description: DAC Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACRFS
      bit_offset: 6
      bit_width: 1
      description: DAC Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1
    addr: 0x4003f022
    size_bits: 8
    description: DAC Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DACBFEN
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFMD
      bit_offset: 2
      bit_width: 1
      description: DAC Buffer Work Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACBFWM
      bit_offset: 3
      bit_width: 2
      description: DAC Buffer Watermark Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: DMAEN
      bit_offset: 7
      bit_width: 1
      description: DMA Enable Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x4003f023
    size_bits: 8
    description: DAC Control Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: DACBFUP
      bit_offset: 0
      bit_width: 1
      description: DAC Buffer Upper Limit
      read_allowed: true
      write_allowed: true
    - !Field
      name: DACBFRP
      bit_offset: 4
      bit_width: 1
      description: DAC Buffer Read Pointer
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0L
    addr: 0x4003f000
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1L
    addr: 0x4003f002
    size_bits: 8
    description: DAC Data Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA0
      bit_offset: 0
      bit_width: 8
      description: DATA0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT0H
    addr: 0x4003f001
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAT1H
    addr: 0x4003f003
    size_bits: 8
    description: DAC Data High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA1
      bit_offset: 0
      bit_width: 4
      description: DATA1
      read_allowed: true
      write_allowed: true
- !Module
  name: LPTMR0
  description: Low Power Timer
  base_addr: 0x40040000
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x40040000
    size_bits: 32
    description: Low Power Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMS
      bit_offset: 1
      bit_width: 1
      description: Timer Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFC
      bit_offset: 2
      bit_width: 1
      description: Timer Free-Running Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPP
      bit_offset: 3
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPS
      bit_offset: 4
      bit_width: 2
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSR
    addr: 0x40040004
    size_bits: 32
    description: Low Power Timer Prescale Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS
      bit_offset: 0
      bit_width: 2
      description: Prescaler Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PBYP
      bit_offset: 2
      bit_width: 1
      description: Prescaler Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRESCALE
      bit_offset: 3
      bit_width: 4
      description: Prescale Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CMR
    addr: 0x40040008
    size_bits: 32
    description: Low Power Timer Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 16
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNR
    addr: 0x4004000c
    size_bits: 32
    description: Low Power Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
- !Module
  name: RFSYS
  description: System register file
  base_addr: 0x40041000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x40041000
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG1
    addr: 0x40041004
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x40041008
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0x4004100c
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x40041010
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG5
    addr: 0x40041014
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x40041018
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG7
    addr: 0x4004101c
    size_bits: 32
    description: Register file register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: Low lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LH
      bit_offset: 8
      bit_width: 8
      description: Low higher byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: High lower byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HH
      bit_offset: 24
      bit_width: 8
      description: High higher byte
      read_allowed: true
      write_allowed: true
- !Module
  name: TSI0
  description: Touch sense input
  base_addr: 0x40045000
  size: 0xc
  registers:
  - !Register
    name: GENCS
    addr: 0x40045000
    size_bits: 32
    description: TSI General Control and Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CURSW
      bit_offset: 1
      bit_width: 1
      description: CURSW
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOSF
      bit_offset: 2
      bit_width: 1
      description: End of Scan Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCNIP
      bit_offset: 3
      bit_width: 1
      description: Scan In Progress Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STM
      bit_offset: 4
      bit_width: 1
      description: Scan Trigger Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STPE
      bit_offset: 5
      bit_width: 1
      description: TSI STOP Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIIEN
      bit_offset: 6
      bit_width: 1
      description: Touch Sensing Input Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSIEN
      bit_offset: 7
      bit_width: 1
      description: Touch Sensing Input Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NSCN
      bit_offset: 8
      bit_width: 5
      description: NSCN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: PS
      bit_offset: 13
      bit_width: 3
      description: PS
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: EXTCHRG
      bit_offset: 16
      bit_width: 3
      description: EXTCHRG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DVOLT
      bit_offset: 19
      bit_width: 2
      description: DVOLT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: REFCHRG
      bit_offset: 21
      bit_width: 3
      description: REFCHRG
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MODE
      bit_offset: 24
      bit_width: 4
      description: TSI analog modes setup and status bits.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        8: '1000'
        12: '1100'
    - !Field
      name: ESOR
      bit_offset: 28
      bit_width: 1
      description: End-of-scan or Out-of-Range Interrupt Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OUTRGF
      bit_offset: 31
      bit_width: 1
      description: Out of Range Flag.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x40045004
    size_bits: 32
    description: TSI DATA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSICNT
      bit_offset: 0
      bit_width: 16
      description: TSI Conversion Counter Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: SWTS
      bit_offset: 22
      bit_width: 1
      description: Software Trigger Start
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 23
      bit_width: 1
      description: DMA Transfer Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSICH
      bit_offset: 28
      bit_width: 4
      description: TSICH
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: TSHD
    addr: 0x40045008
    size_bits: 32
    description: TSI Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: THRESL
      bit_offset: 0
      bit_width: 16
      description: TSI Wakeup Channel Low-threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: THRESH
      bit_offset: 16
      bit_width: 16
      description: TSI Wakeup Channel High-threshold
      read_allowed: true
      write_allowed: true
- !Module
  name: SIM
  description: System Integration Module
  base_addr: 0x40047000
  size: 0x1108
  registers:
  - !Register
    name: SOPT1
    addr: 0x40047000
    size_bits: 32
    description: System Options Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x9000
    fields:
    - !Field
      name: OSC32KOUT
      bit_offset: 16
      bit_width: 2
      description: 32K oscillator clock output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: OSC32KSEL
      bit_offset: 18
      bit_width: 2
      description: 32K Oscillator Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
        3: '11'
  - !Register
    name: SOPT2
    addr: 0x40048004
    size_bits: 32
    description: System Options Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKOUTSEL
      bit_offset: 5
      bit_width: 3
      description: CLKOUT select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TPMSRC
      bit_offset: 24
      bit_width: 2
      description: TPM Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LPUART0SRC
      bit_offset: 26
      bit_width: 2
      description: LPUART0 Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SOPT4
    addr: 0x4004800c
    size_bits: 32
    description: System Options Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TPM1CH0SRC
      bit_offset: 18
      bit_width: 1
      description: TPM1 Channel 0 Input Capture Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2CH0SRC
      bit_offset: 20
      bit_width: 1
      description: TPM2 Channel 0 Input Capture Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM0CLKSEL
      bit_offset: 24
      bit_width: 1
      description: TPM0 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM1CLKSEL
      bit_offset: 25
      bit_width: 1
      description: TPM1 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2CLKSEL
      bit_offset: 26
      bit_width: 1
      description: TPM2 External Clock Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT5
    addr: 0x40048010
    size_bits: 32
    description: System Options Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPUART0TXSRC
      bit_offset: 0
      bit_width: 2
      description: LPUART0 Transmit Data Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPUART0RXSRC
      bit_offset: 2
      bit_width: 1
      description: LPUART0 Receive Data Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART0ODE
      bit_offset: 16
      bit_width: 1
      description: LPUART0 Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SOPT7
    addr: 0x40048018
    size_bits: 32
    description: System Options Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC0TRGSEL
      bit_offset: 0
      bit_width: 4
      description: ADC0 Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        4: '0100'
        5: '0101'
        8: '1000'
        9: '1001'
        10: '1010'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: ADC0PRETRGSEL
      bit_offset: 4
      bit_width: 1
      description: ADC0 Pretrigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0ALTTRGEN
      bit_offset: 7
      bit_width: 1
      description: ADC0 Alternate Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SDID
    addr: 0x40048024
    size_bits: 32
    description: System Device Identification Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x5f0000
    fields:
    - !Field
      name: PINID
      bit_offset: 0
      bit_width: 4
      description: Pin count Identification
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '0010'
        4: '0100'
        11: '1011'
    - !Field
      name: DIEID
      bit_offset: 7
      bit_width: 5
      description: Device Die Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: REVID
      bit_offset: 12
      bit_width: 4
      description: Device Revision Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: SRAMSIZE
      bit_offset: 16
      bit_width: 4
      description: System SRAM Size
      read_allowed: true
      write_allowed: false
      enum_values:
        9: '1001'
        7: '0111'
    - !Field
      name: SERIESID
      bit_offset: 20
      bit_width: 4
      description: Kinetis Series ID
      read_allowed: true
      write_allowed: false
      enum_values:
        5: '0101'
    - !Field
      name: SUBFAMID
      bit_offset: 24
      bit_width: 2
      description: Kinetis Sub-Family ID.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FAMID
      bit_offset: 28
      bit_width: 4
      description: Kinetis family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '0010'
        3: '0011'
        4: '0100'
  - !Register
    name: SCGC4
    addr: 0x40048034
    size_bits: 32
    description: System Clock Gating Control Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0xf0000030
    fields:
    - !Field
      name: CMT
      bit_offset: 2
      bit_width: 1
      description: CMT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C0
      bit_offset: 6
      bit_width: 1
      description: I2C0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C1
      bit_offset: 7
      bit_width: 1
      description: I2C1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP
      bit_offset: 19
      bit_width: 1
      description: Comparator Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREF
      bit_offset: 20
      bit_width: 1
      description: VREF Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC5
    addr: 0x40048038
    size_bits: 32
    description: System Clock Gating Control Register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000182
    fields:
    - !Field
      name: LPTMR
      bit_offset: 0
      bit_width: 1
      description: Low Power Timer Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSI
      bit_offset: 5
      bit_width: 1
      description: TSI Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTA
      bit_offset: 9
      bit_width: 1
      description: Port A Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTB
      bit_offset: 10
      bit_width: 1
      description: Port B Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTC
      bit_offset: 11
      bit_width: 1
      description: Port C Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART0
      bit_offset: 20
      bit_width: 1
      description: LPUART0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LTC
      bit_offset: 24
      bit_width: 1
      description: LTC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSIM
      bit_offset: 25
      bit_width: 1
      description: RSIM Clock Gate Control
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCDC
      bit_offset: 26
      bit_width: 1
      description: DCDC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BTLL
      bit_offset: 27
      bit_width: 1
      description: BTLL System Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PHYDIG
      bit_offset: 28
      bit_width: 1
      description: PHY Digital Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZigBee
      bit_offset: 29
      bit_width: 1
      description: ZigBee Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANT
      bit_offset: 30
      bit_width: 1
      description: ANT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GEN_FSK
      bit_offset: 31
      bit_width: 1
      description: Generic FSK enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC6
    addr: 0x4004803c
    size_bits: 32
    description: System Clock Gating Control Register 6
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: FTF
      bit_offset: 0
      bit_width: 1
      description: Flash Memory Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAMUX
      bit_offset: 1
      bit_width: 1
      description: DMA Mux Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRNG
      bit_offset: 9
      bit_width: 1
      description: TRNG Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0
      bit_offset: 12
      bit_width: 1
      description: SPI0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1
      bit_offset: 13
      bit_width: 1
      description: SPI1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIT
      bit_offset: 23
      bit_width: 1
      description: PIT Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM0
      bit_offset: 24
      bit_width: 1
      description: TPM0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM1
      bit_offset: 25
      bit_width: 1
      description: TPM1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPM2
      bit_offset: 26
      bit_width: 1
      description: TPM2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC0
      bit_offset: 27
      bit_width: 1
      description: ADC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTC
      bit_offset: 29
      bit_width: 1
      description: RTC Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAC0
      bit_offset: 31
      bit_width: 1
      description: DAC0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC7
    addr: 0x40048040
    size_bits: 32
    description: System Clock Gating Control Register 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: DMA
      bit_offset: 8
      bit_width: 1
      description: DMA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLKDIV1
    addr: 0x40048044
    size_bits: 32
    description: System Clock Divider Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000
    fields:
    - !Field
      name: OUTDIV4
      bit_offset: 16
      bit_width: 3
      description: Clock 4 Output Divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: OUTDIV1
      bit_offset: 28
      bit_width: 4
      description: Clock 1 Output Divider value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: FCFG1
    addr: 0x4004804c
    size_bits: 32
    description: Flash Configuration Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000000
    fields:
    - !Field
      name: FLASHDIS
      bit_offset: 0
      bit_width: 1
      description: Flash Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLASHDOZE
      bit_offset: 1
      bit_width: 1
      description: Flash Doze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFSIZE
      bit_offset: 24
      bit_width: 4
      description: Program Flash Size
      read_allowed: true
      write_allowed: false
      enum_values:
        9: '1001'
        11: '1011'
        15: '1111'
  - !Register
    name: FCFG2
    addr: 0x40048050
    size_bits: 32
    description: Flash Configuration Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x7fff0000
    fields:
    - !Field
      name: MAXADDR1
      bit_offset: 16
      bit_width: 7
      description: This field concatenated with leading zeros plus the value of the
        MAXADDR1 field indicates the first invalid address of the second program flash
        block (flash block 1)
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAXADDR0
      bit_offset: 24
      bit_width: 7
      description: Max Address lock
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDMH
    addr: 0x40048058
    size_bits: 32
    description: Unique Identification Register Mid-High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 16
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDML
    addr: 0x4004805c
    size_bits: 32
    description: Unique Identification Register Mid Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDL
    addr: 0x40048060
    size_bits: 32
    description: Unique Identification Register Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID
      bit_offset: 0
      bit_width: 32
      description: Unique Identification
      read_allowed: true
      write_allowed: false
  - !Register
    name: COPC
    addr: 0x40048100
    size_bits: 32
    description: COP Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc
    fields:
    - !Field
      name: COPW
      bit_offset: 0
      bit_width: 1
      description: COP Windowed Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPCLKS
      bit_offset: 1
      bit_width: 1
      description: COP Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPT
      bit_offset: 2
      bit_width: 2
      description: COP Watchdog Timeout
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: COPSTPEN
      bit_offset: 4
      bit_width: 1
      description: COP Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPDBGEN
      bit_offset: 5
      bit_width: 1
      description: COP Debug Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COPCLKSEL
      bit_offset: 6
      bit_width: 2
      description: COP Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SRVCOP
    addr: 0x40048104
    size_bits: 32
    description: Service COP
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SRVCOP
      bit_offset: 0
      bit_width: 8
      description: Service COP Register
      read_allowed: false
      write_allowed: true
- !Module
  name: PORTA
  description: Pin Control and Interrupts
  base_addr: 0x40049000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x40049000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x707
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x40049004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x706
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x40049008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x707
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004900c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x40049010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x40049014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x40049018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004901c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x40049020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x40049024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x40049028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004902c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x40049030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x40049034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x40049038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004903c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x40049040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x40049044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x40049048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004904c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x40049050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x40049054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x40049058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004905c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x40049060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x40049064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x40049068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004906c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x40049070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x40049074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x40049078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004907c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x40049080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x40049084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0x400490a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTB
  description: Pin Control and Interrupts
  base_addr: 0x4004a000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004a000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004a004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004a008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004a00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004a010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004a014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004a018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004a01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004a020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004a024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004a028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004a02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004a030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004a034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004a038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004a03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004a040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004a044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004a048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x715
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004a04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004a050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004a054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004a058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004a05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004a060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004a064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004a068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004a06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004a070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004a074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004a078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004a07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004a080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004a084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0x4004a0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTC
  description: Pin Control and Interrupts
  base_addr: 0x4004b000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x4004b000
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4004b004
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x4004b008
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0x4004b00c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x4004b010
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x4004b014
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x4004b018
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x4004b01c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR8
    addr: 0x4004b020
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR9
    addr: 0x4004b024
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR10
    addr: 0x4004b028
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR11
    addr: 0x4004b02c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR12
    addr: 0x4004b030
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR13
    addr: 0x4004b034
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR14
    addr: 0x4004b038
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR15
    addr: 0x4004b03c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR16
    addr: 0x4004b040
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR17
    addr: 0x4004b044
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR18
    addr: 0x4004b048
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR19
    addr: 0x4004b04c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR20
    addr: 0x4004b050
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR21
    addr: 0x4004b054
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR22
    addr: 0x4004b058
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR23
    addr: 0x4004b05c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR24
    addr: 0x4004b060
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR25
    addr: 0x4004b064
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR26
    addr: 0x4004b068
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR27
    addr: 0x4004b06c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR28
    addr: 0x4004b070
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR29
    addr: 0x4004b074
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR30
    addr: 0x4004b078
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR31
    addr: 0x4004b07c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFE
      bit_offset: 4
      bit_width: 1
      description: Passive Filter Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSE
      bit_offset: 6
      bit_width: 1
      description: Drive Strength Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x4004b080
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x4004b084
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0x4004b0a0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LPUART0
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x40054000
  size: 0x18
  registers:
  - !Register
    name: BAUD
    addr: 0x40054000
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Oversampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x40054004
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x40054008
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0x4005400c
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x40054010
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x40054014
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LTC0
  description: LTC
  base_addr: 0x40058000
  size: 0x7f4
  registers:
  - !Register
    name: MD
    addr: 0x40058000
    size_bits: 32
    description: Mode Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENC
      bit_offset: 0
      bit_width: 1
      description: Encrypt/Decrypt.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICV_TEST
      bit_offset: 1
      bit_width: 1
      description: ICV Checking / Test AES fault detection.
      read_allowed: true
      write_allowed: true
    - !Field
      name: AS
      bit_offset: 2
      bit_width: 2
      description: Algorithm State
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AAI
      bit_offset: 4
      bit_width: 9
      description: Additional Algorithm information
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALG
      bit_offset: 16
      bit_width: 8
      description: Algorithm
      read_allowed: true
      write_allowed: true
      enum_values:
        16: '00010000'
  - !Register
    name: KS
    addr: 0x40058008
    size_bits: 32
    description: Key Size Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: KS
      bit_offset: 0
      bit_width: 5
      description: Key Size
      read_allowed: false
      write_allowed: true
  - !Register
    name: DS
    addr: 0x40058010
    size_bits: 32
    description: Data Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DS
      bit_offset: 0
      bit_width: 12
      description: Data Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: ICVS
    addr: 0x40058018
    size_bits: 32
    description: ICV Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICVS
      bit_offset: 0
      bit_width: 5
      description: ICV Size, in Bytes
      read_allowed: true
      write_allowed: true
  - !Register
    name: COM
    addr: 0x40058030
    size_bits: 32
    description: Command Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALL
      bit_offset: 0
      bit_width: 1
      description: Reset All Internal Logic
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AES
      bit_offset: 1
      bit_width: 1
      description: Reset AESA
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTL
    addr: 0x40058034
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IM
      bit_offset: 0
      bit_width: 1
      description: Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFE
      bit_offset: 8
      bit_width: 1
      description: Input FIFO DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFR
      bit_offset: 9
      bit_width: 1
      description: Input FIFO DMA Request Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFE
      bit_offset: 12
      bit_width: 1
      description: Output FIFO DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFR
      bit_offset: 13
      bit_width: 1
      description: Output FIFO DMA Request Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IFS
      bit_offset: 16
      bit_width: 1
      description: Input FIFO Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OFS
      bit_offset: 17
      bit_width: 1
      description: Output FIFO Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KIS
      bit_offset: 20
      bit_width: 1
      description: Key Register Input Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KOS
      bit_offset: 21
      bit_width: 1
      description: Key Register Output Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CIS
      bit_offset: 22
      bit_width: 1
      description: Context Register Input Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 23
      bit_width: 1
      description: Context Register Output Byte Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: KAL
      bit_offset: 31
      bit_width: 1
      description: Key Register Access Lock
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CW
    addr: 0x40058040
    size_bits: 32
    description: Clear Written Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CM
      bit_offset: 0
      bit_width: 1
      description: Clear the Mode Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CDS
      bit_offset: 2
      bit_width: 1
      description: Clear the Data Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CICV
      bit_offset: 3
      bit_width: 1
      description: Clear the ICV Size Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CCR
      bit_offset: 5
      bit_width: 1
      description: Clear the Context Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: CKR
      bit_offset: 6
      bit_width: 1
      description: Clear the Key Register
      read_allowed: false
      write_allowed: true
    - !Field
      name: COF
      bit_offset: 30
      bit_width: 1
      description: Clear Output FIFO
      read_allowed: false
      write_allowed: true
    - !Field
      name: CIF
      bit_offset: 31
      bit_width: 1
      description: Clear Input FIFO
      read_allowed: false
      write_allowed: true
  - !Register
    name: STA
    addr: 0x40058048
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AB
      bit_offset: 1
      bit_width: 1
      description: AESA Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DI
      bit_offset: 16
      bit_width: 1
      description: Done Interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: EI
      bit_offset: 20
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ESTA
    addr: 0x4005804c
    size_bits: 32
    description: Error Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERRID1
      bit_offset: 0
      bit_width: 4
      description: Error ID 1
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
        3: '0011'
        6: '0110'
        10: '1010'
        11: '1011'
        12: '1100'
        15: '1111'
    - !Field
      name: CL1
      bit_offset: 8
      bit_width: 4
      description: algorithms
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
  - !Register
    name: AADSZ
    addr: 0x40058058
    size_bits: 32
    description: AAD Size Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AADSZ
      bit_offset: 0
      bit_width: 4
      description: AAD size in Bytes, mod 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: AL
      bit_offset: 31
      bit_width: 1
      description: AAD Last
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_0
    addr: 0x40058100
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_1
    addr: 0x40058104
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_2
    addr: 0x40058108
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_3
    addr: 0x4005810c
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_4
    addr: 0x40058110
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_5
    addr: 0x40058114
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_6
    addr: 0x40058118
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_7
    addr: 0x4005811c
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_8
    addr: 0x40058120
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_9
    addr: 0x40058124
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_10
    addr: 0x40058128
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_11
    addr: 0x4005812c
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_12
    addr: 0x40058130
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTX_13
    addr: 0x40058134
    size_bits: 32
    description: Context Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTX
      bit_offset: 0
      bit_width: 32
      description: CTX
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_0
    addr: 0x40058200
    size_bits: 32
    description: Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_1
    addr: 0x40058204
    size_bits: 32
    description: Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_2
    addr: 0x40058208
    size_bits: 32
    description: Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: KEY_3
    addr: 0x4005820c
    size_bits: 32
    description: Key Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 32
      description: KEY
      read_allowed: true
      write_allowed: true
  - !Register
    name: VID1
    addr: 0x400584f0
    size_bits: 32
    description: Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x340100
    fields:
    - !Field
      name: MIN_REV
      bit_offset: 0
      bit_width: 8
      description: Minor revision number.
      read_allowed: true
      write_allowed: false
    - !Field
      name: MAJ_REV
      bit_offset: 8
      bit_width: 8
      description: Major revision number.
      read_allowed: true
      write_allowed: false
    - !Field
      name: IP_ID
      bit_offset: 16
      bit_width: 16
      description: ID(0x0034).
      read_allowed: true
      write_allowed: false
  - !Register
    name: VID2
    addr: 0x400584f4
    size_bits: 32
    description: Version ID 2 Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x101
    fields:
    - !Field
      name: ECO_REV
      bit_offset: 0
      bit_width: 8
      description: ECO revision number.
      read_allowed: true
      write_allowed: false
    - !Field
      name: ARCH_ERA
      bit_offset: 8
      bit_width: 8
      description: Architectural ERA.
      read_allowed: true
      write_allowed: false
  - !Register
    name: CHAVID
    addr: 0x400584f8
    size_bits: 32
    description: CHA Version ID Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x50
    fields:
    - !Field
      name: AESREV
      bit_offset: 0
      bit_width: 4
      description: AES Revision Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: AESVID
      bit_offset: 4
      bit_width: 4
      description: AES Version ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: FIFOSTA
    addr: 0x400587c0
    size_bits: 32
    description: FIFO Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: IFL
      bit_offset: 0
      bit_width: 7
      description: Input FIFO Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: IFF
      bit_offset: 15
      bit_width: 1
      description: Input FIFO Full
      read_allowed: true
      write_allowed: false
    - !Field
      name: OFL
      bit_offset: 16
      bit_width: 7
      description: Output FIFO Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: 'OFF'
      bit_offset: 31
      bit_width: 1
      description: Output FIFO Full
      read_allowed: true
      write_allowed: false
  - !Register
    name: IFIFO
    addr: 0x400587e0
    size_bits: 32
    description: Input Data FIFO
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: IFIFO
      bit_offset: 0
      bit_width: 32
      description: IFIFO
      read_allowed: false
      write_allowed: true
  - !Register
    name: OFIFO
    addr: 0x400587f0
    size_bits: 32
    description: Output Data FIFO
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OFIFO
      bit_offset: 0
      bit_width: 32
      description: Output FIFO
      read_allowed: true
      write_allowed: false
- !Module
  name: RSIM_REGS
  description: RSIM
  base_addr: 0x40059000
  size: 0x130
  registers:
  - !Register
    name: CONTROL
    addr: 0x40059000
    size_bits: 32
    description: Radio System Control
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00002
    fields:
    - !Field
      name: BLE_RF_OSC_REQ_EN
      bit_offset: 0
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_RF_OSC_REQ_STAT
      bit_offset: 1
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: BLE_RF_OSC_REQ_INT_EN
      bit_offset: 4
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_RF_OSC_REQ_INT
      bit_offset: 5
      bit_width: 1
      description: BLE Ref Osc (Sysclk) Request Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_EN
      bit_offset: 8
      bit_width: 4
      description: RF Ref Osc Enable Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        3: '0011'
        7: '0111'
        15: '1111'
    - !Field
      name: RADIO_GASKET_BYPASS_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Radio Gasket Bypass Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_GASKET_BYPASS_OVRD
      bit_offset: 13
      bit_width: 1
      description: Radio Gasket Bypass Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPP_OBE_3V_BLE_ACTIVE_1
      bit_offset: 16
      bit_width: 1
      description: IPP_OBE_3V_BLE_ACTIVE_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: IPP_OBE_3V_BLE_ACTIVE_2
      bit_offset: 17
      bit_width: 1
      description: IPP_OBE_3V_BLE_ACTIVE_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_RAM_ACCESS_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Radio RAM Access Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_RAM_ACCESS_OVRD
      bit_offset: 19
      bit_width: 1
      description: Radio RAM Access Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSIM_DSM_EXIT
      bit_offset: 20
      bit_width: 1
      description: BLE Force Deep Sleep Mode Exit
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSIM_STOP_ACK_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Stop Acknowledge Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSIM_STOP_ACK_OVRD
      bit_offset: 23
      bit_width: 1
      description: Stop Acknowledge Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_READY
      bit_offset: 24
      bit_width: 1
      description: RF Ref Osc Ready
      read_allowed: true
      write_allowed: false
    - !Field
      name: RF_OSC_READY_OVRD_EN
      bit_offset: 25
      bit_width: 1
      description: RF Ref Osc Ready Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_READY_OVRD
      bit_offset: 26
      bit_width: 1
      description: RF Ref Osc Ready Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLOCK_SOC_RESETS
      bit_offset: 28
      bit_width: 1
      description: Block SoC Resets of the Radio
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLOCK_RADIO_OUTPUTS
      bit_offset: 29
      bit_width: 1
      description: Block Radio Outputs
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALLOW_DFT_RESETS
      bit_offset: 30
      bit_width: 1
      description: Allow the DFT Reset Pin to Reset the Radio
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_RESET_BIT
      bit_offset: 31
      bit_width: 1
      description: Software Reset for the Radio
      read_allowed: true
      write_allowed: true
  - !Register
    name: ACTIVE_DELAY
    addr: 0x40059004
    size_bits: 32
    description: Radio Active Early Warning
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLE_FINE_DELAY
      bit_offset: 0
      bit_width: 6
      description: BLE Active Fine Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_COARSE_DELAY
      bit_offset: 16
      bit_width: 4
      description: BLE Active Coarse Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: MAC_MSB
    addr: 0x40059008
    size_bits: 32
    description: Radio MAC Address
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MAC_ADDR_MSB
      bit_offset: 0
      bit_width: 8
      description: Radio MAC Address MSB
      read_allowed: true
      write_allowed: false
  - !Register
    name: MAC_LSB
    addr: 0x4005900c
    size_bits: 32
    description: Radio MAC Address
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MAC_ADDR_LSB
      bit_offset: 0
      bit_width: 32
      description: Radio MAC Address LSB
      read_allowed: true
      write_allowed: false
  - !Register
    name: MISC
    addr: 0x40059010
    size_bits: 32
    description: Radio Miscellaneous
    read_allowed: true
    write_allowed: true
    reset_value: 0x3000000
    fields:
    - !Field
      name: ANALOG_TEST_EN
      bit_offset: 0
      bit_width: 5
      description: RSIM Analog Test Mux Enables
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_VERSION
      bit_offset: 24
      bit_width: 8
      description: Radio Version ID number
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSM_TIMER
    addr: 0x40059100
    size_bits: 32
    description: Deep Sleep Timer
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DSM_TIMER
      bit_offset: 0
      bit_width: 24
      description: Deep Sleep Mode Timer
      read_allowed: true
      write_allowed: false
  - !Register
    name: DSM_CONTROL
    addr: 0x40059104
    size_bits: 32
    description: Deep Sleep Timer Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSM_ANT_READY
      bit_offset: 0
      bit_width: 1
      description: ANT Ready for Deep Sleep Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANT_DEEP_SLEEP_STATUS
      bit_offset: 1
      bit_width: 1
      description: ANT Link Layer Deep Sleep Mode Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSM_ANT_FINISHED
      bit_offset: 2
      bit_width: 1
      description: ANT Deep Sleep Time Finished
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANT_SYSCLK_REQUEST_EN
      bit_offset: 3
      bit_width: 1
      description: Enable ANT Link Layer to Request RF OSC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANT_SLEEP_REQUEST
      bit_offset: 4
      bit_width: 1
      description: ANT Link Layer Deep Sleep Requested
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANT_SYSCLK_REQ
      bit_offset: 5
      bit_width: 1
      description: ANT Link Layer RF OSC Request Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: ANT_SYSCLK_INTERRUPT_EN
      bit_offset: 6
      bit_width: 1
      description: ANT Link Layer RF OSC Request Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANT_SYSCLK_REQ_INT
      bit_offset: 7
      bit_width: 1
      description: Interrupt Flag from an ANT Link Layer RF OSC Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSM_GEN_READY
      bit_offset: 8
      bit_width: 1
      description: Generic FSK Ready for Deep Sleep Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: GEN_DEEP_SLEEP_STATUS
      bit_offset: 9
      bit_width: 1
      description: Generic FSK Link Layer Deep Sleep Mode Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSM_GEN_FINISHED
      bit_offset: 10
      bit_width: 1
      description: Generic FSK Deep Sleep Time Finished
      read_allowed: true
      write_allowed: false
    - !Field
      name: GEN_SYSCLK_REQUEST_EN
      bit_offset: 11
      bit_width: 1
      description: Enable Generic FSK Link Layer to Request RF OSC
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN_SLEEP_REQUEST
      bit_offset: 12
      bit_width: 1
      description: Generic FSK Link Layer Deep Sleep Requested
      read_allowed: true
      write_allowed: false
    - !Field
      name: GEN_SYSCLK_REQ
      bit_offset: 13
      bit_width: 1
      description: Generic FSK Link Layer RF OSC Request Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: GEN_SYSCLK_INTERRUPT_EN
      bit_offset: 14
      bit_width: 1
      description: Generic FSK Link Layer RF OSC Request Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: GEN_SYSCLK_REQ_INT
      bit_offset: 15
      bit_width: 1
      description: Interrupt Flag from an Generic FSK Link Layer RF OSC Request
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSM_ZIG_READY
      bit_offset: 16
      bit_width: 1
      description: 802.15.4 Ready for Deep Sleep Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: ZIG_DEEP_SLEEP_STATUS
      bit_offset: 17
      bit_width: 1
      description: 802.15.4 Link Layer Deep Sleep Mode Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSM_ZIG_FINISHED
      bit_offset: 18
      bit_width: 1
      description: 802.15.4 Deep Sleep Time Finished
      read_allowed: true
      write_allowed: false
    - !Field
      name: ZIG_SYSCLK_REQUEST_EN
      bit_offset: 19
      bit_width: 1
      description: Enable 802.15.4 Link Layer to Request RF OSC
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZIG_SLEEP_REQUEST
      bit_offset: 20
      bit_width: 1
      description: 802.15.4 Link Layer Deep Sleep Requested
      read_allowed: true
      write_allowed: false
    - !Field
      name: ZIG_SYSCLK_REQ
      bit_offset: 21
      bit_width: 1
      description: 802.15.4 Link Layer RF OSC Request Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: ZIG_SYSCLK_INTERRUPT_EN
      bit_offset: 22
      bit_width: 1
      description: 802.15.4 Link Layer RF OSC Request Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZIG_SYSCLK_REQ_INT
      bit_offset: 23
      bit_width: 1
      description: Interrupt Flag from an 802.15.4 Link Layer RF OSC Request
      read_allowed: true
      write_allowed: false
    - !Field
      name: DSM_TIMER_CLR
      bit_offset: 27
      bit_width: 1
      description: Deep Sleep Mode Timer Clear
      read_allowed: true
      write_allowed: true
    - !Field
      name: DSM_TIMER_EN
      bit_offset: 31
      bit_width: 1
      description: Deep Sleep Mode Timer Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSM_OSC_OFFSET
    addr: 0x40059108
    size_bits: 32
    description: Deep Sleep Wakeup Time Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DSM_OSC_STABILIZE_TIME
      bit_offset: 0
      bit_width: 10
      description: Deep Sleep Wakeup RF OSC Stabilize Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANT_SLEEP
    addr: 0x4005910c
    size_bits: 32
    description: ANT Link Layer Sleep Time
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ANT_SLEEP_TIME
      bit_offset: 0
      bit_width: 24
      description: ANT Link Layer Sleep Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANT_WAKE
    addr: 0x40059110
    size_bits: 32
    description: ANT Link Layer Wake Time
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ANT_WAKE_TIME
      bit_offset: 0
      bit_width: 24
      description: ANT Link Layer Wake Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: ZIG_SLEEP
    addr: 0x40059114
    size_bits: 32
    description: 802.15.4 Link Layer Sleep Time
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZIG_SLEEP_TIME
      bit_offset: 0
      bit_width: 24
      description: 802.15.4 Link Layer Sleep Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: ZIG_WAKE
    addr: 0x40059118
    size_bits: 32
    description: 802.15.4 Link Layer Wake Time
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZIG_WAKE_TIME
      bit_offset: 0
      bit_width: 24
      description: 802.15.4 Link Layer Wake Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN_SLEEP
    addr: 0x4005911c
    size_bits: 32
    description: Generic FSK Link Layer Sleep Time
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GEN_SLEEP_TIME
      bit_offset: 0
      bit_width: 24
      description: Generic FSK Link Layer Sleep Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: GEN_WAKE
    addr: 0x40059120
    size_bits: 32
    description: Generic FSK Link Layer Wake Time
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GEN_WAKE_TIME
      bit_offset: 0
      bit_width: 24
      description: Generic FSK Link Layer Wake Time
      read_allowed: true
      write_allowed: true
  - !Register
    name: RF_OSC_CTRL
    addr: 0x40059124
    size_bits: 32
    description: Radio Oscillator Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x203806
    fields:
    - !Field
      name: BB_XTAL_ALC_COUNT_SEL
      bit_offset: 0
      bit_width: 2
      description: rmap_bb_xtal_alc_count_sel_hv[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_ALC_ON
      bit_offset: 2
      bit_width: 1
      description: rmap_bb_xtal_alc_on_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: RF_OSC_BYPASS_EN
      bit_offset: 3
      bit_width: 1
      description: RF Ref Osc Bypass Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_COMP_BIAS
      bit_offset: 4
      bit_width: 5
      description: rmap_bb_xtal_comp_bias_hv[4:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_DC_COUP_MODE_EN
      bit_offset: 9
      bit_width: 1
      description: rmap_bb_xtal_dc_coup_mode_en_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_DIAGSEL
      bit_offset: 10
      bit_width: 1
      description: rmap_bb_xtal_diagsel_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_DIG_CLK_ON
      bit_offset: 11
      bit_width: 1
      description: rmap_bb_xtal_dig_clk_on_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_GM
      bit_offset: 12
      bit_width: 5
      description: rmap_bb_xtal_gm_hv[4:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_ON_OVRD
      bit_offset: 17
      bit_width: 1
      description: rmap_bb_xtal_on_ovrd_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_ON_OVRD_ON
      bit_offset: 18
      bit_width: 1
      description: rmap_bb_xtal_on_ovrd_on_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_READY_COUNT_SEL
      bit_offset: 20
      bit_width: 2
      description: rmap_bb_xtal_ready_count_sel_hv[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_EXT_OSC_RF_EN_SEL
      bit_offset: 27
      bit_width: 1
      description: Radio External Request for RF OSC Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_EXT_OSC_OVRD
      bit_offset: 28
      bit_width: 1
      description: Radio External Request for RF OSC Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_EXT_OSC_OVRD_EN
      bit_offset: 29
      bit_width: 1
      description: Radio External Request for RF OSC Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_RF_ABORT_OVRD
      bit_offset: 30
      bit_width: 1
      description: Radio RF Abort Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: RADIO_RF_ABORT_OVRD_EN
      bit_offset: 31
      bit_width: 1
      description: Radio RF Abort Override Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANA_TEST
    addr: 0x40059128
    size_bits: 32
    description: Radio Analog Test Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BB_LDO_LS_BYP
      bit_offset: 0
      bit_width: 1
      description: rmap_bb_ldo_ls_byp_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_LS_DIAGSEL
      bit_offset: 1
      bit_width: 1
      description: rmap_bb_ldo_ls_diagsel_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_XO_BYP_ON
      bit_offset: 2
      bit_width: 1
      description: rmap_bb_ldo_xo_byp_on_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_XO_DIAGSEL
      bit_offset: 3
      bit_width: 1
      description: rmap_bb_ldo_xo_diagsel_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_TEST
      bit_offset: 4
      bit_width: 1
      description: rmap_bb_xtal_test_en_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BG_DIAGBUF
      bit_offset: 5
      bit_width: 1
      description: rmap_bg_diagbuf_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BG_DIAGSEL
      bit_offset: 6
      bit_width: 1
      description: rmap_bg_diagsel_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: BG_STARTUPFORCE
      bit_offset: 7
      bit_width: 1
      description: rmap_bg_startupforce_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIAG_1234_ON
      bit_offset: 8
      bit_width: 1
      description: rmap_diag_1234_on_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIAG2SOCADC_DEC
      bit_offset: 9
      bit_width: 2
      description: rmap_diag2socadc_dec_hv[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIAG2SOCADC_DEC_ON
      bit_offset: 11
      bit_width: 1
      description: rmap_diag2socadc_dec_on_hv
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIAGCODE
      bit_offset: 12
      bit_width: 3
      description: rmap_diagcode_hv[2:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: ANA_TRIM
    addr: 0x4005912c
    size_bits: 32
    description: Radio Analog Trim Registers
    read_allowed: true
    write_allowed: true
    reset_value: 0x784b0000
    fields:
    - !Field
      name: BB_LDO_LS_SPARE
      bit_offset: 0
      bit_width: 2
      description: rmap_bb_ldo_ls_spare_hv[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_LS_TRIM
      bit_offset: 3
      bit_width: 3
      description: rmap_bb_ldo_ls_trim_hv[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_XO_SPARE
      bit_offset: 6
      bit_width: 2
      description: rmap_bb_ldo_xo_spare_hv[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_XO_TRIM
      bit_offset: 8
      bit_width: 3
      description: rmap_bb_ldo_xo_trim_hv[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_SPARE
      bit_offset: 11
      bit_width: 5
      description: rmap_bb_xtal_spare_hv[4:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_TRIM
      bit_offset: 16
      bit_width: 8
      description: rmap_bb_xtal_trim_hv[7:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BG_1V_TRIM
      bit_offset: 24
      bit_width: 4
      description: rmap_bg_1v_trim_hv[3:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BG_IBIAS_5U_TRIM
      bit_offset: 28
      bit_width: 4
      description: rmap_bg_ibias_5u_trim_hv[3:0]
      read_allowed: true
      write_allowed: true
- !Module
  name: DCDC
  description: DC to DC Converter
  base_addr: 0x4005a000
  size: 0x20
  registers:
  - !Register
    name: REG0
    addr: 0x4005a000
    size_bits: 32
    description: DCDC REGISTER 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x4180000
    fields:
    - !Field
      name: DCDC_DISABLE_AUTO_CLK_SWITCH
      bit_offset: 1
      bit_width: 1
      description: Disable automatic clock switch from internal oscillator to external
        clock.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_SEL_CLK
      bit_offset: 2
      bit_width: 1
      description: Select external clock for DCDC when DCDC_DISABLE_AUTO_CLK_SWITCH
        is set.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_PWD_OSC_INT
      bit_offset: 3
      bit_width: 1
      description: Power down internal oscillator. Only set this bit when 32M crystal
        oscillator is available.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LP_DF_CMP_ENABLE
      bit_offset: 9
      bit_width: 1
      description: Enable low power differential comparators, to sense lower supply
        in pulsed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_VBAT_DIV_CTRL
      bit_offset: 10
      bit_width: 2
      description: Controls VBAT voltage divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LP_STATE_HYS_L
      bit_offset: 17
      bit_width: 2
      description: Configure the hysteretic lower threshold value in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DCDC_LP_STATE_HYS_H
      bit_offset: 19
      bit_width: 2
      description: Configure the hysteretic upper threshold value in low power mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: HYST_LP_COMP_ADJ
      bit_offset: 21
      bit_width: 1
      description: Adjust hysteretic value in low power comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HYST_LP_CMP_DISABLE
      bit_offset: 22
      bit_width: 1
      description: Disable hysteresis in low power comparator.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFFSET_RSNS_LP_ADJ
      bit_offset: 23
      bit_width: 1
      description: Adjust hysteretic value in low power voltage sense.
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFFSET_RSNS_LP_DISABLE
      bit_offset: 24
      bit_width: 1
      description: Disable hysteresis in low power voltage sense.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LESS_I
      bit_offset: 25
      bit_width: 1
      description: Reduce DCDC current. It will save approximately 20 uA in RUN.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PWD_CMP_OFFSET
      bit_offset: 26
      bit_width: 1
      description: Power down output range comparator
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_XTALOK_DISABLE
      bit_offset: 27
      bit_width: 1
      description: Disable xtalok detection circuit.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_STATUS
      bit_offset: 28
      bit_width: 1
      description: Status register to indicate PSWITCH status
      read_allowed: true
      write_allowed: false
    - !Field
      name: VLPS_CONFIG_DCDC_HP
      bit_offset: 29
      bit_width: 1
      description: Selects behavior of DCDC in device VLPS low power mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: VLPR_VLPW_CONFIG_DCDC_HP
      bit_offset: 30
      bit_width: 1
      description: Selects behavior of DCDC in device VLPR and VLPW low power modes
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_STS_DC_OK
      bit_offset: 31
      bit_width: 1
      description: Status register to indicate DCDC lock
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG1
    addr: 0x4005a004
    size_bits: 32
    description: DCDC REGISTER 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x17c21c
    fields:
    - !Field
      name: POSLIMIT_BUCK_IN
      bit_offset: 0
      bit_width: 7
      description: Upper limit duty cycle limit in DC-DC converter
      read_allowed: true
      write_allowed: true
    - !Field
      name: POSLIMIT_BOOST_IN
      bit_offset: 7
      bit_width: 7
      description: Upper limit duty cycle limit in DC-DC converter
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_CM_HST_THRESH
      bit_offset: 21
      bit_width: 1
      description: Enable hysteresis in switching converter common mode analog comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_DF_HST_THRESH
      bit_offset: 22
      bit_width: 1
      description: Enable hysteresis in switching converter differential mode analog
        comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_EN_CM_HYST
      bit_offset: 23
      bit_width: 1
      description: Enable hysteresis in switching converter common mode analog comparators
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_LOOPCTRL_EN_DF_HYST
      bit_offset: 24
      bit_width: 1
      description: Enable hysteresis in switching converter differential mode analog
        comparators
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG2
    addr: 0x4005a008
    size_bits: 32
    description: DCDC REGISTER 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x4009
    fields:
    - !Field
      name: DCDC_LOOPCTRL_HYST_SIGN
      bit_offset: 13
      bit_width: 1
      description: Invert the sign of the hysteresis in DC-DC analog comparators.
        This bit is set when in Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_BATTMONITOR_EN_BATADJ
      bit_offset: 15
      bit_width: 1
      description: This bit enables the DC-DC to improve efficiency and minimize ripple
        using the information from the BATT_VAL field
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_BATTMONITOR_BATT_VAL
      bit_offset: 16
      bit_width: 10
      description: Software should be configured to place the battery voltage in this
        register measured with an 8 mV LSB resolution through the ADC
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG3
    addr: 0x4005a00c
    size_bits: 32
    description: DCDC REGISTER 3
    read_allowed: true
    write_allowed: true
    reset_value: 0xaa46
    fields:
    - !Field
      name: DCDC_VDD1P8CTRL_TRG
      bit_offset: 0
      bit_width: 6
      description: Target value of VDD1P8, 25 mV each step in two ranges, from 0x00
        to 0x11 and 0x20 to 0x3F.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        6: '110'
        17: '10001'
        32: '100000'
        52: '110100'
        63: '111111'
    - !Field
      name: DCDC_VDD1P5CTRL_TRG_BUCK
      bit_offset: 6
      bit_width: 5
      description: Target value of VDD1P5 in buck mode, 25 mV each step from 0x00
        to 0x0F
      read_allowed: true
      write_allowed: true
      enum_values:
        15: '1111'
        9: '1001'
        0: '0'
    - !Field
      name: DCDC_VDD1P5CTRL_TRG_BOOST
      bit_offset: 11
      bit_width: 5
      description: Target value of VDD1P5 in boost mode, 25 mV each step from 0x00
        to 0x0F
      read_allowed: true
      write_allowed: true
      enum_values:
        21: '10101'
        15: '1111'
        9: '1001'
        0: '0'
    - !Field
      name: DCDC_VDD1P5CTRL_ADJTN
      bit_offset: 17
      bit_width: 4
      description: Adjust value of duty cycle when switching between VDD1P5 and VDD1P8.
        The unit is 1/32 or 3.125%.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DC_HALFCLK_PULSED
      bit_offset: 21
      bit_width: 1
      description: Set DCDC clock to half frequency for the Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DOUBLE_FETS_PULSED
      bit_offset: 22
      bit_width: 1
      description: Use double switch FET for the Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_HALF_FETS_PULSED
      bit_offset: 23
      bit_width: 1
      description: Use half switch FET for the Pulsed mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DC_HALFCLK
      bit_offset: 24
      bit_width: 1
      description: Set DCDC clock to half frequency for the continuous mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_DOUBLE_FETS
      bit_offset: 25
      bit_width: 1
      description: Use double switch FET for the continuous mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_MINPWR_HALF_FETS
      bit_offset: 26
      bit_width: 1
      description: Use half switch FET for the continuous mode.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_VDD1P5CTRL_DISABLE_STEP
      bit_offset: 29
      bit_width: 1
      description: Disable stepping for VDD1P5. Must set this bit before enter low
        power modes.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCDC_VDD1P8CTRL_DISABLE_STEP
      bit_offset: 30
      bit_width: 1
      description: Disable stepping for VDD1P8. Must set this bit before enter low
        power modes.
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG4
    addr: 0x4005a010
    size_bits: 32
    description: DCDC REGISTER 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCDC_SW_SHUTDOWN
      bit_offset: 0
      bit_width: 1
      description: Shut down DCDC in buck mode. DCDC can be turned on by pulling PSWITCH
        to high momentarily (min 50 ms).DCDC_SW_SHUTDOWN should not be used in boost
        mode because when user write this bit, MCU won't be POR and enters an abnormal
        state.
      read_allowed: true
      write_allowed: true
    - !Field
      name: UNLOCK
      bit_offset: 16
      bit_width: 16
      description: 0x3E77 KEY-Key needed to unlock HW_POWER_RESET register
      read_allowed: true
      write_allowed: true
  - !Register
    name: REG6
    addr: 0x4005a018
    size_bits: 32
    description: DCDC REGISTER 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PSWITCH_INT_RISE_EN
      bit_offset: 0
      bit_width: 1
      description: Enable rising edge detect for interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_FALL_EN
      bit_offset: 1
      bit_width: 1
      description: Enable falling edge detect for interrupt.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_CLEAR
      bit_offset: 2
      bit_width: 1
      description: Write 1 to clear interrupt. Set to 0 after clear.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_MUTE
      bit_offset: 3
      bit_width: 1
      description: Mask interrupt to SoC, edge detection result can be read from PSIWTCH_INT_STS.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PSWITCH_INT_STS
      bit_offset: 31
      bit_width: 1
      description: PSWITCH edge detection interrupt status
      read_allowed: true
      write_allowed: false
  - !Register
    name: REG7
    addr: 0x4005a01c
    size_bits: 32
    description: DCDC REGISTER 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEGRATOR_VALUE
      bit_offset: 0
      bit_width: 19
      description: Integrator value which can be loaded in pulsed mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEGRATOR_VALUE_SEL
      bit_offset: 19
      bit_width: 1
      description: Select the integrator value from above register or saved value
        in hardware.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PULSE_RUN_SPEEDUP
      bit_offset: 20
      bit_width: 1
      description: Enable pulse run speedup
      read_allowed: true
      write_allowed: true
- !Module
  name: RX_DIG
  description: XCVR_RX_DIG
  base_addr: 0x4005c000
  size: 0x200
  registers:
  - !Register
    name: RX_DIG_CTRL
    addr: 0x4005c000
    size_bits: 32
    description: RX Digital Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_ADC_NEGEDGE
      bit_offset: 0
      bit_width: 1
      description: Receive ADC Negative Edge Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_CH_FILT_BYPASS
      bit_offset: 1
      bit_width: 1
      description: Receive Channel Filter Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_ADC_RAW_EN
      bit_offset: 2
      bit_width: 1
      description: ADC Raw Mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_ADC_POL
      bit_offset: 3
      bit_width: 1
      description: Receive ADC Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DEC_FILT_OSR
      bit_offset: 4
      bit_width: 3
      description: Decimation Filter Oversampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        4: '4'
        3: '3'
        5: '5'
        6: '6'
    - !Field
      name: RX_FSK_ZB_SEL
      bit_offset: 8
      bit_width: 1
      description: FSK / 802.15.4 demodulator select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_NORM_EN
      bit_offset: 9
      bit_width: 1
      description: Normalizer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_RSSI_EN
      bit_offset: 10
      bit_width: 1
      description: RSSI Measurement Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_AGC_EN
      bit_offset: 11
      bit_width: 1
      description: AGC Global Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DCOC_EN
      bit_offset: 12
      bit_width: 1
      description: DCOC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DCOC_CAL_EN
      bit_offset: 13
      bit_width: 1
      description: DCOC Calibration Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_IQ_SWAP
      bit_offset: 14
      bit_width: 1
      description: RX IQ Swap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DC_RESID_EN
      bit_offset: 15
      bit_width: 1
      description: DC Residual Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_SRC_EN
      bit_offset: 16
      bit_width: 1
      description: RX Sample Rate Converter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_SRC_RATE
      bit_offset: 17
      bit_width: 1
      description: RX Sample Rate Converter Rate Selections
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DMA_DTEST_EN
      bit_offset: 18
      bit_width: 1
      description: RX DMA and DTEST enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DEC_FILT_GAIN
      bit_offset: 20
      bit_width: 5
      description: Decimation Filter Fractional Gain
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DEC_FILT_HZD_CORR_DIS
      bit_offset: 25
      bit_width: 1
      description: Decimator filter hazard correction disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DEC_FILT_HAZARD
      bit_offset: 28
      bit_width: 1
      description: Decimator output, hazard condition detected
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_RSSI_FILT_HAZARD
      bit_offset: 29
      bit_width: 1
      description: Decimator output for RSSI, hazard condition detected
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DEC_FILT_SAT_I
      bit_offset: 30
      bit_width: 1
      description: Decimator output, saturation detected for I channel
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DEC_FILT_SAT_Q
      bit_offset: 31
      bit_width: 1
      description: Decimator output, saturation detected for Q channel
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: AGC_CTRL_0
    addr: 0x4005c004
    size_bits: 32
    description: AGC Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLOW_AGC_EN
      bit_offset: 0
      bit_width: 1
      description: Slow AGC Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SLOW_AGC_SRC
      bit_offset: 1
      bit_width: 2
      description: Slow AGC Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
    - !Field
      name: AGC_FREEZE_EN
      bit_offset: 3
      bit_width: 1
      description: AGC Freeze Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_FREEZE_PRE_OR_AA
      bit_offset: 4
      bit_width: 1
      description: AGC Freeze Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AGC_UP_EN
      bit_offset: 6
      bit_width: 1
      description: AGC Up Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_UP_SRC
      bit_offset: 7
      bit_width: 1
      description: AGC Up Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AGC_DOWN_BBA_STEP_SZ
      bit_offset: 8
      bit_width: 4
      description: AGC_DOWN_BBA_STEP_SZ
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_DOWN_LNA_STEP_SZ
      bit_offset: 12
      bit_width: 4
      description: AGC_DOWN_LNA_STEP_SZ
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_UP_RSSI_THRESH
      bit_offset: 16
      bit_width: 8
      description: AGC UP RSSI Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_DOWN_RSSI_THRESH
      bit_offset: 24
      bit_width: 8
      description: AGC DOWN RSSI Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_CTRL_1
    addr: 0x4005c008
    size_bits: 32
    description: AGC Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_ALT_CODE
      bit_offset: 0
      bit_width: 4
      description: BBA_ALT_CODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_ALT_CODE
      bit_offset: 4
      bit_width: 8
      description: LNA_ALT_CODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_USER_GAIN
      bit_offset: 12
      bit_width: 4
      description: LNA_USER_GAIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_USER_GAIN
      bit_offset: 16
      bit_width: 4
      description: BBA_USER_GAIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: USER_LNA_GAIN_EN
      bit_offset: 20
      bit_width: 1
      description: User LNA Gain Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: USER_BBA_GAIN_EN
      bit_offset: 21
      bit_width: 1
      description: User BBA Gain Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRESLOW_EN
      bit_offset: 22
      bit_width: 1
      description: Pre-slow Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LNA_GAIN_SETTLE_TIME
      bit_offset: 24
      bit_width: 8
      description: LNA_GAIN_SETTLE_TIME
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_CTRL_2
    addr: 0x4005c00c
    size_bits: 32
    description: AGC Control 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xa69000
    fields:
    - !Field
      name: BBA_PDET_RST
      bit_offset: 0
      bit_width: 1
      description: BBA PDET Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_PDET_RST
      bit_offset: 1
      bit_width: 1
      description: TZA PDET Reset
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAN_PDET_RST
      bit_offset: 2
      bit_width: 1
      description: MAN PDET Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBA_GAIN_SETTLE_TIME
      bit_offset: 4
      bit_width: 8
      description: BBA Gain Settle Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_PDET_SEL_LO
      bit_offset: 12
      bit_width: 3
      description: BBA PDET Threshold Low
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: BBA_PDET_SEL_HI
      bit_offset: 15
      bit_width: 3
      description: BBA PDET Threshold High
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TZA_PDET_SEL_LO
      bit_offset: 18
      bit_width: 3
      description: TZA PDET Threshold Low
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TZA_PDET_SEL_HI
      bit_offset: 21
      bit_width: 3
      description: TZA PDET Threshold High
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: AGC_FAST_EXPIRE
      bit_offset: 24
      bit_width: 6
      description: AGC Fast Expire
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_LG_ON_OVR
      bit_offset: 30
      bit_width: 1
      description: LNA_LG_ON override
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_HG_ON_OVR
      bit_offset: 31
      bit_width: 1
      description: LNA_HG_ON override
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_CTRL_3
    addr: 0x4005c010
    size_bits: 32
    description: AGC Control 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AGC_UNFREEZE_TIME
      bit_offset: 0
      bit_width: 13
      description: AGC Unfreeze Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_PDET_LO_DLY
      bit_offset: 13
      bit_width: 3
      description: AGC Peak Detect Low Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_RSSI_DELT_H2S
      bit_offset: 16
      bit_width: 7
      description: AGC_RSSI_DELT_H2S
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_H2S_STEP_SZ
      bit_offset: 23
      bit_width: 5
      description: AGC_H2S_STEP_SZ
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_UP_STEP_SZ
      bit_offset: 28
      bit_width: 4
      description: AGC Up Step Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_STAT
    addr: 0x4005c014
    size_bits: 32
    description: AGC Status
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BBA_PDET_LO_STAT
      bit_offset: 0
      bit_width: 1
      description: BBA Peak Detector Low Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: BBA_PDET_HI_STAT
      bit_offset: 1
      bit_width: 1
      description: BBA Peak Detector High Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_PDET_LO_STAT
      bit_offset: 2
      bit_width: 1
      description: TZA Peak Detector Low Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_PDET_HI_STAT
      bit_offset: 3
      bit_width: 1
      description: TZA Peak Detector High Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CURR_AGC_IDX
      bit_offset: 4
      bit_width: 5
      description: Current AGC Gain Index
      read_allowed: true
      write_allowed: false
    - !Field
      name: AGC_FROZEN
      bit_offset: 9
      bit_width: 1
      description: AGC Frozen Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSSI_ADC_RAW
      bit_offset: 16
      bit_width: 8
      description: ADC RAW RSSI Reading
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSSI_CTRL_0
    addr: 0x4005c018
    size_bits: 32
    description: RSSI Control 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x300000
    fields:
    - !Field
      name: RSSI_USE_VALS
      bit_offset: 0
      bit_width: 1
      description: RSSI Values Selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_HOLD_SRC
      bit_offset: 1
      bit_width: 2
      description: RSSI Hold Source Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        3: '11'
    - !Field
      name: RSSI_HOLD_EN
      bit_offset: 3
      bit_width: 1
      description: RSSI Hold Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_IIR_CW_WEIGHT
      bit_offset: 5
      bit_width: 2
      description: RSSI IIR CW Weighting
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: RSSI_N_WINDOW_AVG
      bit_offset: 8
      bit_width: 2
      description: RSSI N Window Average
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: RSSI_HOLD_DELAY
      bit_offset: 10
      bit_width: 6
      description: RSSI Hold Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_IIR_WEIGHT
      bit_offset: 16
      bit_width: 4
      description: RSSI IIR Weighting
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
    - !Field
      name: RSSI_VLD_SETTLE
      bit_offset: 20
      bit_width: 3
      description: RSSI Valid Settle
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_ADJ
      bit_offset: 24
      bit_width: 8
      description: RSSI Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSSI_CTRL_1
    addr: 0x4005c01c
    size_bits: 32
    description: RSSI Control 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RSSI_OUT
      bit_offset: 24
      bit_width: 8
      description: RSSI Reading
      read_allowed: true
      write_allowed: false
  - !Register
    name: RSSI_DFT
    addr: 0x4005c020
    size_bits: 32
    description: RSSI DFT
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DFT_MAG
      bit_offset: 0
      bit_width: 13
      description: RSSI MAG
      read_allowed: true
      write_allowed: false
    - !Field
      name: DFT_NOISE
      bit_offset: 16
      bit_width: 13
      description: RSSI MAG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CTRL_0
    addr: 0x4005c024
    size_bits: 32
    description: DCOC Control 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_MIDPWR_TRK_DIS
      bit_offset: 0
      bit_width: 1
      description: DCOC Mid Power Tracking Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_MAN
      bit_offset: 1
      bit_width: 1
      description: DCOC Manual Override
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TRK_EST_OVR
      bit_offset: 2
      bit_width: 1
      description: Override for the DCOC tracking estimator
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_CORRECT_SRC
      bit_offset: 3
      bit_width: 1
      description: DCOC Corrector Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_CORRECT_EN
      bit_offset: 4
      bit_width: 1
      description: DCOC Correction Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRACK_FROM_ZERO
      bit_offset: 5
      bit_width: 1
      description: Track from Zero
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBA_CORR_POL
      bit_offset: 6
      bit_width: 1
      description: BBA Correction Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_CORR_POL
      bit_offset: 7
      bit_width: 1
      description: TZA Correction Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_CAL_DURATION
      bit_offset: 8
      bit_width: 5
      description: DCOC Calibration Duration
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_CORR_DLY
      bit_offset: 16
      bit_width: 5
      description: DCOC Correction Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_CORR_HOLD_TIME
      bit_offset: 24
      bit_width: 7
      description: DCOC Correction Hold Time
      read_allowed: true
      write_allowed: true
      enum_values:
        127: '127'
  - !Register
    name: DCOC_CTRL_1
    addr: 0x4005c028
    size_bits: 32
    description: DCOC Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_SIGN_SCALE_IDX
      bit_offset: 0
      bit_width: 2
      description: DCOC Sign Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DCOC_ALPHAC_SCALE_IDX
      bit_offset: 2
      bit_width: 3
      description: DCOC Alpha-C Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: DCOC_ALPHA_RADIUS_IDX
      bit_offset: 5
      bit_width: 3
      description: Alpha-R Scaling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: DCOC_TRK_EST_GS_CNT
      bit_offset: 12
      bit_width: 3
      description: DCOC Tracking Estimator Gearshift Count
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_SIGN_SCALE_GS_IDX
      bit_offset: 16
      bit_width: 2
      description: DCOC Sign Scaling for Gearshift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DCOC_ALPHAC_SCALE_GS_IDX
      bit_offset: 18
      bit_width: 3
      description: DCOC Alpha-C Scaling for Gearshift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: DCOC_ALPHA_RADIUS_GS_IDX
      bit_offset: 21
      bit_width: 3
      description: Alpha-R Scaling for Gearshift
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: DCOC_TRK_MIN_AGC_IDX
      bit_offset: 24
      bit_width: 5
      description: DCOC Tracking Minimum AGC Table Index
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_DAC_INIT
    addr: 0x4005c02c
    size_bits: 32
    description: DCOC DAC Initialization
    read_allowed: true
    write_allowed: true
    reset_value: 0x80802020
    fields:
    - !Field
      name: BBA_DCOC_INIT_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA Init I
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_DCOC_INIT_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Init Q
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_DCOC_INIT_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA Init I
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_DCOC_INIT_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Init Q
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_DIG_MAN
    addr: 0x4005c030
    size_bits: 32
    description: DCOC Digital Correction Manual Override
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DIG_DCOC_INIT_I
      bit_offset: 0
      bit_width: 12
      description: DCOC DIG Init I
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIG_DCOC_INIT_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC DIG Init Q
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CAL_GAIN
    addr: 0x4005c034
    size_bits: 32
    description: DCOC Calibration Gain
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_CAL_GAIN1
      bit_offset: 8
      bit_width: 4
      description: DCOC BBA Calibration Gain 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_LNA_CAL_GAIN1
      bit_offset: 12
      bit_width: 4
      description: DCOC LNA Calibration Gain 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_CAL_GAIN2
      bit_offset: 16
      bit_width: 4
      description: DCOC BBA Calibration Gain 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_LNA_CAL_GAIN2
      bit_offset: 20
      bit_width: 4
      description: DCOC LNA Calibration Gain 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_CAL_GAIN3
      bit_offset: 24
      bit_width: 4
      description: DCOC BBA Calibration Gain 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_LNA_CAL_GAIN3
      bit_offset: 28
      bit_width: 4
      description: DCOC LNA Calibration Gain 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_STAT
    addr: 0x4005c038
    size_bits: 32
    description: DCOC Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x80802020
    fields:
    - !Field
      name: BBA_DCOC_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA DAC I
      read_allowed: true
      write_allowed: false
    - !Field
      name: BBA_DCOC_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA DAC Q
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_DCOC_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA DAC I
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_DCOC_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA DAC Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_DC_EST
    addr: 0x4005c03c
    size_bits: 32
    description: DCOC DC Estimate
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DC_EST_I
      bit_offset: 0
      bit_width: 12
      description: DCOC DC Estimate I
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_EST_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC DC Estimate Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_RCP
    addr: 0x4005c040
    size_bits: 32
    description: DCOC Calibration Reciprocals
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TMP_CALC_RECIP
      bit_offset: 0
      bit_width: 11
      description: DCOC Calculation Reciprocal
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALPHA_CALC_RECIP
      bit_offset: 16
      bit_width: 11
      description: Alpha Calculation Reciprocal
      read_allowed: true
      write_allowed: true
  - !Register
    name: IQMC_CTRL
    addr: 0x4005c048
    size_bits: 32
    description: IQMC Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x4008000
    fields:
    - !Field
      name: IQMC_CAL_EN
      bit_offset: 0
      bit_width: 1
      description: IQ Mismatch Cal Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IQMC_NUM_ITER
      bit_offset: 8
      bit_width: 8
      description: IQ Mismatch Cal Num Iter
      read_allowed: true
      write_allowed: true
    - !Field
      name: IQMC_DC_GAIN_ADJ
      bit_offset: 16
      bit_width: 11
      description: IQ Mismatch Correction DC Gain Coeff
      read_allowed: true
      write_allowed: true
  - !Register
    name: IQMC_CAL
    addr: 0x4005c04c
    size_bits: 32
    description: IQMC Calibration
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: IQMC_GAIN_ADJ
      bit_offset: 0
      bit_width: 11
      description: IQ Mismatch Correction Gain Coeff
      read_allowed: true
      write_allowed: true
    - !Field
      name: IQMC_PHASE_ADJ
      bit_offset: 16
      bit_width: 12
      description: IQ Mismatch Correction Phase Coeff
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_VAL_3_0
    addr: 0x4005c050
    size_bits: 32
    description: LNA_GAIN Step Values 3..0
    read_allowed: true
    write_allowed: true
    reset_value: 0x3809321d
    fields:
    - !Field
      name: LNA_GAIN_VAL_0
      bit_offset: 0
      bit_width: 8
      description: LNA_GAIN step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_1
      bit_offset: 8
      bit_width: 8
      description: LNA_GAIN step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_2
      bit_offset: 16
      bit_width: 8
      description: LNA_GAIN step 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_3
      bit_offset: 24
      bit_width: 8
      description: LNA_GAIN step 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_VAL_7_4
    addr: 0x4005c054
    size_bits: 32
    description: LNA_GAIN Step Values 7..4
    read_allowed: true
    write_allowed: true
    reset_value: 0x8b745d4f
    fields:
    - !Field
      name: LNA_GAIN_VAL_4
      bit_offset: 0
      bit_width: 8
      description: LNA_GAIN step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_5
      bit_offset: 8
      bit_width: 8
      description: LNA_GAIN step 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_6
      bit_offset: 16
      bit_width: 8
      description: LNA_GAIN step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_7
      bit_offset: 24
      bit_width: 8
      description: LNA_GAIN step 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_VAL_8
    addr: 0x4005c058
    size_bits: 32
    description: LNA_GAIN Step Values 8
    read_allowed: true
    write_allowed: true
    reset_value: 0xb6a1
    fields:
    - !Field
      name: LNA_GAIN_VAL_8
      bit_offset: 0
      bit_width: 8
      description: LNA_GAIN step 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_VAL_9
      bit_offset: 8
      bit_width: 8
      description: LNA_GAIN step 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBA_RES_TUNE_VAL_7_0
    addr: 0x4005c05c
    size_bits: 32
    description: BBA Resistor Tune Values 7..0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_RES_TUNE_VAL_0
      bit_offset: 0
      bit_width: 4
      description: BBA Resistor Tune Step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_1
      bit_offset: 4
      bit_width: 4
      description: BBA Resistor Tune Step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_2
      bit_offset: 8
      bit_width: 4
      description: BBA Resistor Tune Step 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_3
      bit_offset: 12
      bit_width: 4
      description: BBA Resistor Tune Step 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_4
      bit_offset: 16
      bit_width: 4
      description: BBA Resistor Tune Step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_5
      bit_offset: 20
      bit_width: 4
      description: BBA Resistor Tune Step 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_6
      bit_offset: 24
      bit_width: 4
      description: BBA Resistor Tune Step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_7
      bit_offset: 28
      bit_width: 4
      description: BBA Resistor Tune Step 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBA_RES_TUNE_VAL_10_8
    addr: 0x4005c060
    size_bits: 32
    description: BBA Resistor Tune Values 10..8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_RES_TUNE_VAL_8
      bit_offset: 0
      bit_width: 4
      description: BBA Resistor Tune Step 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_9
      bit_offset: 4
      bit_width: 4
      description: BBA Resistor Tune Step 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_VAL_10
      bit_offset: 8
      bit_width: 4
      description: BBA Resistor Tune Step 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_LIN_VAL_2_0
    addr: 0x4005c064
    size_bits: 32
    description: LNA Linear Gain Values 2..0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LNA_GAIN_LIN_VAL_0
      bit_offset: 0
      bit_width: 10
      description: LNA Linear Gain Step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_LIN_VAL_1
      bit_offset: 10
      bit_width: 10
      description: LNA Linear Gain Step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_LIN_VAL_2
      bit_offset: 20
      bit_width: 10
      description: LNA Linear Gain Step 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_LIN_VAL_5_3
    addr: 0x4005c068
    size_bits: 32
    description: LNA Linear Gain Values 5..3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LNA_GAIN_LIN_VAL_3
      bit_offset: 0
      bit_width: 10
      description: LNA Linear Gain Step 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_LIN_VAL_4
      bit_offset: 10
      bit_width: 10
      description: LNA Linear Gain Step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_LIN_VAL_5
      bit_offset: 20
      bit_width: 10
      description: LNA Linear Gain Step 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_LIN_VAL_8_6
    addr: 0x4005c06c
    size_bits: 32
    description: LNA Linear Gain Values 8..6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LNA_GAIN_LIN_VAL_6
      bit_offset: 0
      bit_width: 10
      description: LNA Linear Gain Step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_LIN_VAL_7
      bit_offset: 10
      bit_width: 10
      description: LNA Linear Gain Step 7
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_LIN_VAL_8
      bit_offset: 20
      bit_width: 10
      description: LNA Linear Gain Step 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: LNA_GAIN_LIN_VAL_9
    addr: 0x4005c070
    size_bits: 32
    description: LNA Linear Gain Values 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LNA_GAIN_LIN_VAL_9
      bit_offset: 0
      bit_width: 10
      description: LNA Linear Gain Step 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBA_RES_TUNE_LIN_VAL_3_0
    addr: 0x4005c074
    size_bits: 32
    description: BBA Resistor Tune Values 3..0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_0
      bit_offset: 0
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_1
      bit_offset: 8
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_2
      bit_offset: 16
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_3
      bit_offset: 24
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBA_RES_TUNE_LIN_VAL_7_4
    addr: 0x4005c078
    size_bits: 32
    description: BBA Resistor Tune Values 7..4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_4
      bit_offset: 0
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 4
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_5
      bit_offset: 8
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 5
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_6
      bit_offset: 16
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 6
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_7
      bit_offset: 24
      bit_width: 8
      description: BBA Resistor Tune Linear Gain Step 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: BBA_RES_TUNE_LIN_VAL_10_8
    addr: 0x4005c07c
    size_bits: 32
    description: BBA Resistor Tune Values 10..8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_8
      bit_offset: 0
      bit_width: 10
      description: BBA Resistor Tune Linear Gain Step 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_9
      bit_offset: 10
      bit_width: 10
      description: BBA Resistor Tune Linear Gain Step 9
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RES_TUNE_LIN_VAL_10
      bit_offset: 20
      bit_width: 10
      description: BBA Resistor Tune Linear Gain Step 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_03_00
    addr: 0x4005c080
    size_bits: 32
    description: AGC Gain Tables Step 03..00
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_00
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 00
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_00
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 00
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_01
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 01
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_01
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 01
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_02
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 02
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_02
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 02
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_03
      bit_offset: 24
      bit_width: 4
      description: BBA Gain 03
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_03
      bit_offset: 28
      bit_width: 4
      description: LNA Gain 03
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_07_04
    addr: 0x4005c084
    size_bits: 32
    description: AGC Gain Tables Step 07..04
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_04
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 04
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_04
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 04
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_05
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 05
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_05
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 05
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_06
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 06
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_06
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 06
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_07
      bit_offset: 24
      bit_width: 4
      description: BBA Gain 07
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_07
      bit_offset: 28
      bit_width: 4
      description: LNA Gain 07
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_11_08
    addr: 0x4005c088
    size_bits: 32
    description: AGC Gain Tables Step 11..08
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_08
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 08
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_08
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 08
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_09
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 09
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_09
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 09
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_10
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_10
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 10
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_11
      bit_offset: 24
      bit_width: 4
      description: BBA Gain 11
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_11
      bit_offset: 28
      bit_width: 4
      description: LNA Gain 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_15_12
    addr: 0x4005c08c
    size_bits: 32
    description: AGC Gain Tables Step 15..12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_12
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_12
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 12
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_13
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 13
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_13
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 13
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_14
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_14
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 14
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_15
      bit_offset: 24
      bit_width: 4
      description: BBA Gain 15
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_15
      bit_offset: 28
      bit_width: 4
      description: LNA Gain 15
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_19_16
    addr: 0x4005c090
    size_bits: 32
    description: AGC Gain Tables Step 19..16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_16
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_16
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 16
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_17
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 17
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_17
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 17
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_18
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 18
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_18
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 18
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_19
      bit_offset: 24
      bit_width: 4
      description: BBA Gain 193
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_19
      bit_offset: 28
      bit_width: 4
      description: LNA Gain 19
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_23_20
    addr: 0x4005c094
    size_bits: 32
    description: AGC Gain Tables Step 23..20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_20
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_20
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 20
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_21
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 21
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_21
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 21
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_22
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 22
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_22
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 22
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_23
      bit_offset: 24
      bit_width: 4
      description: BBA Gain 23
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_23
      bit_offset: 28
      bit_width: 4
      description: LNA Gain 23
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_GAIN_TBL_26_24
    addr: 0x4005c098
    size_bits: 32
    description: AGC Gain Tables Step 26..24
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_GAIN_24
      bit_offset: 0
      bit_width: 4
      description: BBA Gain 24
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_24
      bit_offset: 4
      bit_width: 4
      description: LNA Gain 24
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_25
      bit_offset: 8
      bit_width: 4
      description: BBA Gain 25
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_25
      bit_offset: 12
      bit_width: 4
      description: LNA Gain 25
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_GAIN_26
      bit_offset: 16
      bit_width: 4
      description: BBA Gain 26
      read_allowed: true
      write_allowed: true
    - !Field
      name: LNA_GAIN_26
      bit_offset: 20
      bit_width: 4
      description: LNA Gain 26
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_0
    addr: 0x4005c0a0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_1
    addr: 0x4005c0a4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_2
    addr: 0x4005c0a8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_3
    addr: 0x4005c0ac
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_4
    addr: 0x4005c0b0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_5
    addr: 0x4005c0b4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_6
    addr: 0x4005c0b8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_7
    addr: 0x4005c0bc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_8
    addr: 0x4005c0c0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_9
    addr: 0x4005c0c4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_10
    addr: 0x4005c0c8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_11
    addr: 0x4005c0cc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_12
    addr: 0x4005c0d0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_13
    addr: 0x4005c0d4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_14
    addr: 0x4005c0d8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_15
    addr: 0x4005c0dc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_16
    addr: 0x4005c0e0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_17
    addr: 0x4005c0e4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_18
    addr: 0x4005c0e8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_19
    addr: 0x4005c0ec
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_20
    addr: 0x4005c0f0
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_21
    addr: 0x4005c0f4
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_22
    addr: 0x4005c0f8
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_23
    addr: 0x4005c0fc
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_24
    addr: 0x4005c100
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_25
    addr: 0x4005c104
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_OFFSET_26
    addr: 0x4005c108
    size_bits: 32
    description: DCOC Offset
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_BBA_OFFSET_I
      bit_offset: 0
      bit_width: 6
      description: DCOC BBA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_BBA_OFFSET_Q
      bit_offset: 8
      bit_width: 6
      description: DCOC BBA Q-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_I
      bit_offset: 16
      bit_width: 8
      description: DCOC TZA I-channel offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_OFFSET_Q
      bit_offset: 24
      bit_width: 8
      description: DCOC TZA Q-channel offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_BBA_STEP
    addr: 0x4005c10c
    size_bits: 32
    description: DCOC BBA DAC Step
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_DCOC_STEP_RECIP
      bit_offset: 0
      bit_width: 13
      description: DCOC BBA Reciprocal of Step Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_DCOC_STEP
      bit_offset: 16
      bit_width: 9
      description: DCOC BBA Step Size
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_0
    addr: 0x4005c110
    size_bits: 32
    description: DCOC TZA DAC Step 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_0
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_0
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_0
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_1
    addr: 0x4005c114
    size_bits: 32
    description: DCOC TZA DAC Step 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_1
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_1
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_2
    addr: 0x4005c118
    size_bits: 32
    description: DCOC TZA DAC Step 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_2
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_2
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_2
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_3
    addr: 0x4005c11c
    size_bits: 32
    description: DCOC TZA DAC Step 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_3
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_3
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_3
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_4
    addr: 0x4005c120
    size_bits: 32
    description: DCOC TZA DAC Step 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_4
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_4
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_4
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_4
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_5
    addr: 0x4005c124
    size_bits: 32
    description: DCOC TZA DAC Step 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_5
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_5
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_5
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_5
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_6
    addr: 0x4005c128
    size_bits: 32
    description: DCOC TZA DAC Step 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_6
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_6
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_6
      bit_offset: 16
      bit_width: 12
      description: DCOC_TZA_STEP_GAIN_6
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_7
    addr: 0x4005c12c
    size_bits: 32
    description: DCOC TZA DAC Step 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_7
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_7
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_7
      bit_offset: 16
      bit_width: 13
      description: DCOC_TZA_STEP_GAIN_7
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_8
    addr: 0x4005c130
    size_bits: 32
    description: DCOC TZA DAC Step 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_8
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_8
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_8
      bit_offset: 16
      bit_width: 13
      description: DCOC_TZA_STEP_GAIN_8
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_9
    addr: 0x4005c134
    size_bits: 32
    description: DCOC TZA DAC Step 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_9
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_9
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_9
      bit_offset: 16
      bit_width: 14
      description: DCOC_TZA_STEP_GAIN_9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_TZA_STEP_10
    addr: 0x4005c138
    size_bits: 32
    description: DCOC TZA DAC Step 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_TZA_STEP_RCP_10
      bit_offset: 0
      bit_width: 13
      description: DCOC_TZA_STEP_RCP_10
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_TZA_STEP_GAIN_10
      bit_offset: 16
      bit_width: 14
      description: DCOC_TZA_STEP_GAIN_10
      read_allowed: true
      write_allowed: true
  - !Register
    name: DCOC_CAL_ALPHA
    addr: 0x4005c168
    size_bits: 32
    description: DCOC Calibration Alpha
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_ALPHA_I
      bit_offset: 0
      bit_width: 11
      description: DCOC Calibration I-channel ALPHA constant
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_ALPHA_Q
      bit_offset: 16
      bit_width: 11
      description: DCOC_CAL_ALPHA_Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_BETA_Q
    addr: 0x4005c16c
    size_bits: 32
    description: DCOC Calibration Beta Q
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_BETA_Q
      bit_offset: 0
      bit_width: 17
      description: DCOC_CAL_BETA_Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_BETA_I
    addr: 0x4005c170
    size_bits: 32
    description: DCOC Calibration Beta I
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_BETA_I
      bit_offset: 0
      bit_width: 17
      description: DCOC_CAL_BETA_I
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_GAMMA
    addr: 0x4005c174
    size_bits: 32
    description: DCOC Calibration Gamma
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_GAMMA_I
      bit_offset: 0
      bit_width: 16
      description: DCOC_CAL_GAMMA_I
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_GAMMA_Q
      bit_offset: 16
      bit_width: 16
      description: DCOC_CAL_GAMMA_Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL_IIR
    addr: 0x4005c178
    size_bits: 32
    description: DCOC Calibration IIR
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DCOC_CAL_IIR1A_IDX
      bit_offset: 0
      bit_width: 2
      description: DCOC Calibration IIR 1A Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: DCOC_CAL_IIR2A_IDX
      bit_offset: 2
      bit_width: 2
      description: DCOC Calibration IIR 2A Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: DCOC_CAL_IIR3A_IDX
      bit_offset: 4
      bit_width: 2
      description: DCOC Calibration IIR 3A Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
  - !Register
    name: DCOC_CAL1
    addr: 0x4005c180
    size_bits: 32
    description: DCOC Calibration Result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_RES_I
      bit_offset: 0
      bit_width: 12
      description: DCOC Calibration Result - I Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_RES_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC Calibration Result - Q Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL2
    addr: 0x4005c184
    size_bits: 32
    description: DCOC Calibration Result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_RES_I
      bit_offset: 0
      bit_width: 12
      description: DCOC Calibration Result - I Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_RES_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC Calibration Result - Q Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: DCOC_CAL3
    addr: 0x4005c188
    size_bits: 32
    description: DCOC Calibration Result
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DCOC_CAL_RES_I
      bit_offset: 0
      bit_width: 12
      description: DCOC Calibration Result - I Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: DCOC_CAL_RES_Q
      bit_offset: 16
      bit_width: 12
      description: DCOC Calibration Result - Q Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: CCA_ED_LQI_CTRL_0
    addr: 0x4005c190
    size_bits: 32
    description: RX_DIG CCA ED LQI Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LQI_CORR_THRESH
      bit_offset: 0
      bit_width: 8
      description: LQI Correlation Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORR_CNTR_THRESH
      bit_offset: 8
      bit_width: 8
      description: Correlation Count Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: LQI_CNTR
      bit_offset: 16
      bit_width: 8
      description: LQI Counter
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNR_ADJ
      bit_offset: 24
      bit_width: 6
      description: SNR calculation adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCA_ED_LQI_CTRL_1
    addr: 0x4005c194
    size_bits: 32
    description: RX_DIG CCA ED LQI Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSSI_NOISE_AVG_DELAY
      bit_offset: 0
      bit_width: 6
      description: RSSI Noise Averaging Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: RSSI_NOISE_AVG_FACTOR
      bit_offset: 6
      bit_width: 3
      description: RSSI Noise Averaging Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: LQI_RSSI_WEIGHT
      bit_offset: 9
      bit_width: 3
      description: LQI RSSI Weight
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: LQI_RSSI_SENS
      bit_offset: 12
      bit_width: 4
      description: LQI RSSI Sensitivity
      read_allowed: true
      write_allowed: true
    - !Field
      name: SNR_LQI_DIS
      bit_offset: 16
      bit_width: 1
      description: SNR LQI Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEL_SNR_MODE
      bit_offset: 17
      bit_width: 1
      description: Select SNR Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MEAS_TRANS_TO_IDLE
      bit_offset: 18
      bit_width: 1
      description: Measurement Transition to IDLE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCA1_ED_EN_DIS
      bit_offset: 19
      bit_width: 1
      description: CCA1_ED_EN Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAN_MEAS_COMPLETE
      bit_offset: 20
      bit_width: 1
      description: Manual measurement complete
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAN_AA_MATCH
      bit_offset: 21
      bit_width: 1
      description: Manual AA Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SNR_LQI_WEIGHT
      bit_offset: 24
      bit_width: 4
      description: SNR LQI Weight
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
    - !Field
      name: LQI_BIAS
      bit_offset: 28
      bit_width: 4
      description: LQI Bias.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CCA_ED_LQI_STAT_0
    addr: 0x4005c198
    size_bits: 32
    description: RX_DIG CCA ED LQI Status Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LQI_OUT
      bit_offset: 0
      bit_width: 8
      description: LQI output
      read_allowed: true
      write_allowed: false
    - !Field
      name: ED_OUT
      bit_offset: 8
      bit_width: 8
      description: ED output
      read_allowed: true
      write_allowed: false
    - !Field
      name: SNR_OUT
      bit_offset: 16
      bit_width: 8
      description: SNR output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA1_STATE
      bit_offset: 24
      bit_width: 1
      description: CCA1 State
      read_allowed: true
      write_allowed: false
    - !Field
      name: MEAS_COMPLETE
      bit_offset: 25
      bit_width: 1
      description: Measurement Complete
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_CHF_COEF_0
    addr: 0x4005c1a0
    size_bits: 32
    description: Receive Channel Filter Coefficient 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H0
      bit_offset: 0
      bit_width: 6
      description: RX Channel Filter Coefficient 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_1
    addr: 0x4005c1a4
    size_bits: 32
    description: Receive Channel Filter Coefficient 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H1
      bit_offset: 0
      bit_width: 6
      description: RX Channel Filter Coefficient 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_2
    addr: 0x4005c1a8
    size_bits: 32
    description: Receive Channel Filter Coefficient 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H2
      bit_offset: 0
      bit_width: 7
      description: RX Channel Filter Coefficient 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_3
    addr: 0x4005c1ac
    size_bits: 32
    description: Receive Channel Filter Coefficient 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H3
      bit_offset: 0
      bit_width: 7
      description: RX Channel Filter Coefficient 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_4
    addr: 0x4005c1b0
    size_bits: 32
    description: Receive Channel Filter Coefficient 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H4
      bit_offset: 0
      bit_width: 7
      description: RX Channel Filter Coefficient 4
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_5
    addr: 0x4005c1b4
    size_bits: 32
    description: Receive Channel Filter Coefficient 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H5
      bit_offset: 0
      bit_width: 7
      description: RX Channel Filter Coefficient 5
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_6
    addr: 0x4005c1b8
    size_bits: 32
    description: Receive Channel Filter Coefficient 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H6
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient 6
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_7
    addr: 0x4005c1bc
    size_bits: 32
    description: Receive Channel Filter Coefficient 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H7
      bit_offset: 0
      bit_width: 8
      description: RX Channel Filter Coefficient 7
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_8
    addr: 0x4005c1c0
    size_bits: 32
    description: Receive Channel Filter Coefficient 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H8
      bit_offset: 0
      bit_width: 9
      description: RX Channel Filter Coefficient 8
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_9
    addr: 0x4005c1c4
    size_bits: 32
    description: Receive Channel Filter Coefficient 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H9
      bit_offset: 0
      bit_width: 9
      description: RX Channel Filter Coefficient 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_10
    addr: 0x4005c1c8
    size_bits: 32
    description: Receive Channel Filter Coefficient 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H10
      bit_offset: 0
      bit_width: 10
      description: RX Channel Filter Coefficient 10
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_CHF_COEF_11
    addr: 0x4005c1cc
    size_bits: 32
    description: Receive Channel Filter Coefficient 11
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_CH_FILT_H11
      bit_offset: 0
      bit_width: 10
      description: RX Channel Filter Coefficient 11
      read_allowed: true
      write_allowed: true
  - !Register
    name: AGC_MAN_AGC_IDX
    addr: 0x4005c1d0
    size_bits: 32
    description: AGC Manual AGC Index
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AGC_MAN_IDX
      bit_offset: 16
      bit_width: 5
      description: AGC Manual Index
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_MAN_IDX_EN
      bit_offset: 24
      bit_width: 1
      description: AGC Manual Index Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: AGC_DCOC_START_PT
      bit_offset: 25
      bit_width: 1
      description: AGC DCOC Start Point
      read_allowed: true
      write_allowed: true
  - !Register
    name: DC_RESID_CTRL
    addr: 0x4005c1d4
    size_bits: 32
    description: DC Residual Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DC_RESID_NWIN
      bit_offset: 0
      bit_width: 7
      description: DC Residual NWIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_RESID_ITER_FREEZE
      bit_offset: 8
      bit_width: 4
      description: DC Residual Iteration Freeze
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_RESID_ALPHA
      bit_offset: 12
      bit_width: 3
      description: DC Residual Alpha
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_RESID_DLY
      bit_offset: 16
      bit_width: 3
      description: DC Residual Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_RESID_EXT_DC_EN
      bit_offset: 20
      bit_width: 1
      description: DC Residual External DC Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DC_RESID_MIN_AGC_IDX
      bit_offset: 24
      bit_width: 5
      description: DC Residual Minimum AGC Table Index
      read_allowed: false
      write_allowed: true
  - !Register
    name: DC_RESID_EST
    addr: 0x4005c1d8
    size_bits: 32
    description: DC Residual Estimate
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DC_RESID_OFFSET_I
      bit_offset: 0
      bit_width: 13
      description: DC Residual Offset I
      read_allowed: true
      write_allowed: false
    - !Field
      name: DC_RESID_OFFSET_Q
      bit_offset: 16
      bit_width: 13
      description: DC Residual Offset Q
      read_allowed: true
      write_allowed: false
  - !Register
    name: RX_RCCAL_CTRL0
    addr: 0x4005c1dc
    size_bits: 32
    description: RX RC Calibration Control0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BBA_RCCAL_OFFSET
      bit_offset: 0
      bit_width: 4
      description: BBA RC Calibration value offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RCCAL_MANUAL
      bit_offset: 4
      bit_width: 5
      description: BBA RC Calibration manual value
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA_RCCAL_DIS
      bit_offset: 9
      bit_width: 1
      description: BBA RC Calibration Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RCCAL_SMP_DLY
      bit_offset: 12
      bit_width: 2
      description: RC Calibration Sample Delay
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RCCAL_COMP_INV
      bit_offset: 15
      bit_width: 1
      description: RC Calibration comp_out Invert
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TZA_RCCAL_OFFSET
      bit_offset: 16
      bit_width: 4
      description: TZA RC Calibration value offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_RCCAL_MANUAL
      bit_offset: 20
      bit_width: 5
      description: TZA RC Calibration manual value
      read_allowed: true
      write_allowed: true
    - !Field
      name: TZA_RCCAL_DIS
      bit_offset: 25
      bit_width: 1
      description: TZA RC Calibration Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_RCCAL_CTRL1
    addr: 0x4005c1e0
    size_bits: 32
    description: RX RC Calibration Control1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADC_RCCAL_OFFSET
      bit_offset: 0
      bit_width: 4
      description: ADC RC Calibration value offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_RCCAL_MANUAL
      bit_offset: 4
      bit_width: 5
      description: ADC RC Calibration manual value
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADC_RCCAL_DIS
      bit_offset: 9
      bit_width: 1
      description: ADC RC Calibration Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BBA2_RCCAL_OFFSET
      bit_offset: 16
      bit_width: 4
      description: BBA2 RC Calibration value offset
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA2_RCCAL_MANUAL
      bit_offset: 20
      bit_width: 5
      description: BBA2 RC Calibration manual value
      read_allowed: true
      write_allowed: true
    - !Field
      name: BBA2_RCCAL_DIS
      bit_offset: 25
      bit_width: 1
      description: BBA2 RC Calibration Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_RCCAL_STAT
    addr: 0x4005c1e4
    size_bits: 32
    description: RX RC Calibration Status
    read_allowed: true
    write_allowed: false
    reset_value: 0x2104210
    fields:
    - !Field
      name: RCCAL_CODE
      bit_offset: 0
      bit_width: 5
      description: RC Calibration code
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADC_RCCAL
      bit_offset: 5
      bit_width: 5
      description: ADC RC Calibration
      read_allowed: true
      write_allowed: false
    - !Field
      name: BBA2_RCCAL
      bit_offset: 10
      bit_width: 5
      description: BBA2 RC Calibration
      read_allowed: true
      write_allowed: false
    - !Field
      name: BBA_RCCAL
      bit_offset: 16
      bit_width: 5
      description: BBA RC Calibration
      read_allowed: true
      write_allowed: false
    - !Field
      name: TZA_RCCAL
      bit_offset: 21
      bit_width: 5
      description: TZA RC Calibration
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUXPLL_FCAL_CTRL
    addr: 0x4005c1e8
    size_bits: 32
    description: Aux PLL Frequency Calibration Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x400000
    fields:
    - !Field
      name: DAC_CAL_ADJUST_MANUAL
      bit_offset: 0
      bit_width: 7
      description: Aux PLL Frequency DAC Calibration Adjust Manual value
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUXPLL_DAC_CAL_ADJUST_DIS
      bit_offset: 7
      bit_width: 1
      description: Aux PLL Frequency Calibration Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCAL_RUN_CNT
      bit_offset: 8
      bit_width: 1
      description: Aux PLL Frequency Calibration Run Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCAL_COMP_INV
      bit_offset: 9
      bit_width: 1
      description: Aux PLL Frequency Calibration Comparison Invert
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCAL_SMP_DLY
      bit_offset: 10
      bit_width: 2
      description: Aux PLL Frequency Calibration Sample Delay
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DAC_CAL_ADJUST
      bit_offset: 16
      bit_width: 7
      description: Aux PLL DAC Calibration Adjust value
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUXPLL_FCAL_CNT6
    addr: 0x4005c1ec
    size_bits: 32
    description: Aux PLL Frequency Calibration Count 6
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FCAL_COUNT_6
      bit_offset: 0
      bit_width: 10
      description: Aux PLL Frequency Calibration Count 6
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCAL_BESTDIFF
      bit_offset: 16
      bit_width: 10
      description: Aux PLL Frequency Calibration Best Difference
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUXPLL_FCAL_CNT5_4
    addr: 0x4005c1f0
    size_bits: 32
    description: Aux PLL Frequency Calibration Count 5 and 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FCAL_COUNT_4
      bit_offset: 0
      bit_width: 10
      description: Aux PLL Frequency Calibration Count 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCAL_COUNT_5
      bit_offset: 16
      bit_width: 10
      description: Aux PLL Frequency Calibration Count 5
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUXPLL_FCAL_CNT3_2
    addr: 0x4005c1f4
    size_bits: 32
    description: Aux PLL Frequency Calibration Count 3 and 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FCAL_COUNT_2
      bit_offset: 0
      bit_width: 10
      description: Aux PLL Frequency Calibration Count 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCAL_COUNT_3
      bit_offset: 16
      bit_width: 10
      description: Aux PLL Frequency Calibration Count 3
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUXPLL_FCAL_CNT1_0
    addr: 0x4005c1f8
    size_bits: 32
    description: Aux PLL Frequency Calibration Count 1 and 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: FCAL_COUNT_0
      bit_offset: 0
      bit_width: 10
      description: Frequency Calibration Count 0
      read_allowed: true
      write_allowed: false
    - !Field
      name: FCAL_COUNT_1
      bit_offset: 16
      bit_width: 10
      description: Frequency Calibration Count 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: RXDIG_DFT
    addr: 0x4005c1fc
    size_bits: 32
    description: RXDIG DFT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFT_TONE_FREQ
      bit_offset: 0
      bit_width: 3
      description: DFT Tone Generator Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
    - !Field
      name: DFT_TONE_SCALE
      bit_offset: 3
      bit_width: 1
      description: DFT Tone Generator Scale
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFT_TONE_TZA_EN
      bit_offset: 4
      bit_width: 1
      description: DFT Tone Generator TZA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFT_TONE_BBA_EN
      bit_offset: 5
      bit_width: 1
      description: DFT Tone Generator BBA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TX_DIG_REGS
  description: XCVR_TX_DIG
  base_addr: 0x4005c200
  size: 0x24
  registers:
  - !Register
    name: CTRL
    addr: 0x4005c200
    size_bits: 32
    description: TX Digital Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x140
    fields:
    - !Field
      name: RADIO_DFT_MODE
      bit_offset: 0
      bit_width: 4
      description: Radio DFT Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
    - !Field
      name: LFSR_LENGTH
      bit_offset: 4
      bit_width: 3
      description: LFSR Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: LFSR_EN
      bit_offset: 7
      bit_width: 1
      description: LFSR Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_CLK_SEL
      bit_offset: 8
      bit_width: 3
      description: DFT Clock Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: TX_DFT_EN
      bit_offset: 11
      bit_width: 1
      description: DFT Modulation Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOC_TEST_SEL
      bit_offset: 12
      bit_width: 2
      description: Radio Clock Selector for SoC RF Clock Tests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TX_CAPTURE_POL
      bit_offset: 16
      bit_width: 1
      description: Polarity of the Input Data for the Transmitter
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_WORD_ADJ
      bit_offset: 22
      bit_width: 10
      description: Frequency Word Adjustment
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA_PADDING
    addr: 0x4005c204
    size_bits: 32
    description: TX Data Padding
    read_allowed: true
    write_allowed: true
    reset_value: 0x7fff55aa
    fields:
    - !Field
      name: DATA_PADDING_PAT_0
      bit_offset: 0
      bit_width: 8
      description: Data Padding Pattern 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_PADDING_PAT_1
      bit_offset: 8
      bit_width: 8
      description: Data Padding Pattern 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DFT_LFSR_OUT
      bit_offset: 16
      bit_width: 15
      description: LFSR Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: LRM
      bit_offset: 31
      bit_width: 1
      description: LFSR Reset Mask
      read_allowed: true
      write_allowed: true
  - !Register
    name: GFSK_CTRL
    addr: 0x4005c208
    size_bits: 32
    description: TX GFSK Modulator Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x3014000
    fields:
    - !Field
      name: GFSK_MULTIPLY_TABLE_MANUAL
      bit_offset: 0
      bit_width: 16
      description: Manual GFSK Multiply Lookup Table Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: GFSK_MI
      bit_offset: 16
      bit_width: 2
      description: GFSK Modulation Index
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: GFSK_MLD
      bit_offset: 20
      bit_width: 1
      description: Disable GFSK Multiply Lookup Table
      read_allowed: true
      write_allowed: true
    - !Field
      name: GFSK_FLD
      bit_offset: 21
      bit_width: 1
      description: Disable GFSK Filter Lookup Table
      read_allowed: true
      write_allowed: true
    - !Field
      name: GFSK_MOD_INDEX_SCALING
      bit_offset: 24
      bit_width: 3
      description: GFSK Modulation Index Scaling Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TX_IMAGE_FILTER_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: TX Image Filter Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IMAGE_FILTER_0_OVRD
      bit_offset: 29
      bit_width: 1
      description: TX Image Filter 0 Override Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IMAGE_FILTER_1_OVRD
      bit_offset: 30
      bit_width: 1
      description: TX Image Filter 1 Override Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_IMAGE_FILTER_2_OVRD
      bit_offset: 31
      bit_width: 1
      description: TX Image Filter 2 Override Control
      read_allowed: true
      write_allowed: true
  - !Register
    name: GFSK_COEFF2
    addr: 0x4005c20c
    size_bits: 32
    description: TX GFSK Filter Coefficients 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0630401
    fields:
    - !Field
      name: GFSK_FILTER_COEFF_MANUAL2
      bit_offset: 0
      bit_width: 32
      description: GFSK Manual Filter Coefficients[63:32]
      read_allowed: true
      write_allowed: true
  - !Register
    name: GFSK_COEFF1
    addr: 0x4005c210
    size_bits: 32
    description: TX GFSK Filter Coefficients 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xbb29960d
    fields:
    - !Field
      name: GFSK_FILTER_COEFF_MANUAL1
      bit_offset: 0
      bit_width: 32
      description: GFSK Manual Filter Coefficient [31:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: FSK_SCALE
    addr: 0x4005c214
    size_bits: 32
    description: TX FSK Modulation Levels
    read_allowed: true
    write_allowed: true
    reset_value: 0x8001800
    fields:
    - !Field
      name: FSK_MODULATION_SCALE_0
      bit_offset: 0
      bit_width: 13
      description: FSK Modulation Scale for a data 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSK_MODULATION_SCALE_1
      bit_offset: 16
      bit_width: 13
      description: FSK Modulation Scale for a data 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: DFT_PATTERN
    addr: 0x4005c218
    size_bits: 32
    description: TX DFT Modulation Pattern
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFT_MOD_PATTERN
      bit_offset: 0
      bit_width: 32
      description: DFT Modulation Pattern
      read_allowed: true
      write_allowed: true
  - !Register
    name: RF_DFT_BIST_1
    addr: 0x4005c21c
    size_bits: 32
    description: TX DFT Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTUNE_BIST_GO
      bit_offset: 0
      bit_width: 1
      description: Start the Coarse Tune BIST
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_BIST_FINISHED
      bit_offset: 1
      bit_width: 1
      description: Coarse Tune BIST has finished Tuning all Channels
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_BIST_RESULT
      bit_offset: 2
      bit_width: 1
      description: Coarse Tune BIST Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_BIST_THRSHLD
      bit_offset: 4
      bit_width: 4
      description: Maximum Difference Threshold for Coarse Tune BIST
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_MAX_DIFF
      bit_offset: 8
      bit_width: 8
      description: Maximum Frequency Count Difference found by the Coarse Tune BIST
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_MAX_DIFF_CH
      bit_offset: 16
      bit_width: 7
      description: Maximum Frequency Count Difference Radio Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: PA_AM_MOD_FREQ
      bit_offset: 24
      bit_width: 3
      description: RF Power Amplifier Amplitude Modulation Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: PA_AM_MOD_ENTRIES
      bit_offset: 28
      bit_width: 3
      description: RF Power Amplifier Amplitude Modulation Table Entries
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PA_AM_MOD_EN
      bit_offset: 31
      bit_width: 1
      description: RF Power Amplifier Amplitude Modulation Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: RF_DFT_BIST_2
    addr: 0x4005c220
    size_bits: 32
    description: TX DFT Control 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYN_BIST_GO
      bit_offset: 0
      bit_width: 1
      description: Start the PLL Frequency Synthesizer BIST
      read_allowed: true
      write_allowed: true
    - !Field
      name: SYN_BIST_FINISHED
      bit_offset: 1
      bit_width: 1
      description: PLL Frequency Synthesizer BIST has finished trying to lock to Radio
        Channels
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYN_BIST_RESULT
      bit_offset: 2
      bit_width: 1
      description: PLL Frequency Synthesizer BIST Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYN_BIST_ALL_CHANNELS
      bit_offset: 3
      bit_width: 1
      description: PLL Frequency Synthesizer BIST All Channels
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_COUNT_THRESHOLD
      bit_offset: 4
      bit_width: 8
      description: Frequency Meter Count Difference Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_INL_BIST_GO
      bit_offset: 12
      bit_width: 1
      description: Start the High Port Modulator DAC INL BIST
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_INL_BIST_FINISHED
      bit_offset: 13
      bit_width: 1
      description: High Port Modulator DAC INL BIST has finished measuring the INL
        of the HPM DAC
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_INL_BIST_RESULT
      bit_offset: 14
      bit_width: 1
      description: High Port Modulator DAC INL BIST Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_DNL_BIST_GO
      bit_offset: 16
      bit_width: 1
      description: Start the High Port Modulator DAC DNL BIST
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_DNL_BIST_FINISHED
      bit_offset: 17
      bit_width: 1
      description: High Port Modulator DAC DNL BIST has finished measuring the DNL
        of the HPM DAC
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_DNL_BIST_RESULT
      bit_offset: 18
      bit_width: 1
      description: High Port Modulator DAC DNL BIST Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: DFT_MAX_RAM_SIZE
      bit_offset: 20
      bit_width: 9
      description: Maximum RAM Address to use as Modulation
      read_allowed: true
      write_allowed: true
- !Module
  name: PLL_DIG_REGS
  description: XCVR_PLL_DIG
  base_addr: 0x4005c224
  size: 0x58
  registers:
  - !Register
    name: HPM_BUMP
    addr: 0x4005c224
    size_bits: 32
    description: PLL HPM Analog Bump Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x1010
    fields:
    - !Field
      name: HPM_VCM_TX
      bit_offset: 0
      bit_width: 3
      description: rfctrl_tx_dac_bump_vcm[2:0] during Transmission
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: HPM_VCM_CAL
      bit_offset: 4
      bit_width: 3
      description: rfctrl_tx_dac_bump_vcm[2:0] during Calibration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: HPM_FDB_RES_TX
      bit_offset: 8
      bit_width: 2
      description: rfctrl_tx_dac_bump_fdb_res[1:0] during Transmission
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: HPM_FDB_RES_CAL
      bit_offset: 12
      bit_width: 2
      description: rfctrl_tx_dac_bump_fdb_res[1:0] during Calibration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MOD_CTRL
    addr: 0x4005c228
    size_bits: 32
    description: PLL Modulation Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODULATION_WORD_MANUAL
      bit_offset: 0
      bit_width: 13
      description: Manual Modulation Word
      read_allowed: true
      write_allowed: true
    - !Field
      name: MOD_DISABLE
      bit_offset: 15
      bit_width: 1
      description: Disable Modulation Word
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_MOD_MANUAL
      bit_offset: 16
      bit_width: 8
      description: Manual HPM Modulation
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_MOD_DISABLE
      bit_offset: 27
      bit_width: 1
      description: Disable HPM Modulation
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SDM_OUT_MANUAL
      bit_offset: 28
      bit_width: 2
      description: Manual HPM SDM out
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SDM_OUT_DISABLE
      bit_offset: 31
      bit_width: 1
      description: Disable HPM SDM out
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHAN_MAP
    addr: 0x4005c22c
    size_bits: 32
    description: PLL Channel Mapping
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CHANNEL_NUM
      bit_offset: 0
      bit_width: 7
      description: Protocol specific Channel Number for PLL Frequency Mapping
      read_allowed: true
      write_allowed: true
    - !Field
      name: BOC
      bit_offset: 8
      bit_width: 1
      description: BLE Channel Number Override
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BMR
      bit_offset: 9
      bit_width: 1
      description: BLE MBAN Channel Remap
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZOC
      bit_offset: 10
      bit_width: 1
      description: 802.15.4 Channel Number Override
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LOCK_DETECT
    addr: 0x4005c230
    size_bits: 32
    description: PLL Lock Detect Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x606800
    fields:
    - !Field
      name: CT_FAIL
      bit_offset: 0
      bit_width: 1
      description: Real time status of Coarse Tune Fail signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTFF
      bit_offset: 1
      bit_width: 1
      description: CTUNE Failure Flag, held until cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_FAIL
      bit_offset: 2
      bit_width: 1
      description: Real time status of Cycle Slip circuit
      read_allowed: true
      write_allowed: false
    - !Field
      name: CSFF
      bit_offset: 3
      bit_width: 1
      description: Cycle Slip Failure Flag, held until cleared
      read_allowed: true
      write_allowed: true
    - !Field
      name: FT_FAIL
      bit_offset: 4
      bit_width: 1
      description: Real time status of Frequency Target Failure
      read_allowed: true
      write_allowed: false
    - !Field
      name: FTFF
      bit_offset: 5
      bit_width: 1
      description: Frequency Target Failure Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TAFF
      bit_offset: 7
      bit_width: 1
      description: TSM Abort Failure Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_LDF_LEV
      bit_offset: 8
      bit_width: 4
      description: CTUNE Lock Detect Fail Level
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTF_RX_THRSH
      bit_offset: 12
      bit_width: 6
      description: RX Frequency Target Fail Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTW_RX
      bit_offset: 19
      bit_width: 1
      description: RX Frequency Target Window time select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FTF_TX_THRSH
      bit_offset: 20
      bit_width: 6
      description: TX Frequency Target Fail Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: FTW_TX
      bit_offset: 27
      bit_width: 1
      description: TX Frequency Target Window time select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FREQ_COUNT_GO
      bit_offset: 28
      bit_width: 1
      description: Start the Frequency Meter
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_COUNT_FINISHED
      bit_offset: 29
      bit_width: 1
      description: Frequency Meter has finished the Count Time
      read_allowed: true
      write_allowed: false
    - !Field
      name: FREQ_COUNT_TIME
      bit_offset: 30
      bit_width: 2
      description: Frequency Meter Count Time
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: HPM_CTRL
    addr: 0x4005c234
    size_bits: 32
    description: PLL High Port Modulator Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x90840000
    fields:
    - !Field
      name: HPM_SDM_IN_MANUAL
      bit_offset: 0
      bit_width: 10
      description: Manual High Port SDM Fractional value
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPFF
      bit_offset: 13
      bit_width: 1
      description: HPM SDM Invalid Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SDM_OUT_INVERT
      bit_offset: 14
      bit_width: 1
      description: Invert HPM SDM Output
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SDM_IN_DISABLE
      bit_offset: 15
      bit_width: 1
      description: Disable HPM SDM Input
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_LFSR_SIZE
      bit_offset: 16
      bit_width: 3
      description: HPM LFSR Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: HPM_DTH_SCL
      bit_offset: 20
      bit_width: 1
      description: HPM Dither Scale
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_DTH_EN
      bit_offset: 23
      bit_width: 1
      description: Dither Enable for HPM LFSR
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_INTEGER_SCALE
      bit_offset: 24
      bit_width: 2
      description: High Port Modulation Integer Scale
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: HPM_INTEGER_INVERT
      bit_offset: 27
      bit_width: 1
      description: Invert High Port Modulation Integer
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_CAL_INVERT
      bit_offset: 28
      bit_width: 1
      description: Invert High Port Modulator Calibration
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_MOD_IN_INVERT
      bit_offset: 31
      bit_width: 1
      description: Invert High Port Modulation
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPMCAL_CTRL
    addr: 0x4005c238
    size_bits: 32
    description: PLL High Port Calibration Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x40000221
    fields:
    - !Field
      name: HPM_CAL_FACTOR
      bit_offset: 0
      bit_width: 13
      description: High Port Modulation Calibration Factor
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_CAL_NOT_BUMPED
      bit_offset: 13
      bit_width: 1
      description: HPM_CAL_NOT_BUMPED
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_CAL_COUNT_SCALE
      bit_offset: 14
      bit_width: 1
      description: HPM_CAL_COUNT_SCALE
      read_allowed: true
      write_allowed: true
    - !Field
      name: HP_CAL_DISABLE
      bit_offset: 15
      bit_width: 1
      description: Disable HPM Manual Calibration
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_CAL_FACTOR_MANUAL
      bit_offset: 16
      bit_width: 13
      description: Manual HPM Calibration Factor
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_CAL_ARRAY_SIZE
      bit_offset: 30
      bit_width: 1
      description: High Port Modulation Calibration Array Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HPM_CAL_TIME
      bit_offset: 31
      bit_width: 1
      description: High Port Modulation Calibration Time
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: HPM_CAL1
    addr: 0x4005c23c
    size_bits: 32
    description: PLL High Port Calibration Result 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x44300000
    fields:
    - !Field
      name: HPM_COUNT_1
      bit_offset: 0
      bit_width: 19
      description: High Port Modulation Counter Value 1
      read_allowed: true
      write_allowed: false
    - !Field
      name: CS_WT
      bit_offset: 20
      bit_width: 3
      description: Cycle Slip Wait Time
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CS_FW
      bit_offset: 24
      bit_width: 3
      description: Cycle Slip Flag Window
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CS_FCNT
      bit_offset: 28
      bit_width: 4
      description: Cycle Slip Flag Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPM_CAL2
    addr: 0x4005c240
    size_bits: 32
    description: PLL High Port Calibration Result 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x2100000
    fields:
    - !Field
      name: HPM_COUNT_2
      bit_offset: 0
      bit_width: 19
      description: High Port Modulation Counter Value 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: CS_RC
      bit_offset: 20
      bit_width: 1
      description: Cycle Slip Recycle
      read_allowed: true
      write_allowed: true
    - !Field
      name: CS_FT
      bit_offset: 24
      bit_width: 5
      description: Cycle Slip Flag Timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: HPM_SDM_RES
    addr: 0x4005c244
    size_bits: 32
    description: PLL High Port Sigma Delta Results
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: HPM_NUM_SELECTED
      bit_offset: 0
      bit_width: 10
      description: High Port Modulator SDM Numerator
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_DENOM
      bit_offset: 16
      bit_width: 10
      description: High Port Modulator SDM Denominator
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_COUNT_ADJUST
      bit_offset: 28
      bit_width: 4
      description: HPM_COUNT_ADJUST
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPM_CTRL
    addr: 0x4005c248
    size_bits: 32
    description: PLL Low Port Modulator Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x8080000
    fields:
    - !Field
      name: PLL_LD_MANUAL
      bit_offset: 0
      bit_width: 6
      description: Manual PLL Loop Divider value
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_LD_DISABLE
      bit_offset: 11
      bit_width: 1
      description: Disable PLL Loop Divider
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPFF
      bit_offset: 13
      bit_width: 1
      description: LPM SDM Invalid Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_SDM_INV
      bit_offset: 14
      bit_width: 1
      description: Invert LPM SDM
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_DISABLE
      bit_offset: 15
      bit_width: 1
      description: Disable LPM SDM
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_DTH_SCL
      bit_offset: 16
      bit_width: 4
      description: LPM Dither Scale
      read_allowed: true
      write_allowed: true
      enum_values:
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
    - !Field
      name: LPM_D_CTRL
      bit_offset: 22
      bit_width: 1
      description: LPM Dither Control in Override Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_D_OVRD
      bit_offset: 23
      bit_width: 1
      description: LPM Dither Override Mode Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_SCALE
      bit_offset: 24
      bit_width: 4
      description: LPM Scale Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
    - !Field
      name: LPM_SDM_USE_NEG
      bit_offset: 31
      bit_width: 1
      description: Use the Negedge of the Sigma Delta clock
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPM_SDM_CTRL1
    addr: 0x4005c24c
    size_bits: 32
    description: PLL Low Port Sigma Delta Control 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x260026
    fields:
    - !Field
      name: LPM_INTG_SELECTED
      bit_offset: 0
      bit_width: 7
      description: Low Port Modulation Integer Value Selected
      read_allowed: true
      write_allowed: false
    - !Field
      name: HPM_ARRAY_BIAS
      bit_offset: 8
      bit_width: 7
      description: Bias value for High Port DAC Array Midpoint
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPM_INTG
      bit_offset: 16
      bit_width: 7
      description: Manual Low Port Modulation Integer Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: SDM_MAP_DISABLE
      bit_offset: 31
      bit_width: 1
      description: Disable SDM Mapping
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPM_SDM_CTRL2
    addr: 0x4005c250
    size_bits: 32
    description: PLL Low Port Sigma Delta Control 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x2000000
    fields:
    - !Field
      name: LPM_NUM
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Numerator
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPM_SDM_CTRL3
    addr: 0x4005c254
    size_bits: 32
    description: PLL Low Port Sigma Delta Control 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x4000000
    fields:
    - !Field
      name: LPM_DENOM
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Denominator
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPM_SDM_RES1
    addr: 0x4005c258
    size_bits: 32
    description: PLL Low Port Sigma Delta Result 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xe200000
    fields:
    - !Field
      name: LPM_NUM_SELECTED
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Numerator Applied
      read_allowed: true
      write_allowed: false
  - !Register
    name: LPM_SDM_RES2
    addr: 0x4005c25c
    size_bits: 32
    description: PLL Low Port Sigma Delta Result 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x4000000
    fields:
    - !Field
      name: LPM_DENOM_SELECTED
      bit_offset: 0
      bit_width: 28
      description: Low Port Modulation Denominator Selected
      read_allowed: true
      write_allowed: false
  - !Register
    name: DELAY_MATCH
    addr: 0x4005c260
    size_bits: 32
    description: PLL Delay Matching
    read_allowed: true
    write_allowed: true
    reset_value: 0x204
    fields:
    - !Field
      name: LPM_SDM_DELAY
      bit_offset: 0
      bit_width: 4
      description: Low Port SDM Delay Matching
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_SDM_DELAY
      bit_offset: 8
      bit_width: 4
      description: High Port SDM Delay Matching
      read_allowed: true
      write_allowed: true
    - !Field
      name: HPM_INTEGER_DELAY
      bit_offset: 16
      bit_width: 4
      description: High Port Integer Delay Matching
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTUNE_CTRL
    addr: 0x4005c264
    size_bits: 32
    description: PLL Coarse Tune Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CTUNE_TARGET_MANUAL
      bit_offset: 0
      bit_width: 12
      description: Manual Coarse Tune Target
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_TARGET_DISABLE
      bit_offset: 15
      bit_width: 1
      description: Disable Coarse Tune Target
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_ADJUST
      bit_offset: 16
      bit_width: 4
      description: Coarse Tune Count Adjustment
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_MANUAL
      bit_offset: 24
      bit_width: 7
      description: Manual Coarse Tune Setting
      read_allowed: true
      write_allowed: true
    - !Field
      name: CTUNE_DISABLE
      bit_offset: 31
      bit_width: 1
      description: Coarse Tune Disable
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTUNE_CNT6
    addr: 0x4005c268
    size_bits: 32
    description: PLL Coarse Tune Count 6
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_6
      bit_offset: 0
      bit_width: 13
      description: CTUNE Count 6
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTUNE_CNT5_4
    addr: 0x4005c26c
    size_bits: 32
    description: PLL Coarse Tune Counts 5 and 4
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_4
      bit_offset: 0
      bit_width: 13
      description: CTUNE Count 4
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_COUNT_5
      bit_offset: 16
      bit_width: 13
      description: CTUNE Count 5
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTUNE_CNT3_2
    addr: 0x4005c270
    size_bits: 32
    description: PLL Coarse Tune Counts 3 and 2
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_2
      bit_offset: 0
      bit_width: 13
      description: CTUNE Count 2
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_COUNT_3
      bit_offset: 16
      bit_width: 13
      description: CTUNE Count 3
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTUNE_CNT1_0
    addr: 0x4005c274
    size_bits: 32
    description: PLL Coarse Tune Counts 1 and 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CTUNE_COUNT_0
      bit_offset: 0
      bit_width: 13
      description: CTUNE Count 0
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_COUNT_1
      bit_offset: 16
      bit_width: 13
      description: CTUNE Count 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CTUNE_RES
    addr: 0x4005c278
    size_bits: 32
    description: PLL Coarse Tune Results
    read_allowed: true
    write_allowed: false
    reset_value: 0x9620040
    fields:
    - !Field
      name: CTUNE_SELECTED
      bit_offset: 0
      bit_width: 7
      description: Coarse Tune Setting to VCO
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_BEST_DIFF
      bit_offset: 8
      bit_width: 8
      description: Coarse Tune Absolute Best Difference
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_FREQ_SELECTED
      bit_offset: 16
      bit_width: 12
      description: Coarse Tune Frequency Selected
      read_allowed: true
      write_allowed: false
- !Module
  name: XCVR_CTRL_REGS
  description: XCVR_MISC
  base_addr: 0x4005c280
  size: 0x3c
  registers:
  - !Register
    name: XCVR_CTRL
    addr: 0x4005c280
    size_bits: 32
    description: TRANSCEIVER CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x101000
    fields:
    - !Field
      name: PROTOCOL
      bit_offset: 0
      bit_width: 4
      description: Radio Protocol Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
    - !Field
      name: TGT_PWR_SRC
      bit_offset: 4
      bit_width: 3
      description: Target Power Source
      read_allowed: true
      write_allowed: true
    - !Field
      name: REF_CLK_FREQ
      bit_offset: 8
      bit_width: 2
      description: Radio Reference Clock Frequency
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: SOC_RF_OSC_CLK_GATE_EN
      bit_offset: 11
      bit_width: 1
      description: SOC_RF_OSC_CLK_GATE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEMOD_SEL
      bit_offset: 12
      bit_width: 2
      description: Demodulator Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RADIO0_IRQ_SEL
      bit_offset: 16
      bit_width: 3
      description: RADIO0_IRQ_SEL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: RADIO1_IRQ_SEL
      bit_offset: 20
      bit_width: 3
      description: RADIO1_IRQ_SEL
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: XCVR_STATUS
    addr: 0x4005c284
    size_bits: 32
    description: TRANSCEIVER STATUS
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSM_COUNT
      bit_offset: 0
      bit_width: 8
      description: TSM_COUNT
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL_SEQ_STATE
      bit_offset: 8
      bit_width: 4
      description: PLL Sequence State
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        6: '6'
        8: '8'
        10: '10'
        12: '12'
        15: '15'
    - !Field
      name: RX_MODE
      bit_offset: 12
      bit_width: 1
      description: Receive Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_MODE
      bit_offset: 13
      bit_width: 1
      description: Transmit Mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: BTLE_SYSCLK_REQ
      bit_offset: 16
      bit_width: 1
      description: BTLE System Clock Request
      read_allowed: true
      write_allowed: false
    - !Field
      name: RIF_LL_ACTIVE
      bit_offset: 17
      bit_width: 1
      description: Link Layer Active Indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: XTAL_READY
      bit_offset: 18
      bit_width: 1
      description: RF Osciallator Xtal Ready
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOC_USING_RF_OSC_CLK
      bit_offset: 19
      bit_width: 1
      description: SOC Using RF Clock Indication
      read_allowed: true
      write_allowed: false
    - !Field
      name: TSM_IRQ0
      bit_offset: 24
      bit_width: 1
      description: 'TSM Interrupt #0'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ1
      bit_offset: 25
      bit_width: 1
      description: 'TSM Interrupt #1'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BLE_ARB_CTRL
    addr: 0x4005c288
    size_bits: 32
    description: BLE ARBITRATION CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BLE_RELINQUISH
      bit_offset: 0
      bit_width: 1
      description: BLE Relinquish Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: XCVR_BUSY
      bit_offset: 1
      bit_width: 1
      description: Transceiver Busy Status Bit
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: OVERWRITE_VER
    addr: 0x4005c290
    size_bits: 32
    description: OVERWRITE VERSION
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OVERWRITE_VER
      bit_offset: 0
      bit_width: 8
      description: Overwrite Version Number.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_CTRL
    addr: 0x4005c294
    size_bits: 32
    description: TRANSCEIVER DMA CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x300
    fields:
    - !Field
      name: DMA_PAGE
      bit_offset: 0
      bit_width: 4
      description: Transceiver DMA Page Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: SINGLE_REQ_MODE
      bit_offset: 4
      bit_width: 1
      description: DMA Single Request Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYPASS_DMA_SYNC
      bit_offset: 5
      bit_width: 1
      description: Bypass External DMA Synchronization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA_TRIGGERRED
      bit_offset: 6
      bit_width: 1
      description: DMA TRIGGERRED
      read_allowed: true
      write_allowed: false
    - !Field
      name: DMA_TIMED_OUT
      bit_offset: 7
      bit_width: 1
      description: DMA Transfer Timed Out
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA_TIMEOUT
      bit_offset: 8
      bit_width: 4
      description: DMA Timeout
      read_allowed: true
      write_allowed: true
  - !Register
    name: DMA_DATA
    addr: 0x4005c298
    size_bits: 32
    description: TRANSCEIVER DMA DATA
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DMA_DATA
      bit_offset: 0
      bit_width: 32
      description: DMA Data Register
      read_allowed: true
      write_allowed: false
  - !Register
    name: DTEST_CTRL
    addr: 0x4005c29c
    size_bits: 32
    description: DIGITAL TEST MUX CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DTEST_PAGE
      bit_offset: 0
      bit_width: 6
      description: DTEST Page Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: DTEST_EN
      bit_offset: 7
      bit_width: 1
      description: DTEST Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GPIO0_OVLAY_PIN
      bit_offset: 8
      bit_width: 4
      description: GPIO 0 Overlay Pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_OVLAY_PIN
      bit_offset: 12
      bit_width: 4
      description: GPIO 1 Overlay Pin
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_GPIO_OVLAY
      bit_offset: 16
      bit_width: 2
      description: TSM GPIO Overlay Pin Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: DTEST_SHFT
      bit_offset: 24
      bit_width: 3
      description: DTEST Shift Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAW_MODE_I
      bit_offset: 28
      bit_width: 1
      description: DTEST Raw Mode Enable for I Channel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAW_MODE_Q
      bit_offset: 29
      bit_width: 1
      description: DTEST Raw Mode Enable for Q Channel
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_CTRL
    addr: 0x4005c2a0
    size_bits: 32
    description: PACKET RAM CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DBG_PAGE
      bit_offset: 0
      bit_width: 4
      description: Packet RAM Debug Page Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        4: '0100'
        7: '0111'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
    - !Field
      name: PB_PROTECT
      bit_offset: 4
      bit_width: 1
      description: Packet Buffer Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XCVR_RAM_ALLOW
      bit_offset: 5
      bit_width: 1
      description: Allow Packet RAM Transceiver Access
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALL_PROTOCOLS_ALLOW
      bit_offset: 6
      bit_width: 1
      description: Allow IPS bus access to Packet RAM for any protocol at any time.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBG_TRIGGERRED
      bit_offset: 7
      bit_width: 1
      description: DBG_TRIGGERRED
      read_allowed: true
      write_allowed: false
    - !Field
      name: DBG_RAM_FULL
      bit_offset: 8
      bit_width: 2
      description: DBG_RAM_FULL[1:0]
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: x1
        2: 1x
    - !Field
      name: RAM0_CLK_ON_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for RAM0 Clock Gate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM0_CLK_ON_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for RAM0 Clock Gate Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAM1_CLK_ON_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for RAM1 Clock Gate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM1_CLK_ON_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for RAM1 Clock Gate Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAM0_CE_ON_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for RAM0 CE (Chip Enable)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM0_CE_ON_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for RAM0 CE (Chip Enable)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAM1_CE_ON_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for RAM1 CE (Chip Enable)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM1_CE_ON_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for RAM1 CE (Chip Enable)
      read_allowed: true
      write_allowed: true
  - !Register
    name: FAD_CTRL
    addr: 0x4005c2a4
    size_bits: 32
    description: FAD CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0xf080
    fields:
    - !Field
      name: FAD_EN
      bit_offset: 0
      bit_width: 1
      description: Fast Antenna Diversity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANTX
      bit_offset: 1
      bit_width: 1
      description: Antenna Selection State
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANTX_EN
      bit_offset: 4
      bit_width: 2
      description: FAD Antenna Controls Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ANTX_HZ
      bit_offset: 6
      bit_width: 1
      description: FAD PAD Tristate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANTX_CTRLMODE
      bit_offset: 7
      bit_width: 1
      description: Antenna Diversity Control Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: ANTX_POL
      bit_offset: 8
      bit_width: 4
      description: FAD Antenna Controls Polarity
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAD_NOT_GPIO
      bit_offset: 12
      bit_width: 4
      description: FAD versus GPIO Mode Selector
      read_allowed: true
      write_allowed: true
  - !Register
    name: LPPS_CTRL
    addr: 0x4005c2a8
    size_bits: 32
    description: LOW POWER PREAMBLE SEARCH CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x64260000
    fields:
    - !Field
      name: LPPS_ENABLE
      bit_offset: 0
      bit_width: 1
      description: LPPS_ENABLE
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_TZA_ALLOW
      bit_offset: 1
      bit_width: 1
      description: LPPS_TZA_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_BBA_ALLOW
      bit_offset: 2
      bit_width: 1
      description: LPPS_BBA_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_ADC_ALLOW
      bit_offset: 3
      bit_width: 1
      description: LPPS_ADC_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_DCOC_ALLOW
      bit_offset: 4
      bit_width: 1
      description: LPPS_DCOC_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_PDET_ALLOW
      bit_offset: 5
      bit_width: 1
      description: LPPS_PDET_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_SY_LO_ALLOW
      bit_offset: 6
      bit_width: 1
      description: LPPS_SY_LO_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_SY_LO_BUF_ALLOW
      bit_offset: 7
      bit_width: 1
      description: LPPS_SY_LO_BUF_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_RX_DIG_ALLOW
      bit_offset: 8
      bit_width: 1
      description: LPPS_RX_DIG_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_DCOC_DIG_ALLOW
      bit_offset: 9
      bit_width: 1
      description: LPPS_DCOC_DIG_ALLOW
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_START_RX
      bit_offset: 16
      bit_width: 8
      description: LPPS Fast TSM RX Warmup "Jump-from" Point
      read_allowed: true
      write_allowed: true
    - !Field
      name: LPPS_DEST_RX
      bit_offset: 24
      bit_width: 8
      description: LPPS Fast TSM RX Warmup "Jump-to" Point
      read_allowed: true
      write_allowed: true
  - !Register
    name: RF_NOT_ALLOWED_CTRL
    addr: 0x4005c2ac
    size_bits: 32
    description: WIFI COEXISTENCE CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RF_NOT_ALLOWED_NO_TX
      bit_offset: 0
      bit_width: 1
      description: RF_NOT_ALLOWED_NO_TX
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RF_NOT_ALLOWED_NO_RX
      bit_offset: 1
      bit_width: 1
      description: RF_NOT_ALLOWED_NO_RX
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RF_NOT_ALLOWED_ASSERTED
      bit_offset: 2
      bit_width: 1
      description: RF_NOT_ALLOWED_ASSERTED
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RF_NOT_ALLOWED_TX_ABORT
      bit_offset: 3
      bit_width: 1
      description: RF_NOT_ALLOWED_TX_ABORT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RF_NOT_ALLOWED_RX_ABORT
      bit_offset: 4
      bit_width: 1
      description: RF_NOT_ALLOWED_RX_ABORT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RF_NOT_ALLOWED
      bit_offset: 5
      bit_width: 1
      description: RF_NOT_ALLOWED
      read_allowed: true
      write_allowed: false
  - !Register
    name: CRCW_CFG
    addr: 0x4005c2b0
    size_bits: 32
    description: CRC/WHITENER CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: CRCW_EN
      bit_offset: 0
      bit_width: 1
      description: CRC calculation enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_ZERO
      bit_offset: 1
      bit_width: 1
      description: CRC zero
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC_EARLY_FAIL
      bit_offset: 2
      bit_width: 1
      description: CRC error correction fail
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC_RES_OUT_VLD
      bit_offset: 3
      bit_width: 1
      description: CRC result output valid
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC_EC_OFFSET
      bit_offset: 16
      bit_width: 11
      description: CRC error correction offset
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC_EC_DONE
      bit_offset: 28
      bit_width: 1
      description: CRC error correction done
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC_EC_FAIL
      bit_offset: 29
      bit_width: 1
      description: CRC error correction fail
      read_allowed: true
      write_allowed: false
  - !Register
    name: CRC_EC_MASK
    addr: 0x4005c2b4
    size_bits: 32
    description: CRC ERROR CORRECTION MASK
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CRC_EC_MASK
      bit_offset: 0
      bit_width: 32
      description: CRC error correction mask
      read_allowed: true
      write_allowed: false
  - !Register
    name: CRC_RES_OUT
    addr: 0x4005c2b8
    size_bits: 32
    description: CRC RESULT
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CRC_RES_OUT
      bit_offset: 0
      bit_width: 32
      description: CRC result output
      read_allowed: true
      write_allowed: false
- !Module
  name: XCVR_TSM_REGS
  description: XCVR_TSM
  base_addr: 0x4005c2c0
  size: 0x11c
  registers:
  - !Register
    name: CTRL
    addr: 0x4005c2c0
    size_bits: 32
    description: TRANSCEIVER SEQUENCE MANAGER CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0xff004000
    fields:
    - !Field
      name: FORCE_TX_EN
      bit_offset: 2
      bit_width: 1
      description: Force Transmit Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE_RX_EN
      bit_offset: 3
      bit_width: 1
      description: Force Receive Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PA_RAMP_SEL
      bit_offset: 4
      bit_width: 2
      description: PA Ramp Selection
      read_allowed: true
      write_allowed: true
    - !Field
      name: DATA_PADDING_EN
      bit_offset: 6
      bit_width: 2
      description: Data Padding Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: TSM_IRQ0_EN
      bit_offset: 8
      bit_width: 1
      description: TSM_IRQ0 Enable/Disable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ1_EN
      bit_offset: 9
      bit_width: 1
      description: TSM_IRQ1 Enable/Disable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAMP_DN_DELAY
      bit_offset: 12
      bit_width: 4
      description: PA Ramp Down Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_ABORT_DIS
      bit_offset: 16
      bit_width: 1
      description: Transmit Abort Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ABORT_DIS
      bit_offset: 17
      bit_width: 1
      description: Receive Abort Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ABORT_ON_CTUNE
      bit_offset: 18
      bit_width: 1
      description: Abort On Coarse Tune Lock Detect Failure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ABORT_ON_CYCLE_SLIP
      bit_offset: 19
      bit_width: 1
      description: Abort On Cycle Slip Lock Detect Failure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ABORT_ON_FREQ_TARG
      bit_offset: 20
      bit_width: 1
      description: Abort On Frequency Target Lock Detect Failure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BKPT
      bit_offset: 24
      bit_width: 8
      description: TSM Breakpoint
      read_allowed: true
      write_allowed: true
  - !Register
    name: END_OF_SEQ
    addr: 0x4005c2c4
    size_bits: 32
    description: TSM END OF SEQUENCE
    read_allowed: true
    write_allowed: true
    reset_value: 0x67666a63
    fields:
    - !Field
      name: END_OF_TX_WU
      bit_offset: 0
      bit_width: 8
      description: End of TX Warmup
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_OF_TX_WD
      bit_offset: 8
      bit_width: 8
      description: End of TX Warmdown
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_OF_RX_WU
      bit_offset: 16
      bit_width: 8
      description: End of RX Warmup
      read_allowed: true
      write_allowed: true
    - !Field
      name: END_OF_RX_WD
      bit_offset: 24
      bit_width: 8
      description: End of RX Warmdown
      read_allowed: true
      write_allowed: true
  - !Register
    name: OVRD0
    addr: 0x4005c2c8
    size_bits: 32
    description: TSM OVERRIDE REGISTER 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BB_LDO_HF_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for BB_LDO_HF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_HF_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for BB_LDO_HF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_ADCDAC_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for BB_LDO_ADCDAC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_ADCDAC_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for BB_LDO_ADCDAC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_BBA_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for BB_LDO_BBA_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_BBA_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for BB_LDO_BBA_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_PD_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for BB_LDO_PD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_PD_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for BB_LDO_PD_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for BB_LDO_FDBK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_FDBK_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for BB_LDO_FDBK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for BB_LDO_VCOLO_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VCOLO_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for BB_LDO_VCOLO_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VTREF_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for BB_LDO_VTREF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VTREF_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for BB_LDO_VTREF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_BLEED_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for BB_LDO_FDBK_BLEED_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_FDBK_BLEED_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for BB_LDO_FDBK_BLEED_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_BLEED_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for BB_LDO_VCOLO_BLEED_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VCOLO_BLEED_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for BB_LDO_VCOLO_BLEED_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_FASTCHARGE_EN_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for BB_LDO_VCOLO_FASTCHARGE_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VCOLO_FASTCHARGE_EN_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for BB_LDO_VCOLO_FASTCHARGE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_PLL_REF_CLK_EN_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for BB_XTAL_PLL_REF_CLK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_XTAL_PLL_REF_CLK_EN_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for BB_XTAL_PLL_REF_CLK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_DAC_REF_CLK_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for BB_XTAL_DAC_REF_CLK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_XTAL_DAC_REF_CLK_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for BB_XTAL_DAC_REF_CLK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_AUXPLL_REF_CLK_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for BB_XTAL_AUXPLL_REF_CLK_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_XTAL_AUXPLL_REF_CLK_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for BB_XTAL_AUXPLL_REF_CLK_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_AUTOTUNE_EN_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for SY_VCO_AUTOTUNE_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_VCO_AUTOTUNE_EN_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for SY_VCO_AUTOTUNE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_CYCLE_SLIP_LD_EN_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for SY_PD_CYCLE_SLIP_LD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_PD_CYCLE_SLIP_LD_EN_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for SY_PD_CYCLE_SLIP_LD_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_EN_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for SY_VCO_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_VCO_EN_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for SY_VCO_EN
      read_allowed: true
      write_allowed: true
  - !Register
    name: OVRD1
    addr: 0x4005c2cc
    size_bits: 32
    description: TSM OVERRIDE REGISTER 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SY_LO_RX_BUF_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for SY_LO_RX_BUF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_LO_RX_BUF_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for SY_LO_RX_BUF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_TX_BUF_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for SY_LO_TX_BUF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_LO_TX_BUF_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for SY_LO_TX_BUF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for SY_DIVN_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_DIVN_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for SY_DIVN_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_FILTER_CHARGE_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for SY_PD_FILTER_CHARGE_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_PD_FILTER_CHARGE_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for SY_PD_FILTER_CHARGE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for SY_PD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_PD_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for SY_PD_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_DIVN_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for SY_LO_DIVN_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_LO_DIVN_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for SY_LO_DIVN_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_RX_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for SY_LO_RX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_LO_RX_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for SY_LO_RX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_TX_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for SY_LO_TX_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_LO_TX_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for SY_LO_TX_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_CAL_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for SY_DIVN_CAL_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_DIVN_CAL_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for SY_DIVN_CAL_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MIXER_EN_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for RX_MIXER_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_MIXER_EN_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for RX_MIXER_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PA_EN_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for TX_PA_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_PA_EN_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for TX_PA_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_I_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for RX_ADC_I_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_ADC_I_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for RX_ADC_I_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_Q_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for RX_ADC_Q_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_ADC_Q_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for RX_ADC_Q_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_RESET_EN_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for RX_ADC_RESET_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_ADC_RESET_EN_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for RX_ADC_RESET_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_I_EN_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for RX_BBA_I_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_I_EN_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for RX_BBA_I_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_Q_EN_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for RX_BBA_Q_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_Q_EN_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for RX_BBA_Q_EN
      read_allowed: true
      write_allowed: true
  - !Register
    name: OVRD2
    addr: 0x4005c2d0
    size_bits: 32
    description: TSM OVERRIDE REGISTER 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_BBA_PDET_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for RX_BBA_PDET_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_PDET_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for RX_BBA_PDET_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_DCOC_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for RX_BBA_DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_DCOC_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for RX_BBA_DCOC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LNA_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for RX_LNA_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_LNA_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for RX_LNA_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_I_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for RX_TZA_I_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA_I_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for RX_TZA_I_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_Q_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for RX_TZA_Q_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA_Q_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for RX_TZA_Q_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_PDET_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for RX_TZA_PDET_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA_PDET_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for RX_TZA_PDET_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_DCOC_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for RX_TZA_DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA_DCOC_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override control for RX_TZA_DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_DIG_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for PLL_DIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_DIG_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for PLL_DIG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DIG_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for TX_DIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_DIG_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for TX_DIG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DIG_EN_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for RX_DIG_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_DIG_EN_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for RX_DIG_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_INIT_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for RX_INIT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_INIT_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for RX_INIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for SIGMA_DELTA_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIGMA_DELTA_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for SIGMA_DELTA_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PHY_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for RX_PHY_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_PHY_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for RX_PHY_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_EN_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for DCOC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_EN_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for DCOC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_INIT_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for DCOC_INIT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCOC_INIT_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for DCOC_INIT
      read_allowed: true
      write_allowed: true
    - !Field
      name: FREQ_TARG_LD_EN_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for FREQ_TARG_LD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FREQ_TARG_LD_EN_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for FREQ_TARG_LD_EN
      read_allowed: true
      write_allowed: true
  - !Register
    name: OVRD3
    addr: 0x4005c2d4
    size_bits: 32
    description: TSM OVERRIDE REGISTER 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSM_SPARE0_EN_OVRD_EN
      bit_offset: 0
      bit_width: 1
      description: Override control for TSM_SPARE0_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE0_EN_OVRD
      bit_offset: 1
      bit_width: 1
      description: Override value for TSM_SPARE0_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_OVRD_EN
      bit_offset: 2
      bit_width: 1
      description: Override control for TSM_SPARE1_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE1_EN_OVRD
      bit_offset: 3
      bit_width: 1
      description: Override value for TSM_SPARE1_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Override control for TSM_SPARE2_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE2_EN_OVRD
      bit_offset: 5
      bit_width: 1
      description: Override value for TSM_SPARE2_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_OVRD_EN
      bit_offset: 6
      bit_width: 1
      description: Override control for TSM_SPARE3_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_SPARE3_EN_OVRD
      bit_offset: 7
      bit_width: 1
      description: Override value for TSM_SPARE3_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_BIAS_EN_OVRD_EN
      bit_offset: 8
      bit_width: 1
      description: Override control for RXTX_AUXPLL_BIAS_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_BIAS_EN_OVRD
      bit_offset: 9
      bit_width: 1
      description: Override value for RXTX_AUXPLL_BIAS_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_VCO_EN_OVRD_EN
      bit_offset: 10
      bit_width: 1
      description: Override control for RXTX_AUXPLL_VCO_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_VCO_EN_OVRD
      bit_offset: 11
      bit_width: 1
      description: Override value for RXTX_AUXPLL_VCO_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_FCAL_EN_OVRD_EN
      bit_offset: 12
      bit_width: 1
      description: Override control for RXTX_AUXPLL_FCAL_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_FCAL_EN_OVRD
      bit_offset: 13
      bit_width: 1
      description: Override value for RXTX_AUXPLL_FCAL_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_LF_EN_OVRD_EN
      bit_offset: 14
      bit_width: 1
      description: Override control for RXTX_AUXPLL_LF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_LF_EN_OVRD
      bit_offset: 15
      bit_width: 1
      description: Override value for RXTX_AUXPLL_LF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_PD_EN_OVRD_EN
      bit_offset: 16
      bit_width: 1
      description: Override control for RXTX_AUXPLL_PD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_PD_EN_OVRD
      bit_offset: 17
      bit_width: 1
      description: Override value for RXTX_AUXPLL_PD_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD_EN
      bit_offset: 18
      bit_width: 1
      description: Override control for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_OVRD
      bit_offset: 19
      bit_width: 1
      description: Override value for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_ADC_BUF_EN_OVRD_EN
      bit_offset: 20
      bit_width: 1
      description: Override control for RXTX_AUXPLL_ADC_BUF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_ADC_BUF_EN_OVRD
      bit_offset: 21
      bit_width: 1
      description: Override value for RXTX_AUXPLL_ADC_BUF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_DIG_BUF_EN_OVRD_EN
      bit_offset: 22
      bit_width: 1
      description: Override control for RXTX_AUXPLL_DIG_BUF_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_AUXPLL_DIG_BUF_EN_OVRD
      bit_offset: 23
      bit_width: 1
      description: Override value for RXTX_AUXPLL_DIG_BUF_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_RCCAL_EN_OVRD_EN
      bit_offset: 24
      bit_width: 1
      description: Override control for RXTX_RCCAL_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXTX_RCCAL_EN_OVRD
      bit_offset: 25
      bit_width: 1
      description: Override value for RXTX_RCCAL_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HPM_DAC_EN_OVRD_EN
      bit_offset: 26
      bit_width: 1
      description: Override control for TX_HPM_DAC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_HPM_DAC_EN_OVRD
      bit_offset: 27
      bit_width: 1
      description: Override value for TX_HPM_DAC_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_MODE_OVRD_EN
      bit_offset: 28
      bit_width: 1
      description: Override control for TX_MODE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_MODE_OVRD
      bit_offset: 29
      bit_width: 1
      description: Override value for TX_MODE
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MODE_OVRD_EN
      bit_offset: 30
      bit_width: 1
      description: Override control for RX_MODE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_MODE_OVRD
      bit_offset: 31
      bit_width: 1
      description: Override value for RX_MODE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_POWER
    addr: 0x4005c2d8
    size_bits: 32
    description: PA POWER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA_POWER
      bit_offset: 0
      bit_width: 6
      description: PA POWER
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_RAMP_TBL0
    addr: 0x4005c2dc
    size_bits: 32
    description: PA RAMP TABLE 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x10080402
    fields:
    - !Field
      name: PA_RAMP0
      bit_offset: 0
      bit_width: 6
      description: PA_RAMP0
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_RAMP1
      bit_offset: 8
      bit_width: 6
      description: PA_RAMP1
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_RAMP2
      bit_offset: 16
      bit_width: 6
      description: PA_RAMP2
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_RAMP3
      bit_offset: 24
      bit_width: 6
      description: PA_RAMP3
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_RAMP_TBL1
    addr: 0x4005c2e0
    size_bits: 32
    description: PA RAMP TABLE 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x3a342a1c
    fields:
    - !Field
      name: PA_RAMP4
      bit_offset: 0
      bit_width: 6
      description: PA_RAMP4
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_RAMP5
      bit_offset: 8
      bit_width: 6
      description: PA_RAMP5
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_RAMP6
      bit_offset: 16
      bit_width: 6
      description: PA_RAMP6
      read_allowed: true
      write_allowed: true
    - !Field
      name: PA_RAMP7
      bit_offset: 24
      bit_width: 6
      description: PA_RAMP7
      read_allowed: true
      write_allowed: true
  - !Register
    name: RECYCLE_COUNT
    addr: 0x4005c2e4
    size_bits: 32
    description: TSM RECYCLE COUNT
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a0464
    fields:
    - !Field
      name: RECYCLE_COUNT0
      bit_offset: 0
      bit_width: 8
      description: TSM RX Recycle Count 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECYCLE_COUNT1
      bit_offset: 8
      bit_width: 8
      description: TSM RX Recycle Count 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: RECYCLE_COUNT2
      bit_offset: 16
      bit_width: 8
      description: TSM RX Recycle Count 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: FAST_CTRL1
    addr: 0x4005c2e8
    size_bits: 32
    description: TSM FAST WARMUP CONTROL REGISTER 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xff00
    fields:
    - !Field
      name: FAST_TX_WU_EN
      bit_offset: 0
      bit_width: 1
      description: Fast TSM TX Warmup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAST_RX_WU_EN
      bit_offset: 1
      bit_width: 1
      description: Fast TSM RX Warmup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAST_RX2TX_EN
      bit_offset: 2
      bit_width: 1
      description: Fast TSM RX-to-TX Transition Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_WU_CLEAR
      bit_offset: 3
      bit_width: 1
      description: Fast TSM Warmup Clear State
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_RX2TX_START
      bit_offset: 8
      bit_width: 8
      description: TSM "Jump-to" point for a Fast TSM RX-to-TX Transition.
      read_allowed: true
      write_allowed: true
  - !Register
    name: FAST_CTRL2
    addr: 0x4005c2ec
    size_bits: 32
    description: TSM FAST WARMUP CONTROL REGISTER 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: FAST_START_TX
      bit_offset: 0
      bit_width: 8
      description: Fast TSM TX "Jump-from" Point
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_DEST_TX
      bit_offset: 8
      bit_width: 8
      description: Fast TSM TX "Jump-to" Point
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_START_RX
      bit_offset: 16
      bit_width: 8
      description: Fast TSM RX "Jump-from" Point
      read_allowed: true
      write_allowed: true
    - !Field
      name: FAST_DEST_RX
      bit_offset: 24
      bit_width: 8
      description: Fast TSM RX "Jump-to" Point
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING00
    addr: 0x4005c2f0
    size_bits: 32
    description: TSM_TIMING00
    read_allowed: true
    write_allowed: true
    reset_value: 0x67006a00
    fields:
    - !Field
      name: BB_LDO_HF_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_HF_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_HF_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_HF_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_HF_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_HF_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_HF_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_HF_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING01
    addr: 0x4005c2f4
    size_bits: 32
    description: TSM_TIMING01
    read_allowed: true
    write_allowed: true
    reset_value: 0x67006a00
    fields:
    - !Field
      name: BB_LDO_ADCDAC_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_ADCDAC_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_ADCDAC_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_ADCDAC_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_ADCDAC_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_ADCDAC_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_ADCDAC_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_ADCDAC_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING02
    addr: 0x4005c2f8
    size_bits: 32
    description: TSM_TIMING02
    read_allowed: true
    write_allowed: true
    reset_value: 0x6700ffff
    fields:
    - !Field
      name: BB_LDO_BBA_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_BBA_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_BBA_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_BBA_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING03
    addr: 0x4005c2fc
    size_bits: 32
    description: TSM_TIMING03
    read_allowed: true
    write_allowed: true
    reset_value: 0x67006a00
    fields:
    - !Field
      name: BB_LDO_PD_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_PD_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_PD_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_PD_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_PD_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_PD_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_PD_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_PD_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING04
    addr: 0x4005c300
    size_bits: 32
    description: TSM_TIMING04
    read_allowed: true
    write_allowed: true
    reset_value: 0x67006a00
    fields:
    - !Field
      name: BB_LDO_FDBK_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_FDBK_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_FDBK_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_FDBK_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_FDBK_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING05
    addr: 0x4005c304
    size_bits: 32
    description: TSM_TIMING05
    read_allowed: true
    write_allowed: true
    reset_value: 0x67006a00
    fields:
    - !Field
      name: BB_LDO_VCOLO_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_VCOLO_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VCOLO_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_VCOLO_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VCOLO_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING06
    addr: 0x4005c308
    size_bits: 32
    description: TSM_TIMING06
    read_allowed: true
    write_allowed: true
    reset_value: 0x67006a00
    fields:
    - !Field
      name: BB_LDO_VTREF_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_VTREF_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VTREF_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VTREF_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VTREF_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_VTREF_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VTREF_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VTREF_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING07
    addr: 0x4005c30c
    size_bits: 32
    description: TSM_TIMING07
    read_allowed: true
    write_allowed: true
    reset_value: 0x5000500
    fields:
    - !Field
      name: BB_LDO_FDBK_BLEED_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_FDBK_BLEED_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_BLEED_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_FDBK_BLEED_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_BLEED_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_FDBK_BLEED_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_BLEED_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_FDBK_BLEED_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING08
    addr: 0x4005c310
    size_bits: 32
    description: TSM_TIMING08
    read_allowed: true
    write_allowed: true
    reset_value: 0x3000300
    fields:
    - !Field
      name: BB_LDO_VCOLO_BLEED_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_VCOLO_BLEED_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_BLEED_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VCOLO_BLEED_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_BLEED_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_VCOLO_BLEED_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_BLEED_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VCOLO_BLEED_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING09
    addr: 0x4005c314
    size_bits: 32
    description: TSM_TIMING09
    read_allowed: true
    write_allowed: true
    reset_value: 0x3000300
    fields:
    - !Field
      name: BB_LDO_VCOLO_FASTCHARGE_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_FASTCHARGE_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_FASTCHARGE_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_FASTCHARGE_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_LDO_VCOLO_FASTCHARGE_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING10
    addr: 0x4005c318
    size_bits: 32
    description: TSM_TIMING10
    read_allowed: true
    write_allowed: true
    reset_value: 0x67036a03
    fields:
    - !Field
      name: BB_XTAL_PLL_REF_CLK_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_XTAL_PLL_REF_CLK_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_PLL_REF_CLK_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_XTAL_PLL_REF_CLK_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_PLL_REF_CLK_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for BB_XTAL_PLL_REF_CLK_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_PLL_REF_CLK_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for BB_XTAL_PLL_REF_CLK_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING11
    addr: 0x4005c31c
    size_bits: 32
    description: TSM_TIMING11
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a03
    fields:
    - !Field
      name: BB_XTAL_DAC_REF_CLK_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for BB_XTAL_DAC_REF_CLK_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_XTAL_DAC_REF_CLK_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for BB_XTAL_DAC_REF_CLK_EN (TX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING12
    addr: 0x4005c320
    size_bits: 32
    description: TSM_TIMING12
    read_allowed: true
    write_allowed: true
    reset_value: 0x6703ffff
    fields:
    - !Field
      name: RXTX_AUXPLL_VCO_REF_CLK_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_VCO_REF_CLK_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_VCO_REF_CLK_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_VCO_REF_CLK_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING13
    addr: 0x4005c324
    size_bits: 32
    description: TSM_TIMING13
    read_allowed: true
    write_allowed: true
    reset_value: 0x16004a00
    fields:
    - !Field
      name: SY_VCO_AUTOTUNE_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_VCO_AUTOTUNE_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_AUTOTUNE_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_VCO_AUTOTUNE_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_AUTOTUNE_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_VCO_AUTOTUNE_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_AUTOTUNE_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_VCO_AUTOTUNE_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING14
    addr: 0x4005c328
    size_bits: 32
    description: TSM_TIMING14
    read_allowed: true
    write_allowed: true
    reset_value: 0x672f645f
    fields:
    - !Field
      name: SY_PD_CYCLE_SLIP_LD_FT_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_CYCLE_SLIP_LD_FT_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_CYCLE_SLIP_LD_FT_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_CYCLE_SLIP_LD_FT_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_PD_CYCLE_SLIP_LD_FT_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING15
    addr: 0x4005c32c
    size_bits: 32
    description: TSM_TIMING15
    read_allowed: true
    write_allowed: true
    reset_value: 0x67036a03
    fields:
    - !Field
      name: SY_VCO_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_VCO_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_VCO_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_VCO_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_VCO_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_VCO_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING16
    addr: 0x4005c330
    size_bits: 32
    description: TSM_TIMING16
    read_allowed: true
    write_allowed: true
    reset_value: 0x671affff
    fields:
    - !Field
      name: SY_LO_RX_BUF_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_LO_RX_BUF_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_RX_BUF_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_LO_RX_BUF_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING17
    addr: 0x4005c334
    size_bits: 32
    description: TSM_TIMING17
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a5a
    fields:
    - !Field
      name: SY_LO_TX_BUF_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_LO_TX_BUF_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_TX_BUF_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_LO_TX_BUF_EN (TX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING18
    addr: 0x4005c338
    size_bits: 32
    description: TSM_TIMING18
    read_allowed: true
    write_allowed: true
    reset_value: 0x67056a05
    fields:
    - !Field
      name: SY_DIVN_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_DIVN_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_DIVN_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_DIVN_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_DIVN_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING19
    addr: 0x4005c33c
    size_bits: 32
    description: TSM_TIMING19
    read_allowed: true
    write_allowed: true
    reset_value: 0x16054a05
    fields:
    - !Field
      name: SY_PD_FILTER_CHARGE_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_PD_FILTER_CHARGE_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_FILTER_CHARGE_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_PD_FILTER_CHARGE_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_FILTER_CHARGE_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_PD_FILTER_CHARGE_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_FILTER_CHARGE_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_PD_FILTER_CHARGE_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING20
    addr: 0x4005c340
    size_bits: 32
    description: TSM_TIMING20
    read_allowed: true
    write_allowed: true
    reset_value: 0x67056a05
    fields:
    - !Field
      name: SY_PD_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_PD_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_PD_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_PD_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_PD_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING21
    addr: 0x4005c344
    size_bits: 32
    description: TSM_TIMING21
    read_allowed: true
    write_allowed: true
    reset_value: 0x67046a04
    fields:
    - !Field
      name: SY_LO_DIVN_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_LO_DIVN_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_DIVN_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_LO_DIVN_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_DIVN_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_LO_DIVN_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_DIVN_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_LO_DIVN_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING22
    addr: 0x4005c348
    size_bits: 32
    description: TSM_TIMING22
    read_allowed: true
    write_allowed: true
    reset_value: 0x6704ffff
    fields:
    - !Field
      name: SY_LO_RX_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_LO_RX_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_RX_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_LO_RX_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING23
    addr: 0x4005c34c
    size_bits: 32
    description: TSM_TIMING23
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a04
    fields:
    - !Field
      name: SY_LO_TX_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_LO_TX_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_TX_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_LO_TX_EN (TX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING24
    addr: 0x4005c350
    size_bits: 32
    description: TSM_TIMING24
    read_allowed: true
    write_allowed: true
    reset_value: 0x16004a00
    fields:
    - !Field
      name: SY_DIVN_CAL_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SY_DIVN_CAL_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_CAL_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SY_DIVN_CAL_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_CAL_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SY_DIVN_CAL_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_DIVN_CAL_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SY_DIVN_CAL_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING25
    addr: 0x4005c354
    size_bits: 32
    description: TSM_TIMING25
    read_allowed: true
    write_allowed: true
    reset_value: 0x671bffff
    fields:
    - !Field
      name: RX_LNA_MIXER_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_LNA_MIXER_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LNA_MIXER_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_LNA_MIXER_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING26
    addr: 0x4005c358
    size_bits: 32
    description: TSM_TIMING26
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a5a
    fields:
    - !Field
      name: TX_PA_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TX_PA_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PA_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TX_PA_EN (TX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING27
    addr: 0x4005c35c
    size_bits: 32
    description: TSM_TIMING27
    read_allowed: true
    write_allowed: true
    reset_value: 0x671effff
    fields:
    - !Field
      name: RX_ADC_I_Q_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_ADC_I_Q_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_I_Q_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_ADC_I_Q_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING28
    addr: 0x4005c360
    size_bits: 32
    description: TSM_TIMING28
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f1effff
    fields:
    - !Field
      name: RX_ADC_RESET_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_ADC_RESET_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_RESET_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_ADC_RESET_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING29
    addr: 0x4005c364
    size_bits: 32
    description: TSM_TIMING29
    read_allowed: true
    write_allowed: true
    reset_value: 0x671cffff
    fields:
    - !Field
      name: RX_BBA_I_Q_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_BBA_I_Q_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_I_Q_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_BBA_I_Q_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING30
    addr: 0x4005c368
    size_bits: 32
    description: TSM_TIMING30
    read_allowed: true
    write_allowed: true
    reset_value: 0x671effff
    fields:
    - !Field
      name: RX_BBA_PDET_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_BBA_PDET_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_PDET_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_BBA_PDET_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING31
    addr: 0x4005c36c
    size_bits: 32
    description: TSM_TIMING31
    read_allowed: true
    write_allowed: true
    reset_value: 0x671dffff
    fields:
    - !Field
      name: RX_BBA_TZA_DCOC_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_BBA_TZA_DCOC_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_TZA_DCOC_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_BBA_TZA_DCOC_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING32
    addr: 0x4005c370
    size_bits: 32
    description: TSM_TIMING32
    read_allowed: true
    write_allowed: true
    reset_value: 0x671bffff
    fields:
    - !Field
      name: RX_TZA_I_Q_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_TZA_I_Q_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_I_Q_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_TZA_I_Q_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING33
    addr: 0x4005c374
    size_bits: 32
    description: TSM_TIMING33
    read_allowed: true
    write_allowed: true
    reset_value: 0x671effff
    fields:
    - !Field
      name: RX_TZA_PDET_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_TZA_PDET_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_PDET_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_TZA_PDET_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING34
    addr: 0x4005c378
    size_bits: 32
    description: TSM_TIMING34
    read_allowed: true
    write_allowed: true
    reset_value: 0x67056a05
    fields:
    - !Field
      name: PLL_DIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for PLL_DIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for PLL_DIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for PLL_DIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: PLL_DIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for PLL_DIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING35
    addr: 0x4005c37c
    size_bits: 32
    description: TSM_TIMING35
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a5d
    fields:
    - !Field
      name: TX_DIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TX_DIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TX_DIG_EN (TX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING36
    addr: 0x4005c380
    size_bits: 32
    description: TSM_TIMING36
    read_allowed: true
    write_allowed: true
    reset_value: 0x6764ffff
    fields:
    - !Field
      name: RX_DIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_DIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_DIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING37
    addr: 0x4005c384
    size_bits: 32
    description: TSM_TIMING37
    read_allowed: true
    write_allowed: true
    reset_value: 0x6564ffff
    fields:
    - !Field
      name: RX_INIT_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_INIT (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_INIT_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_INIT (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING38
    addr: 0x4005c388
    size_bits: 32
    description: TSM_TIMING38
    read_allowed: true
    write_allowed: true
    reset_value: 0x670c6a40
    fields:
    - !Field
      name: SIGMA_DELTA_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SIGMA_DELTA_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SIGMA_DELTA_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SIGMA_DELTA_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SIGMA_DELTA_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SIGMA_DELTA_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING39
    addr: 0x4005c38c
    size_bits: 32
    description: TSM_TIMING39
    read_allowed: true
    write_allowed: true
    reset_value: 0x6764ffff
    fields:
    - !Field
      name: RX_PHY_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RX_PHY_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PHY_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RX_PHY_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING40
    addr: 0x4005c390
    size_bits: 32
    description: TSM_TIMING40
    read_allowed: true
    write_allowed: true
    reset_value: 0x6724ffff
    fields:
    - !Field
      name: DCOC_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for DCOC_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for DCOC_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING41
    addr: 0x4005c394
    size_bits: 32
    description: TSM_TIMING41
    read_allowed: true
    write_allowed: true
    reset_value: 0x2524ffff
    fields:
    - !Field
      name: DCOC_INIT_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for DCOC_INIT (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: DCOC_INIT_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for DCOC_INIT (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING42
    addr: 0x4005c398
    size_bits: 32
    description: TSM_TIMING42
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: SAR_ADC_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for SAR_ADC_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for SAR_ADC_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for SAR_ADC_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAR_ADC_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for SAR_ADC_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING43
    addr: 0x4005c39c
    size_bits: 32
    description: TSM_TIMING43
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE0_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE0_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE0_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE0_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE0_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE0_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE0_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE0_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING44
    addr: 0x4005c3a0
    size_bits: 32
    description: TSM_TIMING44
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE1_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE1_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE1_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE1_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE1_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE1_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING45
    addr: 0x4005c3a4
    size_bits: 32
    description: TSM_TIMING45
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE2_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE2_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE2_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE2_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE2_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE2_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING46
    addr: 0x4005c3a8
    size_bits: 32
    description: TSM_TIMING46
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: TSM_SPARE3_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TSM_SPARE3_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE3_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for TSM_SPARE3_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSM_SPARE3_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for TSM_SPARE3_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING47
    addr: 0x4005c3ac
    size_bits: 32
    description: TSM_TIMING47
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO0_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO0_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO0_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for GPIO0_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO0_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO0_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO0_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for GPIO0_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING48
    addr: 0x4005c3b0
    size_bits: 32
    description: TSM_TIMING48
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO1_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO1_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for GPIO1_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO1_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO1_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for GPIO1_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING49
    addr: 0x4005c3b4
    size_bits: 32
    description: TSM_TIMING49
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO2_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO2_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for GPIO2_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO2_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO2_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for GPIO2_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING50
    addr: 0x4005c3b8
    size_bits: 32
    description: TSM_TIMING50
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: GPIO3_TRIG_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for GPIO3_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_TRIG_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for GPIO3_TRIG_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_TRIG_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for GPIO3_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: GPIO3_TRIG_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for GPIO3_TRIG_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING51
    addr: 0x4005c3bc
    size_bits: 32
    description: TSM_TIMING51
    read_allowed: true
    write_allowed: true
    reset_value: 0x6703ffff
    fields:
    - !Field
      name: RXTX_AUXPLL_BIAS_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_BIAS_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_BIAS_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_BIAS_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING52
    addr: 0x4005c3c0
    size_bits: 32
    description: TSM_TIMING52
    read_allowed: true
    write_allowed: true
    reset_value: 0x1504ffff
    fields:
    - !Field
      name: RXTX_AUXPLL_FCAL_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_FCAL_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_FCAL_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_FCAL_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING53
    addr: 0x4005c3c4
    size_bits: 32
    description: TSM_TIMING53
    read_allowed: true
    write_allowed: true
    reset_value: 0x6704ffff
    fields:
    - !Field
      name: RXTX_AUXPLL_LF_PD_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_LF_PD_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_LF_PD_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_LF_PD_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING54
    addr: 0x4005c3c8
    size_bits: 32
    description: TSM_TIMING54
    read_allowed: true
    write_allowed: true
    reset_value: 0x1504ffff
    fields:
    - !Field
      name: RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_PD_LF_FILTER_CHARGE_EN
        (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING55
    addr: 0x4005c3cc
    size_bits: 32
    description: TSM_TIMING55
    read_allowed: true
    write_allowed: true
    reset_value: 0x671effff
    fields:
    - !Field
      name: RXTX_AUXPLL_ADC_BUF_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_ADC_BUF_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_ADC_BUF_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_ADC_BUF_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING56
    addr: 0x4005c3d0
    size_bits: 32
    description: TSM_TIMING56
    read_allowed: true
    write_allowed: true
    reset_value: 0x671effff
    fields:
    - !Field
      name: RXTX_AUXPLL_DIG_BUF_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_AUXPLL_DIG_BUF_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_AUXPLL_DIG_BUF_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_AUXPLL_DIG_BUF_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING57
    addr: 0x4005c3d4
    size_bits: 32
    description: TSM_TIMING57
    read_allowed: true
    write_allowed: true
    reset_value: 0x1a03ffff
    fields:
    - !Field
      name: RXTX_RCCAL_EN_RX_HI
      bit_offset: 16
      bit_width: 8
      description: Assertion time setting for RXTX_RCCAL_EN (RX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_RCCAL_EN_RX_LO
      bit_offset: 24
      bit_width: 8
      description: De-assertion time setting for RXTX_RCCAL_EN (RX)
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMING58
    addr: 0x4005c3d8
    size_bits: 32
    description: TSM_TIMING58
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff6a03
    fields:
    - !Field
      name: TX_HPM_DAC_EN_TX_HI
      bit_offset: 0
      bit_width: 8
      description: Assertion time setting for TX_HPM_DAC_EN (TX)
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_HPM_DAC_EN_TX_LO
      bit_offset: 8
      bit_width: 8
      description: De-assertion time setting for TX_HPM_DAC_EN (TX)
      read_allowed: true
      write_allowed: true
- !Module
  name: XCVR_PHY_REGS
  description: XCVR_PHY
  base_addr: 0x4005c400
  size: 0x34
  registers:
  - !Register
    name: PHY_PRE_REF0
    addr: 0x4005c400
    size_bits: 32
    description: PREAMBLE REFERENCE WAVEFORM 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xfdddeb39
    fields:
    - !Field
      name: FSK_PREAMBLE_REF0
      bit_offset: 0
      bit_width: 32
      description: Base preamble reference waveform containing sixteen 5-bit phase
        values
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRE_REF1
    addr: 0x4005c404
    size_bits: 32
    description: PREAMBLE REFERENCE WAVEFORM 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xbefbffff
    fields:
    - !Field
      name: FSK_PREAMBLE_REF1
      bit_offset: 0
      bit_width: 32
      description: Base preamble reference waveform containing sixteen 5-bit phase
        values
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRE_REF2
    addr: 0x4005c408
    size_bits: 32
    description: PREAMBLE REFERENCE WAVEFORM 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xce75
    fields:
    - !Field
      name: FSK_PREAMBLE_REF2
      bit_offset: 0
      bit_width: 16
      description: Base preamble reference waveform containing sixteen 5-bit phase
        values
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG1
    addr: 0x4005c420
    size_bits: 32
    description: PHY CONFIGURATION REGISTER 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1070cd16
    fields:
    - !Field
      name: AA_PLAYBACK
      bit_offset: 1
      bit_width: 1
      description: Access Address Playback
      read_allowed: true
      write_allowed: true
    - !Field
      name: AA_OUTPUT_SEL
      bit_offset: 2
      bit_width: 1
      description: Access Address Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSK_BIT_INVERT
      bit_offset: 3
      bit_width: 1
      description: FSK Bit Invert
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU00
      bit_offset: 4
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BSM_EN_BLE
      bit_offset: 5
      bit_width: 1
      description: BLE Bit Streaming Mode Enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEMOD_CLK_MODE
      bit_offset: 6
      bit_width: 2
      description: Demodulator Clock Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CTS_THRESH
      bit_offset: 8
      bit_width: 8
      description: CTS (Coarse Timing Search) Correlation Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: FSK_FTS_TIMEOUT
      bit_offset: 20
      bit_width: 3
      description: FSK FTS Timeout
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: RFU01
      bit_offset: 24
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU02
      bit_offset: 25
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: BLE_NTW_ADR_THR
      bit_offset: 28
      bit_width: 3
      description: BLE Network Address Match Bit Error Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: CFG2
    addr: 0x4005c424
    size_bits: 32
    description: PHY CONFIGURATION REGISTER 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000a48
    fields:
    - !Field
      name: PHY_FIFO_PRECHG
      bit_offset: 0
      bit_width: 4
      description: PHY FIFO Precharge Level
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU03
      bit_offset: 4
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU04
      bit_offset: 5
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU05
      bit_offset: 6
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU06
      bit_offset: 7
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: X2_DEMOD_GAIN
      bit_offset: 8
      bit_width: 4
      description: X2_DEMOD_GAIN
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU07
      bit_offset: 16
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU08
      bit_offset: 17
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU09
      bit_offset: 18
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU10
      bit_offset: 19
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU11
      bit_offset: 20
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU12
      bit_offset: 21
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU13
      bit_offset: 22
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU14
      bit_offset: 23
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU15
      bit_offset: 24
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: RFU16
      bit_offset: 25
      bit_width: 1
      description: Reserved for future use.
      read_allowed: true
      write_allowed: true
    - !Field
      name: PHY_CLK_ON
      bit_offset: 31
      bit_width: 1
      description: Force PHY Clock On (testmode)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EL_CFG
    addr: 0x4005c428
    size_bits: 32
    description: PHY EARLY/LATE CONFIGURATION REGISTER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EL_ENABLE
      bit_offset: 0
      bit_width: 1
      description: EL_ENABLE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EL_ZB_ENABLE
      bit_offset: 1
      bit_width: 1
      description: EL_ZB_ENABLE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EL_ZB_WIN_SIZE
      bit_offset: 2
      bit_width: 1
      description: EL_ZB_WIN_SIZE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EL_WIN_SIZE
      bit_offset: 8
      bit_width: 4
      description: EL_WIN_SIZE
      read_allowed: true
      write_allowed: true
    - !Field
      name: EL_INTERVAL
      bit_offset: 16
      bit_width: 6
      description: EL_INTERVAL
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_BSM
    addr: 0x4005c42c
    size_bits: 32
    description: PHY NETWORK ADDRESS FOR BSM
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NTW_ADR_BSM
      bit_offset: 0
      bit_width: 32
      description: NTW_ADR_BSM
      read_allowed: true
      write_allowed: true
  - !Register
    name: STATUS
    addr: 0x4005c430
    size_bits: 32
    description: PHY STATUS REGISTER
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PREAMBLE_FOUND
      bit_offset: 0
      bit_width: 1
      description: Preamble Found
      read_allowed: true
      write_allowed: false
    - !Field
      name: AA_SFD_MATCHED
      bit_offset: 1
      bit_width: 1
      description: Access Address or SFD Found
      read_allowed: true
      write_allowed: false
    - !Field
      name: AA_MATCHED
      bit_offset: 4
      bit_width: 4
      description: Access Address Matched
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        4: '0100'
        8: '1000'
    - !Field
      name: HAMMING_DISTANCE
      bit_offset: 8
      bit_width: 3
      description: HAMMING DISTANCE
      read_allowed: true
      write_allowed: false
    - !Field
      name: DATA_FIFO_DEPTH
      bit_offset: 12
      bit_width: 4
      description: DATA FIFO DEPTH
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFO_ESTIMATE
      bit_offset: 16
      bit_width: 8
      description: Carrier Frequency Offset Estimate
      read_allowed: true
      write_allowed: false
- !Module
  name: XCVR_ZBDEMOD_REGS
  description: XCVR_ZBDEMOD
  base_addr: 0x4005c480
  size: 0x1c
  registers:
  - !Register
    name: CORR_CTRL
    addr: 0x4005c480
    size_bits: 32
    description: 802.15.4 DEMOD CORRELLATOR CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x482
    fields:
    - !Field
      name: CORR_VT
      bit_offset: 0
      bit_width: 8
      description: CORR_VT
      read_allowed: true
      write_allowed: true
    - !Field
      name: CORR_NVAL
      bit_offset: 8
      bit_width: 3
      description: CORR_NVAL
      read_allowed: true
      write_allowed: true
    - !Field
      name: MAX_CORR_EN
      bit_offset: 11
      bit_width: 1
      description: MAX_CORR_EN
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZBDEM_CLK_ON
      bit_offset: 15
      bit_width: 1
      description: Force 802.15.4 Demodulator Clock On
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_MAX_CORR
      bit_offset: 16
      bit_width: 8
      description: RX_MAX_CORR
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_MAX_PREAMBLE
      bit_offset: 24
      bit_width: 8
      description: RX_MAX_PREAMBLE
      read_allowed: true
      write_allowed: false
  - !Register
    name: PN_TYPE
    addr: 0x4005c484
    size_bits: 32
    description: 802.15.4 DEMOD PN TYPE
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: PN_TYPE
      bit_offset: 0
      bit_width: 1
      description: PN_TYPE
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_INV
      bit_offset: 1
      bit_width: 1
      description: TX_INV
      read_allowed: true
      write_allowed: true
  - !Register
    name: PN_CODE
    addr: 0x4005c488
    size_bits: 32
    description: 802.15.4 DEMOD PN CODE
    read_allowed: true
    write_allowed: true
    reset_value: 0x744ac39b
    fields:
    - !Field
      name: PN_LSB
      bit_offset: 0
      bit_width: 16
      description: PN_LSB
      read_allowed: true
      write_allowed: true
    - !Field
      name: PN_MSB
      bit_offset: 16
      bit_width: 16
      description: PN_MSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: SYNC_CTRL
    addr: 0x4005c48c
    size_bits: 32
    description: 802.15.4 DEMOD SYMBOL SYNC CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: SYNC_PER
      bit_offset: 0
      bit_width: 3
      description: Symbol Sync Tracking Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: TRACK_ENABLE
      bit_offset: 3
      bit_width: 1
      description: TRACK_ENABLE
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CCA_LQI_SRC
    addr: 0x4005c490
    size_bits: 32
    description: 802.15.4 CCA/LQI SOURCE
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: CCA1_FROM_RX_DIG
      bit_offset: 0
      bit_width: 1
      description: Selects the Source of CCA1 (Clear Channel Assessment Mode 1) Information
        Provided to the 802.15.4 Link Layer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LQI_FROM_RX_DIG
      bit_offset: 1
      bit_width: 1
      description: Selects the Source of LQI (Link Quality Indicator) Information
        Provided to the 802.15.4 Link Layer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LQI_START_AT_SFD
      bit_offset: 2
      bit_width: 1
      description: Select Start Point for LQI Computation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FAD_THR
    addr: 0x4005c494
    size_bits: 32
    description: FAD CORRELATOR THRESHOLD
    read_allowed: true
    write_allowed: true
    reset_value: 0x82
    fields:
    - !Field
      name: FAD_THR
      bit_offset: 0
      bit_width: 8
      description: FAD_THR
      read_allowed: true
      write_allowed: true
  - !Register
    name: ZBDEM_AFC
    addr: 0x4005c498
    size_bits: 32
    description: 802.15.4 AFC STATUS
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: AFC_EN
      bit_offset: 0
      bit_width: 1
      description: AFC_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DCD_EN
      bit_offset: 1
      bit_width: 1
      description: DCD_EN
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AFC_OUT
      bit_offset: 8
      bit_width: 5
      description: AFC_OUT
      read_allowed: true
      write_allowed: false
- !Module
  name: XCVR_ANALOG_REGS
  description: XCVR_ANALOG
  base_addr: 0x4005c500
  size: 0x38
  registers:
  - !Register
    name: BB_LDO_1
    addr: 0x4005c500
    size_bits: 32
    description: RF Analog Baseband LDO Control 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BB_LDO_ADCDAC_BYP
      bit_offset: 0
      bit_width: 1
      description: rmap_bb_ldo_adcdac_byp
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_ADCDAC_DIAGSEL
      bit_offset: 1
      bit_width: 1
      description: rmap_bb_ldo_adcdac_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_ADCDAC_SPARE
      bit_offset: 2
      bit_width: 2
      description: rmap_bb_ldo_adcdac_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_ADCDAC_TRIM
      bit_offset: 4
      bit_width: 3
      description: rmap_bb_ldo_adcdac_trim[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: BB_LDO_BBA_BYP
      bit_offset: 8
      bit_width: 1
      description: rmap_bb_ldo_bba_byp
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_BBA_DIAGSEL
      bit_offset: 9
      bit_width: 1
      description: rmap_bb_ldo_bba_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_BBA_SPARE
      bit_offset: 10
      bit_width: 2
      description: rmap_bb_ldo_bba_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_BBA_TRIM
      bit_offset: 12
      bit_width: 3
      description: rmap_bb_ldo_bba_trim[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: BB_LDO_FDBK_BYP
      bit_offset: 16
      bit_width: 1
      description: rmap_bb_ldo_fdbk_byp
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_FDBK_DIAGSEL
      bit_offset: 17
      bit_width: 1
      description: rmap_bb_ldo_fdbk_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_FDBK_SPARE
      bit_offset: 18
      bit_width: 2
      description: rmap_bb_ldo_fdbk_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_FDBK_TRIM
      bit_offset: 20
      bit_width: 3
      description: rmap_bb_ldo_fdbk_trim[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: BB_LDO_HF_BYP
      bit_offset: 24
      bit_width: 1
      description: rmap_bb_ldo_hf_byp
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_HF_DIAGSEL
      bit_offset: 25
      bit_width: 1
      description: rmap_bb_ldo_hf_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_HF_SPARE
      bit_offset: 26
      bit_width: 2
      description: rmap_bb_ldo_hf_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_HF_TRIM
      bit_offset: 28
      bit_width: 3
      description: rmap_bb_ldo_hf_trim[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
  - !Register
    name: BB_LDO_2
    addr: 0x4005c504
    size_bits: 32
    description: RF Analog Baseband LDO Control 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BB_LDO_PD_BYP
      bit_offset: 0
      bit_width: 1
      description: rmap_bb_ldo_pd_byp
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_PD_DIAGSEL
      bit_offset: 1
      bit_width: 1
      description: rmap_bb_ldo_pd_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_PD_SPARE
      bit_offset: 2
      bit_width: 2
      description: rmap_bb_ldo_pd_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_PD_TRIM
      bit_offset: 4
      bit_width: 3
      description: rmap_bb_ldo_pd_trim[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: BB_LDO_VCO_SPARE
      bit_offset: 8
      bit_width: 2
      description: rmap_bb_ldo_vco_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: BB_LDO_VCOLO_BYP
      bit_offset: 10
      bit_width: 1
      description: rmap_bb_ldo_vcolo_byp
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VCOLO_DIAGSEL
      bit_offset: 11
      bit_width: 1
      description: rmap_bb_ldo_vcolo_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VCOLO_TRIM
      bit_offset: 12
      bit_width: 3
      description: rmap_bb_ldo_vcolo_trim[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: BB_LDO_VTREF_DIAGSEL
      bit_offset: 16
      bit_width: 1
      description: rmap_bb_ldo_vtref_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB_LDO_VTREF_TC
      bit_offset: 17
      bit_width: 2
      description: rmap_bb_ldo_vtref_tc[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
  - !Register
    name: RX_ADC
    addr: 0x4005c508
    size_bits: 32
    description: RF Analog ADC Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x140
    fields:
    - !Field
      name: RX_ADC_BUMP
      bit_offset: 0
      bit_width: 8
      description: rmap_rx_adc_bump[7:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_FS_SEL
      bit_offset: 8
      bit_width: 2
      description: rmap_rx_adc_fs_sel[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: RX_ADC_I_DIAGSEL
      bit_offset: 10
      bit_width: 1
      description: rmap_rx_adc_i_diagsel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_Q_DIAGSEL
      bit_offset: 11
      bit_width: 1
      description: rmap_rx_adc_q_diagsel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_ADC_SPARE
      bit_offset: 12
      bit_width: 4
      description: rmap_rx_adc_spare[3:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_BBA
    addr: 0x4005c50c
    size_bits: 32
    description: RF Analog BBA Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x3000003
    fields:
    - !Field
      name: RX_BBA_BW_SEL
      bit_offset: 0
      bit_width: 3
      description: rmap_rx_bba_bw_sel[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: RX_BBA_CUR_BUMP
      bit_offset: 3
      bit_width: 1
      description: rmap_rx_bba_cur_bump
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_BBA_DIAGSEL1
      bit_offset: 4
      bit_width: 1
      description: rmap_rx_bba_diagsel1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_DIAGSEL2
      bit_offset: 5
      bit_width: 1
      description: rmap_rx_bba_diagsel2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_DIAGSEL3
      bit_offset: 6
      bit_width: 1
      description: rmap_rx_bba_diagsel3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_DIAGSEL4
      bit_offset: 7
      bit_width: 1
      description: rmap_rx_bba_diagsel4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_BBA_SPARE
      bit_offset: 16
      bit_width: 6
      description: rmap_rx_bba_spare[5:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RX_BBA2_BW_SEL
      bit_offset: 24
      bit_width: 3
      description: rmap_bba2_bw_sel[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: RX_BBA2_SPARE
      bit_offset: 28
      bit_width: 3
      description: rmap_rx_bba2_spare[2:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_LNA
    addr: 0x4005c510
    size_bits: 32
    description: RF Analog LNA Control
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RX_LNA_BUMP
      bit_offset: 0
      bit_width: 4
      description: rmap_rx_lna_bump[3:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        8: '8'
        12: '12'
    - !Field
      name: RX_LNA_HG_DIAGSEL
      bit_offset: 4
      bit_width: 1
      description: rmap_rx_lna_hg_diagsel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LNA_HIZ_ENABLE
      bit_offset: 5
      bit_width: 1
      description: rmap_rx_lna_hiZ_enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LNA_LG_DIAGSEL
      bit_offset: 6
      bit_width: 1
      description: rmap_rx_lna_lg_diagsel
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_LNA_SPARE
      bit_offset: 8
      bit_width: 2
      description: rmap_rx_lna_spare[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_MIXER_BUMP
      bit_offset: 16
      bit_width: 4
      description: rmap_rx_mixer_bump[3:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: RX_MIXER_SPARE
      bit_offset: 20
      bit_width: 1
      description: rmap_rx_mixer_spare
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_TZA
    addr: 0x4005c514
    size_bits: 32
    description: RF Analog TZA Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: RX_TZA_BW_SEL
      bit_offset: 0
      bit_width: 3
      description: rmap_rx_tza_bw_sel[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
    - !Field
      name: RX_TZA_CUR_BUMP
      bit_offset: 3
      bit_width: 1
      description: rmap_rx_tza_cur_bump
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_GAIN_BUMP
      bit_offset: 4
      bit_width: 1
      description: rmap_rx_tza_gain_bump
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_TZA_SPARE
      bit_offset: 16
      bit_width: 6
      description: rmap_rx_tza_spare[5:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RX_TZA1_DIAGSEL
      bit_offset: 24
      bit_width: 1
      description: rmap_rx_tza1_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA2_DIAGSEL
      bit_offset: 25
      bit_width: 1
      description: rmap_rx_tza2_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA3_DIAGSEL
      bit_offset: 26
      bit_width: 1
      description: rmap_rx_tza3_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_TZA4_DIAGSEL
      bit_offset: 27
      bit_width: 1
      description: rmap_rx_tza4_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_AUXPLL
    addr: 0x4005c518
    size_bits: 32
    description: RF Analog Aux PLL Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x9002
    fields:
    - !Field
      name: BIAS_TRIM
      bit_offset: 0
      bit_width: 3
      description: rmap_rxtx_auxpll_bias_trim[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIAGSEL1
      bit_offset: 3
      bit_width: 1
      description: rmap_rxtx_auxpll_diagsel1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DIAGSEL2
      bit_offset: 4
      bit_width: 1
      description: rmap_rxtx_auxpll_diagsel2
      read_allowed: true
      write_allowed: true
    - !Field
      name: LF_CNTL
      bit_offset: 5
      bit_width: 3
      description: rmap_rxtx_auxpll_lf_cntl[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: SPARE
      bit_offset: 8
      bit_width: 4
      description: rmap_rxtx_auxpll_spare[3:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: VCO_DAC_REF_ADJUST
      bit_offset: 12
      bit_width: 4
      description: rmap_rxtx_auxpll_vco_dac_ref_adjust[3:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: VTUNE_TESTMODE
      bit_offset: 16
      bit_width: 1
      description: rmap_rxtx_auxpll_vtune_testmode
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_BAL_BIAST
      bit_offset: 20
      bit_width: 2
      description: rmap_rxtx_bal_biast[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: RXTX_BAL_SPARE
      bit_offset: 24
      bit_width: 3
      description: rmap_rxtx_bal_spare[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXTX_RCCAL_DIAGSEL
      bit_offset: 28
      bit_width: 1
      description: rmap_rxtx_rccal_diagsel
      read_allowed: true
      write_allowed: true
  - !Register
    name: SY_CTRL_1
    addr: 0x4005c51c
    size_bits: 32
    description: RF Analog Synthesizer Control 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x150
    fields:
    - !Field
      name: SY_DIVN_SPARE
      bit_offset: 0
      bit_width: 1
      description: rmap_sy_divn_spare
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_FCAL_SPARE
      bit_offset: 1
      bit_width: 1
      description: rmap_sy_fcal_spare
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LO_BUMP_RTLO_FDBK
      bit_offset: 4
      bit_width: 2
      description: rmap_sy_lo_bump_rtlo_fdbk[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: SY_LO_BUMP_RTLO_RX
      bit_offset: 6
      bit_width: 2
      description: rmap_sy_lo_bump_rtlo_rx[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: SY_LO_BUMP_RTLO_TX
      bit_offset: 8
      bit_width: 2
      description: rmap_sy_lo_bump_rtlo_tx[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: SY_LO_DIAGSEL
      bit_offset: 10
      bit_width: 1
      description: rmap_sy_lo_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_LO_SPARE
      bit_offset: 12
      bit_width: 3
      description: rmap_sy_lo_spare[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LPF_FILT_CTRL
      bit_offset: 16
      bit_width: 3
      description: rmap_sy_lpf_filt_ctrl[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_LPF_SPARE
      bit_offset: 19
      bit_width: 1
      description: rmap_sy_lpf_spare
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_DIAGSEL
      bit_offset: 20
      bit_width: 1
      description: rmap_sy_pd_diagsel
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_PCH_TUNE
      bit_offset: 21
      bit_width: 2
      description: rmap_sy_pd_pch_tune[1:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: SY_PD_PCH_SEL
      bit_offset: 23
      bit_width: 1
      description: rmap_sy_pd_pch_sel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_PD_SPARE
      bit_offset: 24
      bit_width: 2
      description: rmap_sy_pd_spare[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SY_PD_VTUNE_OVERRIDE_TEST_MODE
      bit_offset: 28
      bit_width: 1
      description: rmap_sy_pd_vtune_override_test_mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: SY_CTRL_2
    addr: 0x4005c520
    size_bits: 32
    description: RF Analog Synthesizer Control 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: SY_VCO_BIAS
      bit_offset: 0
      bit_width: 3
      description: rmap_sy_vco_bias[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: SY_VCO_DIAGSEL
      bit_offset: 3
      bit_width: 1
      description: rmap_sy_vco_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
        0: '0'
    - !Field
      name: SY_VCO_KV
      bit_offset: 4
      bit_width: 3
      description: rmap_sy_vco_kv[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: SY_VCO_KVM
      bit_offset: 8
      bit_width: 3
      description: rmap_sy_vco_kvm[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: SY_VCO_PK_DET_ON
      bit_offset: 12
      bit_width: 1
      description: rmap_sy_vco_pk_det_on
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
        0: '0'
    - !Field
      name: SY_VCO_SPARE
      bit_offset: 14
      bit_width: 3
      description: rmap_sy_vco_spare[2:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_DAC_PA
    addr: 0x4005c524
    size_bits: 32
    description: RF Analog TX HPM DAC and PA Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000
    fields:
    - !Field
      name: TX_DAC_BUMP_CAP
      bit_offset: 0
      bit_width: 2
      description: rmap_tx_dac_bump_cap[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: TX_DAC_BUMP_IDAC
      bit_offset: 3
      bit_width: 2
      description: rmap_tx_dac_bump_idac[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: TX_DAC_BUMP_RLOAD
      bit_offset: 6
      bit_width: 2
      description: rmap_tx_dac_bump_rload[1:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: TX_DAC_DIAGSEL
      bit_offset: 9
      bit_width: 1
      description: rmap_tx_dac_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_DAC_INVERT_CLK
      bit_offset: 10
      bit_width: 1
      description: rmap_tx_dac_invert_clk
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_DAC_OPAMP_DIAGSEL
      bit_offset: 11
      bit_width: 1
      description: rmap_tx_dac_opamp_diagsel
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_DAC_SPARE
      bit_offset: 13
      bit_width: 3
      description: rmap_tx_dac_spare[2:0]
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PA_BUMP_VBIAS
      bit_offset: 17
      bit_width: 3
      description: rmap_tx_pa_bump_vbias[2:0]
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
    - !Field
      name: TX_PA_DIAGSEL
      bit_offset: 21
      bit_width: 1
      description: rmap_tx_pa_diagsel
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_PA_SPARE
      bit_offset: 23
      bit_width: 3
      description: rmap_tx_pa_spare[2:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: BALUN_TX
    addr: 0x4005c528
    size_bits: 32
    description: RF Analog Balun TX Mode Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x724b6d
    fields:
    - !Field
      name: RXTX_BAL_TX_CODE
      bit_offset: 0
      bit_width: 24
      description: Balun Tuning Cap Settings in Transmit Mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: BALUN_RX
    addr: 0x4005c52c
    size_bits: 32
    description: RF Analog Balun RX Mode Control
    read_allowed: true
    write_allowed: true
    reset_value: 0x49372d
    fields:
    - !Field
      name: RXTX_BAL_RX_CODE
      bit_offset: 0
      bit_width: 24
      description: Balun Tuning Cap Settings in Receive Mode
      read_allowed: true
      write_allowed: true
  - !Register
    name: DFT_OBSV_1
    addr: 0x4005c530
    size_bits: 32
    description: RF Analog DFT Observation Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DFT_FREQ_COUNTER
      bit_offset: 0
      bit_width: 19
      description: VCO Frequency Counter Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CTUNE_MAX_DIFF
      bit_offset: 20
      bit_width: 8
      description: Maximum Frequency Count Difference found by the Coarse Tune BIST
      read_allowed: true
      write_allowed: false
  - !Register
    name: DFT_OBSV_2
    addr: 0x4005c534
    size_bits: 32
    description: RF Analog DFT Observation Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SYN_BIST_MAX_DIFF
      bit_offset: 0
      bit_width: 17
      description: PLL Frequency Synthesizer BIST Worst Frequency Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYN_BIST_MAX_DIFF_CH
      bit_offset: 24
      bit_width: 7
      description: PLL Frequency Synthesizer BIST Worst Channel
      read_allowed: true
      write_allowed: false
    - !Field
      name: SYN_BIST_IGNORE_FAILS
      bit_offset: 31
      bit_width: 1
      description: PLL Frequency Synthesizer BIST Ignore Fails
      read_allowed: true
      write_allowed: true
- !Module
  name: XCVR_PKT_RAM
  description: XCVR_PKT_RAM
  base_addr: 0x4005c700
  size: 0x880
  registers:
  - !Register
    name: PACKET_RAM_0_0
    addr: 0x4005c700
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_1
    addr: 0x4005c702
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_2
    addr: 0x4005c704
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_3
    addr: 0x4005c706
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_4
    addr: 0x4005c708
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_5
    addr: 0x4005c70a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_6
    addr: 0x4005c70c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_7
    addr: 0x4005c70e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_8
    addr: 0x4005c710
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_9
    addr: 0x4005c712
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_10
    addr: 0x4005c714
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_11
    addr: 0x4005c716
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_12
    addr: 0x4005c718
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_13
    addr: 0x4005c71a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_14
    addr: 0x4005c71c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_15
    addr: 0x4005c71e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_16
    addr: 0x4005c720
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_17
    addr: 0x4005c722
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_18
    addr: 0x4005c724
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_19
    addr: 0x4005c726
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_20
    addr: 0x4005c728
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_21
    addr: 0x4005c72a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_22
    addr: 0x4005c72c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_23
    addr: 0x4005c72e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_24
    addr: 0x4005c730
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_25
    addr: 0x4005c732
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_26
    addr: 0x4005c734
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_27
    addr: 0x4005c736
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_28
    addr: 0x4005c738
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_29
    addr: 0x4005c73a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_30
    addr: 0x4005c73c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_31
    addr: 0x4005c73e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_32
    addr: 0x4005c740
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_33
    addr: 0x4005c742
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_34
    addr: 0x4005c744
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_35
    addr: 0x4005c746
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_36
    addr: 0x4005c748
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_37
    addr: 0x4005c74a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_38
    addr: 0x4005c74c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_39
    addr: 0x4005c74e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_40
    addr: 0x4005c750
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_41
    addr: 0x4005c752
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_42
    addr: 0x4005c754
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_43
    addr: 0x4005c756
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_44
    addr: 0x4005c758
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_45
    addr: 0x4005c75a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_46
    addr: 0x4005c75c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_47
    addr: 0x4005c75e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_48
    addr: 0x4005c760
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_49
    addr: 0x4005c762
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_50
    addr: 0x4005c764
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_51
    addr: 0x4005c766
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_52
    addr: 0x4005c768
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_53
    addr: 0x4005c76a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_54
    addr: 0x4005c76c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_55
    addr: 0x4005c76e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_56
    addr: 0x4005c770
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_57
    addr: 0x4005c772
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_58
    addr: 0x4005c774
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_59
    addr: 0x4005c776
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_60
    addr: 0x4005c778
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_61
    addr: 0x4005c77a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_62
    addr: 0x4005c77c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_63
    addr: 0x4005c77e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_64
    addr: 0x4005c780
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_65
    addr: 0x4005c782
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_66
    addr: 0x4005c784
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_67
    addr: 0x4005c786
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_68
    addr: 0x4005c788
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_69
    addr: 0x4005c78a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_70
    addr: 0x4005c78c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_71
    addr: 0x4005c78e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_72
    addr: 0x4005c790
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_73
    addr: 0x4005c792
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_74
    addr: 0x4005c794
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_75
    addr: 0x4005c796
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_76
    addr: 0x4005c798
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_77
    addr: 0x4005c79a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_78
    addr: 0x4005c79c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_79
    addr: 0x4005c79e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_80
    addr: 0x4005c7a0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_81
    addr: 0x4005c7a2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_82
    addr: 0x4005c7a4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_83
    addr: 0x4005c7a6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_84
    addr: 0x4005c7a8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_85
    addr: 0x4005c7aa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_86
    addr: 0x4005c7ac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_87
    addr: 0x4005c7ae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_88
    addr: 0x4005c7b0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_89
    addr: 0x4005c7b2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_90
    addr: 0x4005c7b4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_91
    addr: 0x4005c7b6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_92
    addr: 0x4005c7b8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_93
    addr: 0x4005c7ba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_94
    addr: 0x4005c7bc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_95
    addr: 0x4005c7be
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_96
    addr: 0x4005c7c0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_97
    addr: 0x4005c7c2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_98
    addr: 0x4005c7c4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_99
    addr: 0x4005c7c6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_100
    addr: 0x4005c7c8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_101
    addr: 0x4005c7ca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_102
    addr: 0x4005c7cc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_103
    addr: 0x4005c7ce
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_104
    addr: 0x4005c7d0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_105
    addr: 0x4005c7d2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_106
    addr: 0x4005c7d4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_107
    addr: 0x4005c7d6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_108
    addr: 0x4005c7d8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_109
    addr: 0x4005c7da
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_110
    addr: 0x4005c7dc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_111
    addr: 0x4005c7de
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_112
    addr: 0x4005c7e0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_113
    addr: 0x4005c7e2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_114
    addr: 0x4005c7e4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_115
    addr: 0x4005c7e6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_116
    addr: 0x4005c7e8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_117
    addr: 0x4005c7ea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_118
    addr: 0x4005c7ec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_119
    addr: 0x4005c7ee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_120
    addr: 0x4005c7f0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_121
    addr: 0x4005c7f2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_122
    addr: 0x4005c7f4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_123
    addr: 0x4005c7f6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_124
    addr: 0x4005c7f8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_125
    addr: 0x4005c7fa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_126
    addr: 0x4005c7fc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_127
    addr: 0x4005c7fe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_128
    addr: 0x4005c800
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_129
    addr: 0x4005c802
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_130
    addr: 0x4005c804
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_131
    addr: 0x4005c806
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_132
    addr: 0x4005c808
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_133
    addr: 0x4005c80a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_134
    addr: 0x4005c80c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_135
    addr: 0x4005c80e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_136
    addr: 0x4005c810
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_137
    addr: 0x4005c812
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_138
    addr: 0x4005c814
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_139
    addr: 0x4005c816
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_140
    addr: 0x4005c818
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_141
    addr: 0x4005c81a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_142
    addr: 0x4005c81c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_143
    addr: 0x4005c81e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_144
    addr: 0x4005c820
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_145
    addr: 0x4005c822
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_146
    addr: 0x4005c824
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_147
    addr: 0x4005c826
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_148
    addr: 0x4005c828
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_149
    addr: 0x4005c82a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_150
    addr: 0x4005c82c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_151
    addr: 0x4005c82e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_152
    addr: 0x4005c830
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_153
    addr: 0x4005c832
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_154
    addr: 0x4005c834
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_155
    addr: 0x4005c836
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_156
    addr: 0x4005c838
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_157
    addr: 0x4005c83a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_158
    addr: 0x4005c83c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_159
    addr: 0x4005c83e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_160
    addr: 0x4005c840
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_161
    addr: 0x4005c842
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_162
    addr: 0x4005c844
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_163
    addr: 0x4005c846
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_164
    addr: 0x4005c848
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_165
    addr: 0x4005c84a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_166
    addr: 0x4005c84c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_167
    addr: 0x4005c84e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_168
    addr: 0x4005c850
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_169
    addr: 0x4005c852
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_170
    addr: 0x4005c854
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_171
    addr: 0x4005c856
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_172
    addr: 0x4005c858
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_173
    addr: 0x4005c85a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_174
    addr: 0x4005c85c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_175
    addr: 0x4005c85e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_176
    addr: 0x4005c860
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_177
    addr: 0x4005c862
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_178
    addr: 0x4005c864
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_179
    addr: 0x4005c866
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_180
    addr: 0x4005c868
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_181
    addr: 0x4005c86a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_182
    addr: 0x4005c86c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_183
    addr: 0x4005c86e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_184
    addr: 0x4005c870
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_185
    addr: 0x4005c872
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_186
    addr: 0x4005c874
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_187
    addr: 0x4005c876
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_188
    addr: 0x4005c878
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_189
    addr: 0x4005c87a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_190
    addr: 0x4005c87c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_191
    addr: 0x4005c87e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_192
    addr: 0x4005c880
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_193
    addr: 0x4005c882
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_194
    addr: 0x4005c884
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_195
    addr: 0x4005c886
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_196
    addr: 0x4005c888
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_197
    addr: 0x4005c88a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_198
    addr: 0x4005c88c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_199
    addr: 0x4005c88e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_200
    addr: 0x4005c890
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_201
    addr: 0x4005c892
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_202
    addr: 0x4005c894
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_203
    addr: 0x4005c896
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_204
    addr: 0x4005c898
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_205
    addr: 0x4005c89a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_206
    addr: 0x4005c89c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_207
    addr: 0x4005c89e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_208
    addr: 0x4005c8a0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_209
    addr: 0x4005c8a2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_210
    addr: 0x4005c8a4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_211
    addr: 0x4005c8a6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_212
    addr: 0x4005c8a8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_213
    addr: 0x4005c8aa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_214
    addr: 0x4005c8ac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_215
    addr: 0x4005c8ae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_216
    addr: 0x4005c8b0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_217
    addr: 0x4005c8b2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_218
    addr: 0x4005c8b4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_219
    addr: 0x4005c8b6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_220
    addr: 0x4005c8b8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_221
    addr: 0x4005c8ba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_222
    addr: 0x4005c8bc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_223
    addr: 0x4005c8be
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_224
    addr: 0x4005c8c0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_225
    addr: 0x4005c8c2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_226
    addr: 0x4005c8c4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_227
    addr: 0x4005c8c6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_228
    addr: 0x4005c8c8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_229
    addr: 0x4005c8ca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_230
    addr: 0x4005c8cc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_231
    addr: 0x4005c8ce
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_232
    addr: 0x4005c8d0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_233
    addr: 0x4005c8d2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_234
    addr: 0x4005c8d4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_235
    addr: 0x4005c8d6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_236
    addr: 0x4005c8d8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_237
    addr: 0x4005c8da
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_238
    addr: 0x4005c8dc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_239
    addr: 0x4005c8de
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_240
    addr: 0x4005c8e0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_241
    addr: 0x4005c8e2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_242
    addr: 0x4005c8e4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_243
    addr: 0x4005c8e6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_244
    addr: 0x4005c8e8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_245
    addr: 0x4005c8ea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_246
    addr: 0x4005c8ec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_247
    addr: 0x4005c8ee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_248
    addr: 0x4005c8f0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_249
    addr: 0x4005c8f2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_250
    addr: 0x4005c8f4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_251
    addr: 0x4005c8f6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_252
    addr: 0x4005c8f8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_253
    addr: 0x4005c8fa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_254
    addr: 0x4005c8fc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_255
    addr: 0x4005c8fe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_256
    addr: 0x4005c900
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_257
    addr: 0x4005c902
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_258
    addr: 0x4005c904
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_259
    addr: 0x4005c906
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_260
    addr: 0x4005c908
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_261
    addr: 0x4005c90a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_262
    addr: 0x4005c90c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_263
    addr: 0x4005c90e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_264
    addr: 0x4005c910
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_265
    addr: 0x4005c912
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_266
    addr: 0x4005c914
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_267
    addr: 0x4005c916
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_268
    addr: 0x4005c918
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_269
    addr: 0x4005c91a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_270
    addr: 0x4005c91c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_271
    addr: 0x4005c91e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_272
    addr: 0x4005c920
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_273
    addr: 0x4005c922
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_274
    addr: 0x4005c924
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_275
    addr: 0x4005c926
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_276
    addr: 0x4005c928
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_277
    addr: 0x4005c92a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_278
    addr: 0x4005c92c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_279
    addr: 0x4005c92e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_280
    addr: 0x4005c930
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_281
    addr: 0x4005c932
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_282
    addr: 0x4005c934
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_283
    addr: 0x4005c936
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_284
    addr: 0x4005c938
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_285
    addr: 0x4005c93a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_286
    addr: 0x4005c93c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_287
    addr: 0x4005c93e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_288
    addr: 0x4005c940
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_289
    addr: 0x4005c942
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_290
    addr: 0x4005c944
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_291
    addr: 0x4005c946
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_292
    addr: 0x4005c948
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_293
    addr: 0x4005c94a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_294
    addr: 0x4005c94c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_295
    addr: 0x4005c94e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_296
    addr: 0x4005c950
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_297
    addr: 0x4005c952
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_298
    addr: 0x4005c954
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_299
    addr: 0x4005c956
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_300
    addr: 0x4005c958
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_301
    addr: 0x4005c95a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_302
    addr: 0x4005c95c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_303
    addr: 0x4005c95e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_304
    addr: 0x4005c960
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_305
    addr: 0x4005c962
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_306
    addr: 0x4005c964
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_307
    addr: 0x4005c966
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_308
    addr: 0x4005c968
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_309
    addr: 0x4005c96a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_310
    addr: 0x4005c96c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_311
    addr: 0x4005c96e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_312
    addr: 0x4005c970
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_313
    addr: 0x4005c972
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_314
    addr: 0x4005c974
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_315
    addr: 0x4005c976
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_316
    addr: 0x4005c978
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_317
    addr: 0x4005c97a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_318
    addr: 0x4005c97c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_319
    addr: 0x4005c97e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_320
    addr: 0x4005c980
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_321
    addr: 0x4005c982
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_322
    addr: 0x4005c984
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_323
    addr: 0x4005c986
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_324
    addr: 0x4005c988
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_325
    addr: 0x4005c98a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_326
    addr: 0x4005c98c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_327
    addr: 0x4005c98e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_328
    addr: 0x4005c990
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_329
    addr: 0x4005c992
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_330
    addr: 0x4005c994
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_331
    addr: 0x4005c996
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_332
    addr: 0x4005c998
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_333
    addr: 0x4005c99a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_334
    addr: 0x4005c99c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_335
    addr: 0x4005c99e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_336
    addr: 0x4005c9a0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_337
    addr: 0x4005c9a2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_338
    addr: 0x4005c9a4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_339
    addr: 0x4005c9a6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_340
    addr: 0x4005c9a8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_341
    addr: 0x4005c9aa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_342
    addr: 0x4005c9ac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_343
    addr: 0x4005c9ae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_344
    addr: 0x4005c9b0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_345
    addr: 0x4005c9b2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_346
    addr: 0x4005c9b4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_347
    addr: 0x4005c9b6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_348
    addr: 0x4005c9b8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_349
    addr: 0x4005c9ba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_350
    addr: 0x4005c9bc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_351
    addr: 0x4005c9be
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_352
    addr: 0x4005c9c0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_353
    addr: 0x4005c9c2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_354
    addr: 0x4005c9c4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_355
    addr: 0x4005c9c6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_356
    addr: 0x4005c9c8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_357
    addr: 0x4005c9ca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_358
    addr: 0x4005c9cc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_359
    addr: 0x4005c9ce
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_360
    addr: 0x4005c9d0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_361
    addr: 0x4005c9d2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_362
    addr: 0x4005c9d4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_363
    addr: 0x4005c9d6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_364
    addr: 0x4005c9d8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_365
    addr: 0x4005c9da
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_366
    addr: 0x4005c9dc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_367
    addr: 0x4005c9de
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_368
    addr: 0x4005c9e0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_369
    addr: 0x4005c9e2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_370
    addr: 0x4005c9e4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_371
    addr: 0x4005c9e6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_372
    addr: 0x4005c9e8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_373
    addr: 0x4005c9ea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_374
    addr: 0x4005c9ec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_375
    addr: 0x4005c9ee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_376
    addr: 0x4005c9f0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_377
    addr: 0x4005c9f2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_378
    addr: 0x4005c9f4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_379
    addr: 0x4005c9f6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_380
    addr: 0x4005c9f8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_381
    addr: 0x4005c9fa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_382
    addr: 0x4005c9fc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_383
    addr: 0x4005c9fe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_384
    addr: 0x4005ca00
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_385
    addr: 0x4005ca02
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_386
    addr: 0x4005ca04
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_387
    addr: 0x4005ca06
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_388
    addr: 0x4005ca08
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_389
    addr: 0x4005ca0a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_390
    addr: 0x4005ca0c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_391
    addr: 0x4005ca0e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_392
    addr: 0x4005ca10
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_393
    addr: 0x4005ca12
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_394
    addr: 0x4005ca14
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_395
    addr: 0x4005ca16
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_396
    addr: 0x4005ca18
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_397
    addr: 0x4005ca1a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_398
    addr: 0x4005ca1c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_399
    addr: 0x4005ca1e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_400
    addr: 0x4005ca20
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_401
    addr: 0x4005ca22
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_402
    addr: 0x4005ca24
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_403
    addr: 0x4005ca26
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_404
    addr: 0x4005ca28
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_405
    addr: 0x4005ca2a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_406
    addr: 0x4005ca2c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_407
    addr: 0x4005ca2e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_408
    addr: 0x4005ca30
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_409
    addr: 0x4005ca32
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_410
    addr: 0x4005ca34
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_411
    addr: 0x4005ca36
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_412
    addr: 0x4005ca38
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_413
    addr: 0x4005ca3a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_414
    addr: 0x4005ca3c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_415
    addr: 0x4005ca3e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_416
    addr: 0x4005ca40
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_417
    addr: 0x4005ca42
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_418
    addr: 0x4005ca44
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_419
    addr: 0x4005ca46
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_420
    addr: 0x4005ca48
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_421
    addr: 0x4005ca4a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_422
    addr: 0x4005ca4c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_423
    addr: 0x4005ca4e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_424
    addr: 0x4005ca50
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_425
    addr: 0x4005ca52
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_426
    addr: 0x4005ca54
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_427
    addr: 0x4005ca56
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_428
    addr: 0x4005ca58
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_429
    addr: 0x4005ca5a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_430
    addr: 0x4005ca5c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_431
    addr: 0x4005ca5e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_432
    addr: 0x4005ca60
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_433
    addr: 0x4005ca62
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_434
    addr: 0x4005ca64
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_435
    addr: 0x4005ca66
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_436
    addr: 0x4005ca68
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_437
    addr: 0x4005ca6a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_438
    addr: 0x4005ca6c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_439
    addr: 0x4005ca6e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_440
    addr: 0x4005ca70
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_441
    addr: 0x4005ca72
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_442
    addr: 0x4005ca74
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_443
    addr: 0x4005ca76
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_444
    addr: 0x4005ca78
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_445
    addr: 0x4005ca7a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_446
    addr: 0x4005ca7c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_447
    addr: 0x4005ca7e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_448
    addr: 0x4005ca80
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_449
    addr: 0x4005ca82
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_450
    addr: 0x4005ca84
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_451
    addr: 0x4005ca86
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_452
    addr: 0x4005ca88
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_453
    addr: 0x4005ca8a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_454
    addr: 0x4005ca8c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_455
    addr: 0x4005ca8e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_456
    addr: 0x4005ca90
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_457
    addr: 0x4005ca92
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_458
    addr: 0x4005ca94
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_459
    addr: 0x4005ca96
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_460
    addr: 0x4005ca98
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_461
    addr: 0x4005ca9a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_462
    addr: 0x4005ca9c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_463
    addr: 0x4005ca9e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_464
    addr: 0x4005caa0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_465
    addr: 0x4005caa2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_466
    addr: 0x4005caa4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_467
    addr: 0x4005caa6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_468
    addr: 0x4005caa8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_469
    addr: 0x4005caaa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_470
    addr: 0x4005caac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_471
    addr: 0x4005caae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_472
    addr: 0x4005cab0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_473
    addr: 0x4005cab2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_474
    addr: 0x4005cab4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_475
    addr: 0x4005cab6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_476
    addr: 0x4005cab8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_477
    addr: 0x4005caba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_478
    addr: 0x4005cabc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_479
    addr: 0x4005cabe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_480
    addr: 0x4005cac0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_481
    addr: 0x4005cac2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_482
    addr: 0x4005cac4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_483
    addr: 0x4005cac6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_484
    addr: 0x4005cac8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_485
    addr: 0x4005caca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_486
    addr: 0x4005cacc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_487
    addr: 0x4005cace
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_488
    addr: 0x4005cad0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_489
    addr: 0x4005cad2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_490
    addr: 0x4005cad4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_491
    addr: 0x4005cad6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_492
    addr: 0x4005cad8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_493
    addr: 0x4005cada
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_494
    addr: 0x4005cadc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_495
    addr: 0x4005cade
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_496
    addr: 0x4005cae0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_497
    addr: 0x4005cae2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_498
    addr: 0x4005cae4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_499
    addr: 0x4005cae6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_500
    addr: 0x4005cae8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_501
    addr: 0x4005caea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_502
    addr: 0x4005caec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_503
    addr: 0x4005caee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_504
    addr: 0x4005caf0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_505
    addr: 0x4005caf2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_506
    addr: 0x4005caf4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_507
    addr: 0x4005caf6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_508
    addr: 0x4005caf8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_509
    addr: 0x4005cafa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_510
    addr: 0x4005cafc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_511
    addr: 0x4005cafe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_512
    addr: 0x4005cb00
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_513
    addr: 0x4005cb02
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_514
    addr: 0x4005cb04
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_515
    addr: 0x4005cb06
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_516
    addr: 0x4005cb08
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_517
    addr: 0x4005cb0a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_518
    addr: 0x4005cb0c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_519
    addr: 0x4005cb0e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_520
    addr: 0x4005cb10
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_521
    addr: 0x4005cb12
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_522
    addr: 0x4005cb14
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_523
    addr: 0x4005cb16
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_524
    addr: 0x4005cb18
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_525
    addr: 0x4005cb1a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_526
    addr: 0x4005cb1c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_527
    addr: 0x4005cb1e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_528
    addr: 0x4005cb20
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_529
    addr: 0x4005cb22
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_530
    addr: 0x4005cb24
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_531
    addr: 0x4005cb26
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_532
    addr: 0x4005cb28
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_533
    addr: 0x4005cb2a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_534
    addr: 0x4005cb2c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_535
    addr: 0x4005cb2e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_536
    addr: 0x4005cb30
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_537
    addr: 0x4005cb32
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_538
    addr: 0x4005cb34
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_539
    addr: 0x4005cb36
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_540
    addr: 0x4005cb38
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_541
    addr: 0x4005cb3a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_542
    addr: 0x4005cb3c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_0_543
    addr: 0x4005cb3e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_0
    addr: 0x4005cb40
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_1
    addr: 0x4005cb42
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_2
    addr: 0x4005cb44
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_3
    addr: 0x4005cb46
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_4
    addr: 0x4005cb48
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_5
    addr: 0x4005cb4a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_6
    addr: 0x4005cb4c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_7
    addr: 0x4005cb4e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_8
    addr: 0x4005cb50
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_9
    addr: 0x4005cb52
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_10
    addr: 0x4005cb54
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_11
    addr: 0x4005cb56
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_12
    addr: 0x4005cb58
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_13
    addr: 0x4005cb5a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_14
    addr: 0x4005cb5c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_15
    addr: 0x4005cb5e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_16
    addr: 0x4005cb60
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_17
    addr: 0x4005cb62
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_18
    addr: 0x4005cb64
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_19
    addr: 0x4005cb66
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_20
    addr: 0x4005cb68
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_21
    addr: 0x4005cb6a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_22
    addr: 0x4005cb6c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_23
    addr: 0x4005cb6e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_24
    addr: 0x4005cb70
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_25
    addr: 0x4005cb72
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_26
    addr: 0x4005cb74
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_27
    addr: 0x4005cb76
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_28
    addr: 0x4005cb78
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_29
    addr: 0x4005cb7a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_30
    addr: 0x4005cb7c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_31
    addr: 0x4005cb7e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_32
    addr: 0x4005cb80
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_33
    addr: 0x4005cb82
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_34
    addr: 0x4005cb84
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_35
    addr: 0x4005cb86
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_36
    addr: 0x4005cb88
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_37
    addr: 0x4005cb8a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_38
    addr: 0x4005cb8c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_39
    addr: 0x4005cb8e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_40
    addr: 0x4005cb90
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_41
    addr: 0x4005cb92
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_42
    addr: 0x4005cb94
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_43
    addr: 0x4005cb96
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_44
    addr: 0x4005cb98
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_45
    addr: 0x4005cb9a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_46
    addr: 0x4005cb9c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_47
    addr: 0x4005cb9e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_48
    addr: 0x4005cba0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_49
    addr: 0x4005cba2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_50
    addr: 0x4005cba4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_51
    addr: 0x4005cba6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_52
    addr: 0x4005cba8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_53
    addr: 0x4005cbaa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_54
    addr: 0x4005cbac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_55
    addr: 0x4005cbae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_56
    addr: 0x4005cbb0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_57
    addr: 0x4005cbb2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_58
    addr: 0x4005cbb4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_59
    addr: 0x4005cbb6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_60
    addr: 0x4005cbb8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_61
    addr: 0x4005cbba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_62
    addr: 0x4005cbbc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_63
    addr: 0x4005cbbe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_64
    addr: 0x4005cbc0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_65
    addr: 0x4005cbc2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_66
    addr: 0x4005cbc4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_67
    addr: 0x4005cbc6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_68
    addr: 0x4005cbc8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_69
    addr: 0x4005cbca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_70
    addr: 0x4005cbcc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_71
    addr: 0x4005cbce
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_72
    addr: 0x4005cbd0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_73
    addr: 0x4005cbd2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_74
    addr: 0x4005cbd4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_75
    addr: 0x4005cbd6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_76
    addr: 0x4005cbd8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_77
    addr: 0x4005cbda
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_78
    addr: 0x4005cbdc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_79
    addr: 0x4005cbde
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_80
    addr: 0x4005cbe0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_81
    addr: 0x4005cbe2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_82
    addr: 0x4005cbe4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_83
    addr: 0x4005cbe6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_84
    addr: 0x4005cbe8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_85
    addr: 0x4005cbea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_86
    addr: 0x4005cbec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_87
    addr: 0x4005cbee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_88
    addr: 0x4005cbf0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_89
    addr: 0x4005cbf2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_90
    addr: 0x4005cbf4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_91
    addr: 0x4005cbf6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_92
    addr: 0x4005cbf8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_93
    addr: 0x4005cbfa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_94
    addr: 0x4005cbfc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_95
    addr: 0x4005cbfe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_96
    addr: 0x4005cc00
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_97
    addr: 0x4005cc02
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_98
    addr: 0x4005cc04
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_99
    addr: 0x4005cc06
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_100
    addr: 0x4005cc08
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_101
    addr: 0x4005cc0a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_102
    addr: 0x4005cc0c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_103
    addr: 0x4005cc0e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_104
    addr: 0x4005cc10
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_105
    addr: 0x4005cc12
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_106
    addr: 0x4005cc14
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_107
    addr: 0x4005cc16
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_108
    addr: 0x4005cc18
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_109
    addr: 0x4005cc1a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_110
    addr: 0x4005cc1c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_111
    addr: 0x4005cc1e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_112
    addr: 0x4005cc20
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_113
    addr: 0x4005cc22
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_114
    addr: 0x4005cc24
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_115
    addr: 0x4005cc26
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_116
    addr: 0x4005cc28
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_117
    addr: 0x4005cc2a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_118
    addr: 0x4005cc2c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_119
    addr: 0x4005cc2e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_120
    addr: 0x4005cc30
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_121
    addr: 0x4005cc32
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_122
    addr: 0x4005cc34
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_123
    addr: 0x4005cc36
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_124
    addr: 0x4005cc38
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_125
    addr: 0x4005cc3a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_126
    addr: 0x4005cc3c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_127
    addr: 0x4005cc3e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_128
    addr: 0x4005cc40
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_129
    addr: 0x4005cc42
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_130
    addr: 0x4005cc44
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_131
    addr: 0x4005cc46
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_132
    addr: 0x4005cc48
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_133
    addr: 0x4005cc4a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_134
    addr: 0x4005cc4c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_135
    addr: 0x4005cc4e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_136
    addr: 0x4005cc50
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_137
    addr: 0x4005cc52
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_138
    addr: 0x4005cc54
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_139
    addr: 0x4005cc56
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_140
    addr: 0x4005cc58
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_141
    addr: 0x4005cc5a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_142
    addr: 0x4005cc5c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_143
    addr: 0x4005cc5e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_144
    addr: 0x4005cc60
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_145
    addr: 0x4005cc62
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_146
    addr: 0x4005cc64
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_147
    addr: 0x4005cc66
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_148
    addr: 0x4005cc68
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_149
    addr: 0x4005cc6a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_150
    addr: 0x4005cc6c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_151
    addr: 0x4005cc6e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_152
    addr: 0x4005cc70
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_153
    addr: 0x4005cc72
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_154
    addr: 0x4005cc74
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_155
    addr: 0x4005cc76
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_156
    addr: 0x4005cc78
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_157
    addr: 0x4005cc7a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_158
    addr: 0x4005cc7c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_159
    addr: 0x4005cc7e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_160
    addr: 0x4005cc80
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_161
    addr: 0x4005cc82
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_162
    addr: 0x4005cc84
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_163
    addr: 0x4005cc86
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_164
    addr: 0x4005cc88
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_165
    addr: 0x4005cc8a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_166
    addr: 0x4005cc8c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_167
    addr: 0x4005cc8e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_168
    addr: 0x4005cc90
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_169
    addr: 0x4005cc92
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_170
    addr: 0x4005cc94
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_171
    addr: 0x4005cc96
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_172
    addr: 0x4005cc98
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_173
    addr: 0x4005cc9a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_174
    addr: 0x4005cc9c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_175
    addr: 0x4005cc9e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_176
    addr: 0x4005cca0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_177
    addr: 0x4005cca2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_178
    addr: 0x4005cca4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_179
    addr: 0x4005cca6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_180
    addr: 0x4005cca8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_181
    addr: 0x4005ccaa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_182
    addr: 0x4005ccac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_183
    addr: 0x4005ccae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_184
    addr: 0x4005ccb0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_185
    addr: 0x4005ccb2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_186
    addr: 0x4005ccb4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_187
    addr: 0x4005ccb6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_188
    addr: 0x4005ccb8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_189
    addr: 0x4005ccba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_190
    addr: 0x4005ccbc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_191
    addr: 0x4005ccbe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_192
    addr: 0x4005ccc0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_193
    addr: 0x4005ccc2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_194
    addr: 0x4005ccc4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_195
    addr: 0x4005ccc6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_196
    addr: 0x4005ccc8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_197
    addr: 0x4005ccca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_198
    addr: 0x4005cccc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_199
    addr: 0x4005ccce
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_200
    addr: 0x4005ccd0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_201
    addr: 0x4005ccd2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_202
    addr: 0x4005ccd4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_203
    addr: 0x4005ccd6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_204
    addr: 0x4005ccd8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_205
    addr: 0x4005ccda
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_206
    addr: 0x4005ccdc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_207
    addr: 0x4005ccde
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_208
    addr: 0x4005cce0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_209
    addr: 0x4005cce2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_210
    addr: 0x4005cce4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_211
    addr: 0x4005cce6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_212
    addr: 0x4005cce8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_213
    addr: 0x4005ccea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_214
    addr: 0x4005ccec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_215
    addr: 0x4005ccee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_216
    addr: 0x4005ccf0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_217
    addr: 0x4005ccf2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_218
    addr: 0x4005ccf4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_219
    addr: 0x4005ccf6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_220
    addr: 0x4005ccf8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_221
    addr: 0x4005ccfa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_222
    addr: 0x4005ccfc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_223
    addr: 0x4005ccfe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_224
    addr: 0x4005cd00
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_225
    addr: 0x4005cd02
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_226
    addr: 0x4005cd04
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_227
    addr: 0x4005cd06
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_228
    addr: 0x4005cd08
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_229
    addr: 0x4005cd0a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_230
    addr: 0x4005cd0c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_231
    addr: 0x4005cd0e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_232
    addr: 0x4005cd10
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_233
    addr: 0x4005cd12
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_234
    addr: 0x4005cd14
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_235
    addr: 0x4005cd16
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_236
    addr: 0x4005cd18
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_237
    addr: 0x4005cd1a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_238
    addr: 0x4005cd1c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_239
    addr: 0x4005cd1e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_240
    addr: 0x4005cd20
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_241
    addr: 0x4005cd22
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_242
    addr: 0x4005cd24
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_243
    addr: 0x4005cd26
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_244
    addr: 0x4005cd28
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_245
    addr: 0x4005cd2a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_246
    addr: 0x4005cd2c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_247
    addr: 0x4005cd2e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_248
    addr: 0x4005cd30
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_249
    addr: 0x4005cd32
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_250
    addr: 0x4005cd34
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_251
    addr: 0x4005cd36
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_252
    addr: 0x4005cd38
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_253
    addr: 0x4005cd3a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_254
    addr: 0x4005cd3c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_255
    addr: 0x4005cd3e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_256
    addr: 0x4005cd40
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_257
    addr: 0x4005cd42
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_258
    addr: 0x4005cd44
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_259
    addr: 0x4005cd46
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_260
    addr: 0x4005cd48
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_261
    addr: 0x4005cd4a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_262
    addr: 0x4005cd4c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_263
    addr: 0x4005cd4e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_264
    addr: 0x4005cd50
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_265
    addr: 0x4005cd52
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_266
    addr: 0x4005cd54
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_267
    addr: 0x4005cd56
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_268
    addr: 0x4005cd58
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_269
    addr: 0x4005cd5a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_270
    addr: 0x4005cd5c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_271
    addr: 0x4005cd5e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_272
    addr: 0x4005cd60
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_273
    addr: 0x4005cd62
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_274
    addr: 0x4005cd64
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_275
    addr: 0x4005cd66
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_276
    addr: 0x4005cd68
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_277
    addr: 0x4005cd6a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_278
    addr: 0x4005cd6c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_279
    addr: 0x4005cd6e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_280
    addr: 0x4005cd70
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_281
    addr: 0x4005cd72
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_282
    addr: 0x4005cd74
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_283
    addr: 0x4005cd76
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_284
    addr: 0x4005cd78
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_285
    addr: 0x4005cd7a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_286
    addr: 0x4005cd7c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_287
    addr: 0x4005cd7e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_288
    addr: 0x4005cd80
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_289
    addr: 0x4005cd82
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_290
    addr: 0x4005cd84
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_291
    addr: 0x4005cd86
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_292
    addr: 0x4005cd88
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_293
    addr: 0x4005cd8a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_294
    addr: 0x4005cd8c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_295
    addr: 0x4005cd8e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_296
    addr: 0x4005cd90
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_297
    addr: 0x4005cd92
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_298
    addr: 0x4005cd94
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_299
    addr: 0x4005cd96
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_300
    addr: 0x4005cd98
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_301
    addr: 0x4005cd9a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_302
    addr: 0x4005cd9c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_303
    addr: 0x4005cd9e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_304
    addr: 0x4005cda0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_305
    addr: 0x4005cda2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_306
    addr: 0x4005cda4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_307
    addr: 0x4005cda6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_308
    addr: 0x4005cda8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_309
    addr: 0x4005cdaa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_310
    addr: 0x4005cdac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_311
    addr: 0x4005cdae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_312
    addr: 0x4005cdb0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_313
    addr: 0x4005cdb2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_314
    addr: 0x4005cdb4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_315
    addr: 0x4005cdb6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_316
    addr: 0x4005cdb8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_317
    addr: 0x4005cdba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_318
    addr: 0x4005cdbc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_319
    addr: 0x4005cdbe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_320
    addr: 0x4005cdc0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_321
    addr: 0x4005cdc2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_322
    addr: 0x4005cdc4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_323
    addr: 0x4005cdc6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_324
    addr: 0x4005cdc8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_325
    addr: 0x4005cdca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_326
    addr: 0x4005cdcc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_327
    addr: 0x4005cdce
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_328
    addr: 0x4005cdd0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_329
    addr: 0x4005cdd2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_330
    addr: 0x4005cdd4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_331
    addr: 0x4005cdd6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_332
    addr: 0x4005cdd8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_333
    addr: 0x4005cdda
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_334
    addr: 0x4005cddc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_335
    addr: 0x4005cdde
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_336
    addr: 0x4005cde0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_337
    addr: 0x4005cde2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_338
    addr: 0x4005cde4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_339
    addr: 0x4005cde6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_340
    addr: 0x4005cde8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_341
    addr: 0x4005cdea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_342
    addr: 0x4005cdec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_343
    addr: 0x4005cdee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_344
    addr: 0x4005cdf0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_345
    addr: 0x4005cdf2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_346
    addr: 0x4005cdf4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_347
    addr: 0x4005cdf6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_348
    addr: 0x4005cdf8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_349
    addr: 0x4005cdfa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_350
    addr: 0x4005cdfc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_351
    addr: 0x4005cdfe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_352
    addr: 0x4005ce00
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_353
    addr: 0x4005ce02
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_354
    addr: 0x4005ce04
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_355
    addr: 0x4005ce06
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_356
    addr: 0x4005ce08
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_357
    addr: 0x4005ce0a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_358
    addr: 0x4005ce0c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_359
    addr: 0x4005ce0e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_360
    addr: 0x4005ce10
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_361
    addr: 0x4005ce12
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_362
    addr: 0x4005ce14
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_363
    addr: 0x4005ce16
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_364
    addr: 0x4005ce18
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_365
    addr: 0x4005ce1a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_366
    addr: 0x4005ce1c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_367
    addr: 0x4005ce1e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_368
    addr: 0x4005ce20
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_369
    addr: 0x4005ce22
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_370
    addr: 0x4005ce24
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_371
    addr: 0x4005ce26
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_372
    addr: 0x4005ce28
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_373
    addr: 0x4005ce2a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_374
    addr: 0x4005ce2c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_375
    addr: 0x4005ce2e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_376
    addr: 0x4005ce30
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_377
    addr: 0x4005ce32
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_378
    addr: 0x4005ce34
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_379
    addr: 0x4005ce36
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_380
    addr: 0x4005ce38
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_381
    addr: 0x4005ce3a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_382
    addr: 0x4005ce3c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_383
    addr: 0x4005ce3e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_384
    addr: 0x4005ce40
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_385
    addr: 0x4005ce42
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_386
    addr: 0x4005ce44
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_387
    addr: 0x4005ce46
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_388
    addr: 0x4005ce48
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_389
    addr: 0x4005ce4a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_390
    addr: 0x4005ce4c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_391
    addr: 0x4005ce4e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_392
    addr: 0x4005ce50
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_393
    addr: 0x4005ce52
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_394
    addr: 0x4005ce54
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_395
    addr: 0x4005ce56
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_396
    addr: 0x4005ce58
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_397
    addr: 0x4005ce5a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_398
    addr: 0x4005ce5c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_399
    addr: 0x4005ce5e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_400
    addr: 0x4005ce60
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_401
    addr: 0x4005ce62
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_402
    addr: 0x4005ce64
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_403
    addr: 0x4005ce66
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_404
    addr: 0x4005ce68
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_405
    addr: 0x4005ce6a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_406
    addr: 0x4005ce6c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_407
    addr: 0x4005ce6e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_408
    addr: 0x4005ce70
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_409
    addr: 0x4005ce72
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_410
    addr: 0x4005ce74
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_411
    addr: 0x4005ce76
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_412
    addr: 0x4005ce78
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_413
    addr: 0x4005ce7a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_414
    addr: 0x4005ce7c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_415
    addr: 0x4005ce7e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_416
    addr: 0x4005ce80
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_417
    addr: 0x4005ce82
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_418
    addr: 0x4005ce84
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_419
    addr: 0x4005ce86
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_420
    addr: 0x4005ce88
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_421
    addr: 0x4005ce8a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_422
    addr: 0x4005ce8c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_423
    addr: 0x4005ce8e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_424
    addr: 0x4005ce90
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_425
    addr: 0x4005ce92
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_426
    addr: 0x4005ce94
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_427
    addr: 0x4005ce96
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_428
    addr: 0x4005ce98
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_429
    addr: 0x4005ce9a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_430
    addr: 0x4005ce9c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_431
    addr: 0x4005ce9e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_432
    addr: 0x4005cea0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_433
    addr: 0x4005cea2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_434
    addr: 0x4005cea4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_435
    addr: 0x4005cea6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_436
    addr: 0x4005cea8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_437
    addr: 0x4005ceaa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_438
    addr: 0x4005ceac
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_439
    addr: 0x4005ceae
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_440
    addr: 0x4005ceb0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_441
    addr: 0x4005ceb2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_442
    addr: 0x4005ceb4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_443
    addr: 0x4005ceb6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_444
    addr: 0x4005ceb8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_445
    addr: 0x4005ceba
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_446
    addr: 0x4005cebc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_447
    addr: 0x4005cebe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_448
    addr: 0x4005cec0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_449
    addr: 0x4005cec2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_450
    addr: 0x4005cec4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_451
    addr: 0x4005cec6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_452
    addr: 0x4005cec8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_453
    addr: 0x4005ceca
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_454
    addr: 0x4005cecc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_455
    addr: 0x4005cece
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_456
    addr: 0x4005ced0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_457
    addr: 0x4005ced2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_458
    addr: 0x4005ced4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_459
    addr: 0x4005ced6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_460
    addr: 0x4005ced8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_461
    addr: 0x4005ceda
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_462
    addr: 0x4005cedc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_463
    addr: 0x4005cede
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_464
    addr: 0x4005cee0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_465
    addr: 0x4005cee2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_466
    addr: 0x4005cee4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_467
    addr: 0x4005cee6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_468
    addr: 0x4005cee8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_469
    addr: 0x4005ceea
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_470
    addr: 0x4005ceec
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_471
    addr: 0x4005ceee
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_472
    addr: 0x4005cef0
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_473
    addr: 0x4005cef2
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_474
    addr: 0x4005cef4
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_475
    addr: 0x4005cef6
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_476
    addr: 0x4005cef8
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_477
    addr: 0x4005cefa
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_478
    addr: 0x4005cefc
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_479
    addr: 0x4005cefe
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_480
    addr: 0x4005cf00
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_481
    addr: 0x4005cf02
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_482
    addr: 0x4005cf04
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_483
    addr: 0x4005cf06
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_484
    addr: 0x4005cf08
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_485
    addr: 0x4005cf0a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_486
    addr: 0x4005cf0c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_487
    addr: 0x4005cf0e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_488
    addr: 0x4005cf10
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_489
    addr: 0x4005cf12
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_490
    addr: 0x4005cf14
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_491
    addr: 0x4005cf16
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_492
    addr: 0x4005cf18
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_493
    addr: 0x4005cf1a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_494
    addr: 0x4005cf1c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_495
    addr: 0x4005cf1e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_496
    addr: 0x4005cf20
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_497
    addr: 0x4005cf22
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_498
    addr: 0x4005cf24
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_499
    addr: 0x4005cf26
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_500
    addr: 0x4005cf28
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_501
    addr: 0x4005cf2a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_502
    addr: 0x4005cf2c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_503
    addr: 0x4005cf2e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_504
    addr: 0x4005cf30
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_505
    addr: 0x4005cf32
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_506
    addr: 0x4005cf34
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_507
    addr: 0x4005cf36
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_508
    addr: 0x4005cf38
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_509
    addr: 0x4005cf3a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_510
    addr: 0x4005cf3c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_511
    addr: 0x4005cf3e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_512
    addr: 0x4005cf40
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_513
    addr: 0x4005cf42
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_514
    addr: 0x4005cf44
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_515
    addr: 0x4005cf46
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_516
    addr: 0x4005cf48
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_517
    addr: 0x4005cf4a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_518
    addr: 0x4005cf4c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_519
    addr: 0x4005cf4e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_520
    addr: 0x4005cf50
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_521
    addr: 0x4005cf52
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_522
    addr: 0x4005cf54
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_523
    addr: 0x4005cf56
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_524
    addr: 0x4005cf58
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_525
    addr: 0x4005cf5a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_526
    addr: 0x4005cf5c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_527
    addr: 0x4005cf5e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_528
    addr: 0x4005cf60
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_529
    addr: 0x4005cf62
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_530
    addr: 0x4005cf64
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_531
    addr: 0x4005cf66
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_532
    addr: 0x4005cf68
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_533
    addr: 0x4005cf6a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_534
    addr: 0x4005cf6c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_535
    addr: 0x4005cf6e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_536
    addr: 0x4005cf70
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_537
    addr: 0x4005cf72
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_538
    addr: 0x4005cf74
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_539
    addr: 0x4005cf76
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_540
    addr: 0x4005cf78
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_541
    addr: 0x4005cf7a
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_542
    addr: 0x4005cf7c
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_RAM_1_543
    addr: 0x4005cf7e
    size_bits: 16
    description: Shared Packet RAM for multiple Link Layer usage.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LSBYTE
      bit_offset: 0
      bit_width: 8
      description: LSBYTE
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSBYTE
      bit_offset: 8
      bit_width: 8
      description: MSBYTE
      read_allowed: true
      write_allowed: true
- !Module
  name: ZLL_REGS
  description: ZLL
  base_addr: 0x4005d000
  size: 0x200
  registers:
  - !Register
    name: IRQSTS
    addr: 0x4005d000
    size_bits: 32
    description: INTERRUPT REQUEST STATUS
    read_allowed: true
    write_allowed: true
    reset_value: 0xf00000
    fields:
    - !Field
      name: SEQIRQ
      bit_offset: 0
      bit_width: 1
      description: Sequencer IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXIRQ
      bit_offset: 1
      bit_width: 1
      description: TX IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXIRQ
      bit_offset: 2
      bit_width: 1
      description: RX IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCAIRQ
      bit_offset: 3
      bit_width: 1
      description: CCA IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXWTRMRKIRQ
      bit_offset: 4
      bit_width: 1
      description: Receive Watermark IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FILTERFAIL_IRQ
      bit_offset: 5
      bit_width: 1
      description: Filter Fail IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_IRQ
      bit_offset: 6
      bit_width: 1
      description: PLL Unlock IRQ
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_FRM_PEND
      bit_offset: 7
      bit_width: 1
      description: RX Frame Pending
      read_allowed: true
      write_allowed: false
    - !Field
      name: WAKE_IRQ
      bit_offset: 8
      bit_width: 1
      description: WAKE Interrupt Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ
      bit_offset: 10
      bit_width: 1
      description: TSM IRQ
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENH_PKT_STATUS
      bit_offset: 11
      bit_width: 1
      description: Enhanced Packet Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PI
      bit_offset: 12
      bit_width: 1
      description: Poll Indication
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRCADDR
      bit_offset: 13
      bit_width: 1
      description: Source Address Match Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA
      bit_offset: 14
      bit_width: 1
      description: CCA Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRCVALID
      bit_offset: 15
      bit_width: 1
      description: CRC Valid Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR1IRQ
      bit_offset: 16
      bit_width: 1
      description: Timer 1 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR2IRQ
      bit_offset: 17
      bit_width: 1
      description: Timer 2 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR3IRQ
      bit_offset: 18
      bit_width: 1
      description: Timer 3 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR4IRQ
      bit_offset: 19
      bit_width: 1
      description: Timer 4 IRQ
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMR1MSK
      bit_offset: 20
      bit_width: 1
      description: Timer Comperator 1 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR2MSK
      bit_offset: 21
      bit_width: 1
      description: Timer Comperator 2 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR3MSK
      bit_offset: 22
      bit_width: 1
      description: Timer Comperator 3 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR4MSK
      bit_offset: 23
      bit_width: 1
      description: Timer Comperator 4 Interrupt Mask bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_FRAME_LENGTH
      bit_offset: 24
      bit_width: 7
      description: Receive Frame Length
      read_allowed: true
      write_allowed: false
  - !Register
    name: PHY_CTRL
    addr: 0x4005d004
    size_bits: 32
    description: PHY CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x805ff00
    fields:
    - !Field
      name: XCVSEQ
      bit_offset: 0
      bit_width: 3
      description: Zigbee Transceiver Sequence Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
    - !Field
      name: AUTOACK
      bit_offset: 3
      bit_width: 1
      description: Auto Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXACKRQD
      bit_offset: 4
      bit_width: 1
      description: Receive Acknowledge Frame required
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCABFRTX
      bit_offset: 5
      bit_width: 1
      description: CCA Before TX
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOTTED
      bit_offset: 6
      bit_width: 1
      description: Slotted Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMRTRIGEN
      bit_offset: 7
      bit_width: 1
      description: Timer2 Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEQMSK
      bit_offset: 8
      bit_width: 1
      description: Sequencer Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXMSK
      bit_offset: 9
      bit_width: 1
      description: TX Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXMSK
      bit_offset: 10
      bit_width: 1
      description: RX Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCAMSK
      bit_offset: 11
      bit_width: 1
      description: CCA Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WMRK_MSK
      bit_offset: 12
      bit_width: 1
      description: RX Watermark Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FILTERFAIL_MSK
      bit_offset: 13
      bit_width: 1
      description: FilterFail Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_MSK
      bit_offset: 14
      bit_width: 1
      description: PLL Unlock Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_MSK
      bit_offset: 15
      bit_width: 1
      description: CRC Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE_MSK
      bit_offset: 16
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_MSK
      bit_offset: 18
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR1CMP_EN
      bit_offset: 20
      bit_width: 1
      description: Timer 1 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR2CMP_EN
      bit_offset: 21
      bit_width: 1
      description: Timer 2 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR3CMP_EN
      bit_offset: 22
      bit_width: 1
      description: Timer 3 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR4CMP_EN
      bit_offset: 23
      bit_width: 1
      description: Timer 4 Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC2PRIME_EN
      bit_offset: 24
      bit_width: 1
      description: Timer 2 Prime Compare Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PROMISCUOUS
      bit_offset: 25
      bit_width: 1
      description: Promiscuous Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCATYPE
      bit_offset: 27
      bit_width: 2
      description: Clear Channel Assessment Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: PANCORDNTR0
      bit_offset: 29
      bit_width: 1
      description: Device is a PAN Coordinator on PAN0
      read_allowed: true
      write_allowed: true
    - !Field
      name: TC3TMOUT
      bit_offset: 30
      bit_width: 1
      description: TMR3 Timeout Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRCV_MSK
      bit_offset: 31
      bit_width: 1
      description: Transceiver Global Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EVENT_TMR
    addr: 0x4005d008
    size_bits: 32
    description: EVENT TIMER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENT_TMR_LD
      bit_offset: 0
      bit_width: 1
      description: Event Timer Load Enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: EVENT_TMR_ADD
      bit_offset: 1
      bit_width: 1
      description: Event Timer Add Enable
      read_allowed: false
      write_allowed: true
    - !Field
      name: EVENT_TMR_FRAC
      bit_offset: 4
      bit_width: 4
      description: Event Timer Fractional Component
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_TMR
      bit_offset: 8
      bit_width: 24
      description: Event Timer Integer Component
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMESTAMP
    addr: 0x4005d00c
    size_bits: 32
    description: TIMESTAMP
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TIMESTAMP
      bit_offset: 0
      bit_width: 24
      description: Timestamp
      read_allowed: true
      write_allowed: false
  - !Register
    name: T1CMP
    addr: 0x4005d010
    size_bits: 32
    description: T1 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T1CMP
      bit_offset: 0
      bit_width: 24
      description: TMR1 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T2CMP
    addr: 0x4005d014
    size_bits: 32
    description: T2 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T2CMP
      bit_offset: 0
      bit_width: 24
      description: TMR2 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T2PRIMECMP
    addr: 0x4005d018
    size_bits: 32
    description: T2 PRIME COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: T2PRIMECMP
      bit_offset: 0
      bit_width: 16
      description: TMR2 Prime Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T3CMP
    addr: 0x4005d01c
    size_bits: 32
    description: T3 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T3CMP
      bit_offset: 0
      bit_width: 24
      description: TMR3 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: T4CMP
    addr: 0x4005d020
    size_bits: 32
    description: T4 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T4CMP
      bit_offset: 0
      bit_width: 24
      description: TMR4 Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PA_PWR
    addr: 0x4005d024
    size_bits: 32
    description: PA POWER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PA_PWR
      bit_offset: 0
      bit_width: 6
      description: PA Power
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHANNEL_NUM0
    addr: 0x4005d028
    size_bits: 32
    description: CHANNEL NUMBER 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x12
    fields:
    - !Field
      name: CHANNEL_NUM0
      bit_offset: 0
      bit_width: 7
      description: Channel Number for PAN0
      read_allowed: true
      write_allowed: true
  - !Register
    name: LQI_AND_RSSI
    addr: 0x4005d02c
    size_bits: 32
    description: LQI AND RSSI
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LQI_VALUE
      bit_offset: 0
      bit_width: 8
      description: LQI Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: RSSI
      bit_offset: 8
      bit_width: 8
      description: RSSI Value
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA1_ED_FNL
      bit_offset: 16
      bit_width: 8
      description: Final Result for CCA Mode 1 and Energy Detect
      read_allowed: true
      write_allowed: false
  - !Register
    name: MACSHORTADDRS0
    addr: 0x4005d030
    size_bits: 32
    description: MAC SHORT ADDRESS 0
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACPANID0
      bit_offset: 0
      bit_width: 16
      description: MAC PAN ID for PAN0
      read_allowed: true
      write_allowed: true
    - !Field
      name: MACSHORTADDRS0
      bit_offset: 16
      bit_width: 16
      description: MAC SHORT ADDRESS FOR PAN0
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS0_LSB
    addr: 0x4005d034
    size_bits: 32
    description: MAC LONG ADDRESS 0 LSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS0_LSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN0 LSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS0_MSB
    addr: 0x4005d038
    size_bits: 32
    description: MAC LONG ADDRESS 0 MSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS0_MSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN0 MSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_FRAME_FILTER
    addr: 0x4005d03c
    size_bits: 32
    description: RECEIVE FRAME FILTER
    read_allowed: true
    write_allowed: true
    reset_value: 0x30f
    fields:
    - !Field
      name: BEACON_FT
      bit_offset: 0
      bit_width: 1
      description: Beacon Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DATA_FT
      bit_offset: 1
      bit_width: 1
      description: Data Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACK_FT
      bit_offset: 2
      bit_width: 1
      description: Ack Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMD_FT
      bit_offset: 3
      bit_width: 1
      description: MAC Command Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LLDN_FT
      bit_offset: 4
      bit_width: 1
      description: LLDN Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MULTIPURPOSE_FT
      bit_offset: 5
      bit_width: 1
      description: Multipurpose Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NS_FT
      bit_offset: 6
      bit_width: 1
      description: '"Not Specified" Frame Type Enable'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXTENDED_FT
      bit_offset: 7
      bit_width: 1
      description: Extended Frame Type Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRM_VER_FILTER
      bit_offset: 8
      bit_width: 4
      description: Frame Version selector.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACTIVE_PROMISCUOUS
      bit_offset: 14
      bit_width: 1
      description: Active Promiscuous
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXTENDED_FCS_CHK
      bit_offset: 15
      bit_width: 1
      description: Verify FCS on Frame Type Extended
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FV2_BEACON_RECD
      bit_offset: 16
      bit_width: 1
      description: Frame Version 2 Beacon Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FV2_DATA_RECD
      bit_offset: 17
      bit_width: 1
      description: Frame Version 2 Data Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FV2_ACK_RECD
      bit_offset: 18
      bit_width: 1
      description: Frame Version 2 Acknowledge Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FV2_CMD_RECD
      bit_offset: 19
      bit_width: 1
      description: Frame Version 2 MAC Command Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LLDN_RECD
      bit_offset: 20
      bit_width: 1
      description: LLDN Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MULTIPURPOSE_RECD
      bit_offset: 21
      bit_width: 1
      description: Multipurpose Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXTENDED_RECD
      bit_offset: 23
      bit_width: 1
      description: Extended Packet Received
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CCA_LQI_CTRL
    addr: 0x4005d040
    size_bits: 32
    description: CCA AND LQI CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x866004b
    fields:
    - !Field
      name: CCA1_THRESH
      bit_offset: 0
      bit_width: 8
      description: CCA Mode 1 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: LQI_OFFSET_COMP
      bit_offset: 16
      bit_width: 8
      description: LQI Offset Compensation
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCA3_AND_NOT_OR
      bit_offset: 27
      bit_width: 1
      description: CCA Mode 3 AND not OR
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CCA2_CTRL
    addr: 0x4005d044
    size_bits: 32
    description: CCA2 CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x8230
    fields:
    - !Field
      name: CCA2_NUM_CORR_PEAKS
      bit_offset: 0
      bit_width: 4
      description: CCA Mode 2 Number of Correlation Peaks Detected
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCA2_MIN_NUM_CORR_TH
      bit_offset: 4
      bit_width: 3
      description: CCA Mode 2 Threshold Number of Correlation Peaks
      read_allowed: true
      write_allowed: true
    - !Field
      name: CCA2_CORR_THRESH
      bit_offset: 8
      bit_width: 8
      description: CCA Mode 2 Correlation Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSM_CTRL
    addr: 0x4005d04c
    size_bits: 32
    description: DSM CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ZIGBEE_SLEEP_EN
      bit_offset: 0
      bit_width: 1
      description: Zigbee sleep enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: BSM_CTRL
    addr: 0x4005d050
    size_bits: 32
    description: BSM CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BSM_EN
      bit_offset: 0
      bit_width: 1
      description: BSM Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MACSHORTADDRS1
    addr: 0x4005d054
    size_bits: 32
    description: MAC SHORT ADDRESS FOR PAN1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACPANID1
      bit_offset: 0
      bit_width: 16
      description: MAC PAN ID for PAN1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MACSHORTADDRS1
      bit_offset: 16
      bit_width: 16
      description: MAC SHORT ADDRESS for PAN1
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS1_LSB
    addr: 0x4005d058
    size_bits: 32
    description: MAC LONG ADDRESS 1 LSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS1_LSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN1 LSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: MACLONGADDRS1_MSB
    addr: 0x4005d05c
    size_bits: 32
    description: MAC LONG ADDRESS 1 MSB
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: MACLONGADDRS1_MSB
      bit_offset: 0
      bit_width: 32
      description: MAC LONG ADDRESS for PAN1 MSB
      read_allowed: true
      write_allowed: true
  - !Register
    name: DUAL_PAN_CTRL
    addr: 0x4005d060
    size_bits: 32
    description: DUAL PAN CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACTIVE_NETWORK
      bit_offset: 0
      bit_width: 1
      description: Active Network Selector
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DUAL_PAN_AUTO
      bit_offset: 1
      bit_width: 1
      description: Activates automatic Dual PAN operating mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: PANCORDNTR1
      bit_offset: 2
      bit_width: 1
      description: Device is a PAN Coordinator on PAN1
      read_allowed: true
      write_allowed: true
    - !Field
      name: CURRENT_NETWORK
      bit_offset: 3
      bit_width: 1
      description: Indicates which PAN is currently selected by hardware
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ZB_DP_CHAN_OVRD_EN
      bit_offset: 4
      bit_width: 1
      description: Dual PAN Channel Override Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ZB_DP_CHAN_OVRD_SEL
      bit_offset: 5
      bit_width: 1
      description: Dual PAN Channel Override Selector
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUAL_PAN_DWELL
      bit_offset: 8
      bit_width: 8
      description: Dual PAN Channel Frequency Dwell Time
      read_allowed: true
      write_allowed: true
    - !Field
      name: DUAL_PAN_REMAIN
      bit_offset: 16
      bit_width: 6
      description: Time Remaining before next PAN switch in auto Dual PAN mode
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECD_ON_PAN0
      bit_offset: 22
      bit_width: 1
      description: Last Packet was Received on PAN0
      read_allowed: true
      write_allowed: false
    - !Field
      name: RECD_ON_PAN1
      bit_offset: 23
      bit_width: 1
      description: Last Packet was Received on PAN1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CHANNEL_NUM1
    addr: 0x4005d064
    size_bits: 32
    description: CHANNEL NUMBER 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: CHANNEL_NUM1
      bit_offset: 0
      bit_width: 7
      description: Channel Number for PAN1
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAM_CTRL
    addr: 0x4005d068
    size_bits: 32
    description: SAM CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x80804000
    fields:
    - !Field
      name: SAP0_EN
      bit_offset: 0
      bit_width: 1
      description: Enables SAP0 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAA0_EN
      bit_offset: 1
      bit_width: 1
      description: Enables SAA0 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAP1_EN
      bit_offset: 2
      bit_width: 1
      description: Enables SAP1 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAA1_EN
      bit_offset: 3
      bit_width: 1
      description: Enables SAA1 Partition of the SAM Table
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SAA0_START
      bit_offset: 8
      bit_width: 8
      description: First Index of SAA0 partition
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAP1_START
      bit_offset: 16
      bit_width: 8
      description: First Index of SAP1 partition
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAA1_START
      bit_offset: 24
      bit_width: 8
      description: First Index of SAA1 partition
      read_allowed: true
      write_allowed: true
  - !Register
    name: SAM_TABLE
    addr: 0x4005d06c
    size_bits: 32
    description: SOURCE ADDRESS MANAGEMENT TABLE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAM_INDEX
      bit_offset: 0
      bit_width: 7
      description: Contains the SAM table index to be enabled or invalidated
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAM_INDEX_WR
      bit_offset: 7
      bit_width: 1
      description: Enables SAM Table Contents to be updated
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAM_CHECKSUM
      bit_offset: 8
      bit_width: 16
      description: Software-computed source address checksum, to be installed into
        a table index
      read_allowed: true
      write_allowed: true
    - !Field
      name: SAM_INDEX_INV
      bit_offset: 24
      bit_width: 1
      description: Invalidate the SAM table index selected by SAM_INDEX
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAM_INDEX_EN
      bit_offset: 25
      bit_width: 1
      description: Enable the SAM table index selected by SAM_INDEX
      read_allowed: false
      write_allowed: true
    - !Field
      name: ACK_FRM_PND
      bit_offset: 26
      bit_width: 1
      description: State of AutoTxAck FramePending field when SAM Accelleration is
        Disabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: ACK_FRM_PND_CTRL
      bit_offset: 27
      bit_width: 1
      description: Manual Control for AutoTxAck FramePending field
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIND_FREE_IDX
      bit_offset: 28
      bit_width: 1
      description: Find First Free Index
      read_allowed: false
      write_allowed: true
    - !Field
      name: INVALIDATE_ALL
      bit_offset: 29
      bit_width: 1
      description: Invalidate Entire SAM Table
      read_allowed: false
      write_allowed: true
    - !Field
      name: SAM_BUSY
      bit_offset: 31
      bit_width: 1
      description: SAM Table Update Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAM_MATCH
    addr: 0x4005d070
    size_bits: 32
    description: SOURCE ADDRESS MANAGEMENT MATCH
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAP0_MATCH
      bit_offset: 0
      bit_width: 7
      description: Index in the SAP0 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP0_ADDR_PRESENT
      bit_offset: 7
      bit_width: 1
      description: A Checksum Match is Present in the SAP0 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA0_MATCH
      bit_offset: 8
      bit_width: 7
      description: Index in the SAA0 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA0_ADDR_ABSENT
      bit_offset: 15
      bit_width: 1
      description: A Checksum Match is Absent in the SAA0 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP1_MATCH
      bit_offset: 16
      bit_width: 7
      description: Index in the SAP1 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP1_ADDR_PRESENT
      bit_offset: 23
      bit_width: 1
      description: A Checksum Match is Present in the SAP1 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA1_MATCH
      bit_offset: 24
      bit_width: 7
      description: Index in the SAA1 Partition of the SAM Table corresponding to the
        first checksum match
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA1_ADDR_ABSENT
      bit_offset: 31
      bit_width: 1
      description: A Checksum Match is Absent in the SAP1 Partition of the SAM Table
      read_allowed: true
      write_allowed: false
  - !Register
    name: SAM_FREE_IDX
    addr: 0x4005d074
    size_bits: 32
    description: SAM FREE INDEX
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SAP0_1ST_FREE_IDX
      bit_offset: 0
      bit_width: 8
      description: First non-enabled (invalid) index in the SAP0 partition
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA0_1ST_FREE_IDX
      bit_offset: 8
      bit_width: 8
      description: First non-enabled (invalid) index in the SAA0 partition
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAP1_1ST_FREE_IDX
      bit_offset: 16
      bit_width: 8
      description: First non-enabled (invalid) index in the SAP1 partition
      read_allowed: true
      write_allowed: false
    - !Field
      name: SAA1_1ST_FREE_IDX
      bit_offset: 24
      bit_width: 8
      description: First non-enabled (invalid) index in the SAA1 partition
      read_allowed: true
      write_allowed: false
  - !Register
    name: SEQ_CTRL_STS
    addr: 0x4005d078
    size_bits: 32
    description: SEQUENCE CONTROL AND STATUS
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: CLR_NEW_SEQ_INHIBIT
      bit_offset: 2
      bit_width: 1
      description: Overrides the automatic hardware locking of the programmed XCVSEQ
        while an autosequence is underway
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_TMR_DO_NOT_LATCH
      bit_offset: 3
      bit_width: 1
      description: Overrides the automatic hardware latching of the Event Timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: LATCH_PREAMBLE
      bit_offset: 4
      bit_width: 1
      description: Stickiness Control for Preamble Detection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NO_RX_RECYCLE
      bit_offset: 5
      bit_width: 1
      description: Disable Automatic RX Sequence Recycling
      read_allowed: true
      write_allowed: true
    - !Field
      name: FORCE_CRC_ERROR
      bit_offset: 6
      bit_width: 1
      description: Induce a CRC Error in Transmitted Packets
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CONTINUOUS_EN
      bit_offset: 7
      bit_width: 1
      description: Enable Continuous TX or RX Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XCVSEQ_ACTUAL
      bit_offset: 8
      bit_width: 3
      description: Indicates the programmed sequence that has been recognized by the
        ZSM Sequence Manager
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEQ_IDLE
      bit_offset: 11
      bit_width: 1
      description: ZSM Sequence Idle Indicator
      read_allowed: true
      write_allowed: false
    - !Field
      name: NEW_SEQ_INHIBIT
      bit_offset: 12
      bit_width: 1
      description: New Sequence Inhibit
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_TIMEOUT_PENDING
      bit_offset: 13
      bit_width: 1
      description: Indicates a TMR3 RX Timeout is Pending
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_MODE
      bit_offset: 14
      bit_width: 1
      description: RX Operation in Progress
      read_allowed: true
      write_allowed: false
    - !Field
      name: TMR2_SEQ_TRIG_ARMED
      bit_offset: 15
      bit_width: 1
      description: indicates that TMR2 has been programmed and is armed to trigger
        a new autosequence
      read_allowed: true
      write_allowed: false
    - !Field
      name: SEQ_T_STATUS
      bit_offset: 16
      bit_width: 6
      description: Status of the just-completed or ongoing Sequence T or Sequence
        TR
      read_allowed: true
      write_allowed: false
    - !Field
      name: SW_ABORTED
      bit_offset: 24
      bit_width: 1
      description: Autosequence has terminated due to a Software abort.
      read_allowed: true
      write_allowed: false
    - !Field
      name: TC3_ABORTED
      bit_offset: 25
      bit_width: 1
      description: autosequence has terminated due to an TMR3 timeout
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL_ABORTED
      bit_offset: 26
      bit_width: 1
      description: Autosequence has terminated due to an PLL unlock event
      read_allowed: true
      write_allowed: false
  - !Register
    name: ACKDELAY
    addr: 0x4005d07c
    size_bits: 32
    description: ACK DELAY
    read_allowed: true
    write_allowed: true
    reset_value: 0x7
    fields:
    - !Field
      name: ACKDELAY
      bit_offset: 0
      bit_width: 6
      description: ACK Delay
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXDELAY
      bit_offset: 8
      bit_width: 6
      description: TX Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTERFAIL_CODE
    addr: 0x4005d080
    size_bits: 32
    description: FILTER FAIL CODE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTERFAIL_CODE
      bit_offset: 0
      bit_width: 10
      description: Filter Fail Code
      read_allowed: true
      write_allowed: false
    - !Field
      name: FILTERFAIL_PAN_SEL
      bit_offset: 15
      bit_width: 1
      description: PAN Selector for Filter Fail Code
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RX_WTR_MARK
    addr: 0x4005d084
    size_bits: 32
    description: RECEIVE WATER MARK
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: RX_WTR_MARK
      bit_offset: 0
      bit_width: 8
      description: RECEIVE WATER MARK
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLOT_PRELOAD
    addr: 0x4005d08c
    size_bits: 32
    description: SLOT PRELOAD
    read_allowed: true
    write_allowed: true
    reset_value: 0x74
    fields:
    - !Field
      name: SLOT_PRELOAD
      bit_offset: 0
      bit_width: 8
      description: Slotted Mode Preload
      read_allowed: true
      write_allowed: true
  - !Register
    name: SEQ_STATE
    addr: 0x4005d090
    size_bits: 32
    description: 802.15.4 SEQUENCE STATE
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEQ_STATE
      bit_offset: 0
      bit_width: 5
      description: ZSM Sequence State
      read_allowed: true
      write_allowed: false
    - !Field
      name: PREAMBLE_DET
      bit_offset: 8
      bit_width: 1
      description: Preamble Detected
      read_allowed: true
      write_allowed: false
    - !Field
      name: SFD_DET
      bit_offset: 9
      bit_width: 1
      description: SFD Detected
      read_allowed: true
      write_allowed: false
    - !Field
      name: FILTERFAIL_FLAG_SEL
      bit_offset: 10
      bit_width: 1
      description: Consolidated Filter Fail Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRCVALID
      bit_offset: 11
      bit_width: 1
      description: CRC Valid Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_ABORT
      bit_offset: 12
      bit_width: 1
      description: Raw PLL Abort Signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: PLL_ABORTED
      bit_offset: 13
      bit_width: 1
      description: Autosequence has terminated due to an PLL unlock event
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_BYTE_COUNT
      bit_offset: 16
      bit_width: 8
      description: Realtime Received Byte Count
      read_allowed: true
      write_allowed: false
    - !Field
      name: CCCA_BUSY_CNT
      bit_offset: 24
      bit_width: 6
      description: Number of CCA Measurements resulting in Busy Channel
      read_allowed: true
      write_allowed: false
  - !Register
    name: TMR_PRESCALE
    addr: 0x4005d094
    size_bits: 32
    description: TIMER PRESCALER
    read_allowed: true
    write_allowed: true
    reset_value: 0x5
    fields:
    - !Field
      name: TMR_PRESCALE
      bit_offset: 0
      bit_width: 3
      description: Timer Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: LENIENCY_LSB
    addr: 0x4005d098
    size_bits: 32
    description: LENIENCY LSB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LENIENCY_LSB
      bit_offset: 0
      bit_width: 32
      description: Leniency LSB Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: LENIENCY_MSB
    addr: 0x4005d09c
    size_bits: 32
    description: LENIENCY MSB
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LENIENCY_MSB
      bit_offset: 0
      bit_width: 8
      description: Leniency MSB Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: PART_ID
    addr: 0x4005d0a0
    size_bits: 32
    description: PART ID
    read_allowed: true
    write_allowed: false
    reset_value: 0x2
    fields:
    - !Field
      name: PART_ID
      bit_offset: 0
      bit_width: 8
      description: 802.15.4 Part ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PKT_BUFFER_TX0
    addr: 0x4005d100
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX1
    addr: 0x4005d102
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX2
    addr: 0x4005d104
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX3
    addr: 0x4005d106
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX4
    addr: 0x4005d108
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX5
    addr: 0x4005d10a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX6
    addr: 0x4005d10c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX7
    addr: 0x4005d10e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX8
    addr: 0x4005d110
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX9
    addr: 0x4005d112
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX10
    addr: 0x4005d114
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX11
    addr: 0x4005d116
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX12
    addr: 0x4005d118
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX13
    addr: 0x4005d11a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX14
    addr: 0x4005d11c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX15
    addr: 0x4005d11e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX16
    addr: 0x4005d120
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX17
    addr: 0x4005d122
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX18
    addr: 0x4005d124
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX19
    addr: 0x4005d126
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX20
    addr: 0x4005d128
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX21
    addr: 0x4005d12a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX22
    addr: 0x4005d12c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX23
    addr: 0x4005d12e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX24
    addr: 0x4005d130
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX25
    addr: 0x4005d132
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX26
    addr: 0x4005d134
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX27
    addr: 0x4005d136
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX28
    addr: 0x4005d138
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX29
    addr: 0x4005d13a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX30
    addr: 0x4005d13c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX31
    addr: 0x4005d13e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX32
    addr: 0x4005d140
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX33
    addr: 0x4005d142
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX34
    addr: 0x4005d144
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX35
    addr: 0x4005d146
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX36
    addr: 0x4005d148
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX37
    addr: 0x4005d14a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX38
    addr: 0x4005d14c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX39
    addr: 0x4005d14e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX40
    addr: 0x4005d150
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX41
    addr: 0x4005d152
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX42
    addr: 0x4005d154
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX43
    addr: 0x4005d156
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX44
    addr: 0x4005d158
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX45
    addr: 0x4005d15a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX46
    addr: 0x4005d15c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX47
    addr: 0x4005d15e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX48
    addr: 0x4005d160
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX49
    addr: 0x4005d162
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX50
    addr: 0x4005d164
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX51
    addr: 0x4005d166
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX52
    addr: 0x4005d168
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX53
    addr: 0x4005d16a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX54
    addr: 0x4005d16c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX55
    addr: 0x4005d16e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX56
    addr: 0x4005d170
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX57
    addr: 0x4005d172
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX58
    addr: 0x4005d174
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX59
    addr: 0x4005d176
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX60
    addr: 0x4005d178
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX61
    addr: 0x4005d17a
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX62
    addr: 0x4005d17c
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_TX63
    addr: 0x4005d17e
    size_bits: 16
    description: Packet Buffer TX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_TX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX0
    addr: 0x4005d180
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX1
    addr: 0x4005d182
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX2
    addr: 0x4005d184
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX3
    addr: 0x4005d186
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX4
    addr: 0x4005d188
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX5
    addr: 0x4005d18a
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX6
    addr: 0x4005d18c
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX7
    addr: 0x4005d18e
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX8
    addr: 0x4005d190
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX9
    addr: 0x4005d192
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX10
    addr: 0x4005d194
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX11
    addr: 0x4005d196
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX12
    addr: 0x4005d198
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX13
    addr: 0x4005d19a
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX14
    addr: 0x4005d19c
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX15
    addr: 0x4005d19e
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX16
    addr: 0x4005d1a0
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX17
    addr: 0x4005d1a2
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX18
    addr: 0x4005d1a4
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX19
    addr: 0x4005d1a6
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX20
    addr: 0x4005d1a8
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX21
    addr: 0x4005d1aa
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX22
    addr: 0x4005d1ac
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX23
    addr: 0x4005d1ae
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX24
    addr: 0x4005d1b0
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX25
    addr: 0x4005d1b2
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX26
    addr: 0x4005d1b4
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX27
    addr: 0x4005d1b6
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX28
    addr: 0x4005d1b8
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX29
    addr: 0x4005d1ba
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX30
    addr: 0x4005d1bc
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX31
    addr: 0x4005d1be
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX32
    addr: 0x4005d1c0
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX33
    addr: 0x4005d1c2
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX34
    addr: 0x4005d1c4
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX35
    addr: 0x4005d1c6
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX36
    addr: 0x4005d1c8
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX37
    addr: 0x4005d1ca
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX38
    addr: 0x4005d1cc
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX39
    addr: 0x4005d1ce
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX40
    addr: 0x4005d1d0
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX41
    addr: 0x4005d1d2
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX42
    addr: 0x4005d1d4
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX43
    addr: 0x4005d1d6
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX44
    addr: 0x4005d1d8
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX45
    addr: 0x4005d1da
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX46
    addr: 0x4005d1dc
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX47
    addr: 0x4005d1de
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX48
    addr: 0x4005d1e0
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX49
    addr: 0x4005d1e2
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX50
    addr: 0x4005d1e4
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX51
    addr: 0x4005d1e6
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX52
    addr: 0x4005d1e8
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX53
    addr: 0x4005d1ea
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX54
    addr: 0x4005d1ec
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX55
    addr: 0x4005d1ee
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX56
    addr: 0x4005d1f0
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX57
    addr: 0x4005d1f2
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX58
    addr: 0x4005d1f4
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX59
    addr: 0x4005d1f6
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX60
    addr: 0x4005d1f8
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX61
    addr: 0x4005d1fa
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX62
    addr: 0x4005d1fc
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
  - !Register
    name: PKT_BUFFER_RX63
    addr: 0x4005d1fe
    size_bits: 16
    description: Packet Buffer RX
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PKT_BUFFER_RX
      bit_offset: 0
      bit_width: 16
      description: Packet Buffer Entry
      read_allowed: true
      write_allowed: true
- !Module
  name: ANT_REGS
  description: ANT
  base_addr: 0x4005e000
  size: 0x180
  registers:
  - !Register
    name: IRQ_CTRL
    addr: 0x4005e000
    size_bits: 32
    description: IRQ CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEQ_END_IRQ
      bit_offset: 0
      bit_width: 1
      description: Sequence End Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_IRQ
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_IRQ
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NTW_ADR_IRQ
      bit_offset: 3
      bit_width: 1
      description: Network Address Match Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T1_IRQ
      bit_offset: 4
      bit_width: 1
      description: Timer1 (T1) Compare Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T2_IRQ
      bit_offset: 5
      bit_width: 1
      description: Timer2 (T2) Compare Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_IRQ
      bit_offset: 6
      bit_width: 1
      description: PLL Unlock Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE_IRQ
      bit_offset: 7
      bit_width: 1
      description: Wake Interrrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WATERMARK_IRQ
      bit_offset: 8
      bit_width: 1
      description: RX Watermark Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ
      bit_offset: 9
      bit_width: 1
      description: TSM Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEQ_END_IRQ_EN
      bit_offset: 16
      bit_width: 1
      description: SEQ_END_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_IRQ_EN
      bit_offset: 17
      bit_width: 1
      description: TX_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: RX_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NTW_ADR_IRQ_EN
      bit_offset: 19
      bit_width: 1
      description: NTW_ADR_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T1_IRQ_EN
      bit_offset: 20
      bit_width: 1
      description: T1_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T2_IRQ_EN
      bit_offset: 21
      bit_width: 1
      description: T2_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_IRQ_EN
      bit_offset: 22
      bit_width: 1
      description: PLL_UNLOCK_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE_IRQ_EN
      bit_offset: 23
      bit_width: 1
      description: WAKE_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WATERMARK_IRQ_EN
      bit_offset: 24
      bit_width: 1
      description: RX_WATERMARK_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ_EN
      bit_offset: 25
      bit_width: 1
      description: TSM_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANT_IRQ_EN
      bit_offset: 26
      bit_width: 1
      description: ANT_IRQ Master Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_IGNORE
      bit_offset: 27
      bit_width: 1
      description: CRC Ignore
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_VALID
      bit_offset: 31
      bit_width: 1
      description: CRC Valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EVENT_TMR
    addr: 0x4005e004
    size_bits: 32
    description: EVENT TIMER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENT_TMR
      bit_offset: 0
      bit_width: 24
      description: Event Timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_TMR_LD
      bit_offset: 24
      bit_width: 1
      description: Event Timer Load
      read_allowed: false
      write_allowed: true
    - !Field
      name: EVENT_TMR_ADD
      bit_offset: 25
      bit_width: 1
      description: Event Timer Add
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1_CMP
    addr: 0x4005e008
    size_bits: 32
    description: T1 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T1_CMP
      bit_offset: 0
      bit_width: 24
      description: Timer1 (T1) Compare Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_CMP_EN
      bit_offset: 24
      bit_width: 1
      description: Timer1 (T1) Compare Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: T2_CMP
    addr: 0x4005e00c
    size_bits: 32
    description: T2 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T2_CMP
      bit_offset: 0
      bit_width: 24
      description: Timer2 (T2) Compare Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: T2_CMP_EN
      bit_offset: 24
      bit_width: 1
      description: Timer2 (T2) Compare Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMESTAMP
    addr: 0x4005e010
    size_bits: 32
    description: TIMESTAMP
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TIMESTAMP
      bit_offset: 0
      bit_width: 24
      description: Received Packet Timestamp
      read_allowed: true
      write_allowed: false
  - !Register
    name: XCVR_CTRL
    addr: 0x4005e014
    size_bits: 32
    description: TRANSCEIVER CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x121200
    fields:
    - !Field
      name: SEQCMD
      bit_offset: 0
      bit_width: 4
      description: Sequence Commands
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0x0'
        1: '0x1'
        2: '0x2'
        3: '0x3'
        4: '0x4'
        5: '0x5'
        6: '0x6'
        7: '0x7'
        8: '0x8'
        9: '0x9'
        10: '0xA'
        11: '0xB'
    - !Field
      name: TX_PKT_LENGTH
      bit_offset: 8
      bit_width: 6
      description: Transmit Packet Length
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_PKT_LENGTH
      bit_offset: 16
      bit_width: 6
      description: Receive Packet Length
      read_allowed: true
      write_allowed: true
    - !Field
      name: CMDDEC_CS
      bit_offset: 24
      bit_width: 3
      description: Command Decode
      read_allowed: true
      write_allowed: false
    - !Field
      name: XCVR_BUSY
      bit_offset: 31
      bit_width: 1
      description: Transceiver Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XCVR_STS
    addr: 0x4005e018
    size_bits: 32
    description: TRANSCEIVER STATUS
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TX_START_T1_PEND
      bit_offset: 0
      bit_width: 1
      description: TX T1 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_T2_PEND
      bit_offset: 1
      bit_width: 1
      description: TX T2 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_IN_WARMUP
      bit_offset: 2
      bit_width: 1
      description: TX Warmup Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_IN_PROGRESS
      bit_offset: 3
      bit_width: 1
      description: TX in Progress Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_IN_WARMDN
      bit_offset: 4
      bit_width: 1
      description: TX Warmdown Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_START_T1_PEND
      bit_offset: 5
      bit_width: 1
      description: RX T1 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_START_T2_PEND
      bit_offset: 6
      bit_width: 1
      description: RX T2 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_STOP_T1_PEND
      bit_offset: 7
      bit_width: 1
      description: RX T1 Stop Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_STOP_T2_PEND
      bit_offset: 8
      bit_width: 1
      description: RX T2 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_WARMUP
      bit_offset: 9
      bit_width: 1
      description: RX Warmup Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_SEARCH
      bit_offset: 10
      bit_width: 1
      description: RX Search Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_PROGRESS
      bit_offset: 11
      bit_width: 1
      description: RX in Progress Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_WARMDN
      bit_offset: 12
      bit_width: 1
      description: RX Warmdown Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: CRC_VALID
      bit_offset: 15
      bit_width: 1
      description: CRC Valid Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSSI
      bit_offset: 16
      bit_width: 8
      description: Received Signal Stength Indicator
      read_allowed: true
      write_allowed: false
  - !Register
    name: XCVR_CFG
    addr: 0x4005e01c
    size_bits: 32
    description: TRANSCEIVER CONFIGURATION
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_WHITEN_DIS
      bit_offset: 0
      bit_width: 1
      description: TX Whitening Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DEWHITEN_DIS
      bit_offset: 1
      bit_width: 1
      description: RX De-Whitening Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_CRC_EN
      bit_offset: 2
      bit_width: 1
      description: Software CRC Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PREAMBLE_SZ
      bit_offset: 4
      bit_width: 2
      description: Preamble Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WARMUP
      bit_offset: 8
      bit_width: 8
      description: Transmit Warmup Time
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WARMUP
      bit_offset: 16
      bit_width: 8
      description: Receive Warmup Time
      read_allowed: true
      write_allowed: false
  - !Register
    name: CHANNEL_NUM
    addr: 0x4005e020
    size_bits: 32
    description: CHANNEL NUMBER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHANNEL_NUM
      bit_offset: 0
      bit_width: 7
      description: Channel Number
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_POWER
    addr: 0x4005e024
    size_bits: 32
    description: TRANSMIT POWER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_POWER
      bit_offset: 0
      bit_width: 6
      description: Transmit Power
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_CTRL
    addr: 0x4005e028
    size_bits: 32
    description: NETWORK ADDRESS CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x5500
    fields:
    - !Field
      name: NTW_ADR_EN
      bit_offset: 0
      bit_width: 4
      description: Network Address Match Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_MCH
      bit_offset: 4
      bit_width: 4
      description: Network Address Match Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: NTW_ADR0_SZ
      bit_offset: 8
      bit_width: 2
      description: Network Address Match Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR1_SZ
      bit_offset: 10
      bit_width: 2
      description: Network Address Match Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR2_SZ
      bit_offset: 12
      bit_width: 2
      description: Network Address Match Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR3_SZ
      bit_offset: 14
      bit_width: 2
      description: Network Address Match Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR_THR0
      bit_offset: 16
      bit_width: 3
      description: Network Address Match Bit Error Threshold 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_THR1
      bit_offset: 20
      bit_width: 3
      description: Network Address Match Bit Error Threshold 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_THR2
      bit_offset: 24
      bit_width: 3
      description: Network Address Match Bit Error Threshold 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_THR3
      bit_offset: 28
      bit_width: 3
      description: Network Address Match Bit Error Threshold 3
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_0
    addr: 0x4005e02c
    size_bits: 32
    description: NETWORK ADDRESS 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_0
      bit_offset: 0
      bit_width: 32
      description: Network Address 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_1
    addr: 0x4005e030
    size_bits: 32
    description: NETWORK ADDRESS 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_1
      bit_offset: 0
      bit_width: 32
      description: Network Address 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_2
    addr: 0x4005e034
    size_bits: 32
    description: NETWORK ADDRESS 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_2
      bit_offset: 0
      bit_width: 32
      description: Network Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_3
    addr: 0x4005e038
    size_bits: 32
    description: NETWORK ADDRESS 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_3
      bit_offset: 0
      bit_width: 32
      description: Network Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_WATERMARK
    addr: 0x4005e03c
    size_bits: 32
    description: RX WATERMARK
    read_allowed: true
    write_allowed: true
    reset_value: 0x7f
    fields:
    - !Field
      name: RX_WATERMARK
      bit_offset: 0
      bit_width: 7
      description: RX Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_COUNTER
      bit_offset: 16
      bit_width: 7
      description: Byte Counter
      read_allowed: true
      write_allowed: false
      enum_values:
        64: 1xxxxxx
        0: '0'
        1: '1'
  - !Register
    name: DSM_CTRL
    addr: 0x4005e040
    size_bits: 32
    description: DSM CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ANT_SLEEP_EN
      bit_offset: 0
      bit_width: 1
      description: ANT DSM Sleep Enable
      read_allowed: false
      write_allowed: true
  - !Register
    name: PART_ID
    addr: 0x4005e044
    size_bits: 32
    description: PART ID
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PART_ID
      bit_offset: 0
      bit_width: 8
      description: Part ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET_BUFFER_0
    addr: 0x4005e100
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_1
    addr: 0x4005e102
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_2
    addr: 0x4005e104
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_3
    addr: 0x4005e106
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_4
    addr: 0x4005e108
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_5
    addr: 0x4005e10a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_6
    addr: 0x4005e10c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_7
    addr: 0x4005e10e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_8
    addr: 0x4005e110
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_9
    addr: 0x4005e112
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_10
    addr: 0x4005e114
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_11
    addr: 0x4005e116
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_12
    addr: 0x4005e118
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_13
    addr: 0x4005e11a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_14
    addr: 0x4005e11c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_15
    addr: 0x4005e11e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_16
    addr: 0x4005e120
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_17
    addr: 0x4005e122
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_18
    addr: 0x4005e124
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_19
    addr: 0x4005e126
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_20
    addr: 0x4005e128
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_21
    addr: 0x4005e12a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_22
    addr: 0x4005e12c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_23
    addr: 0x4005e12e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_24
    addr: 0x4005e130
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_25
    addr: 0x4005e132
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_26
    addr: 0x4005e134
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_27
    addr: 0x4005e136
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_28
    addr: 0x4005e138
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_29
    addr: 0x4005e13a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_30
    addr: 0x4005e13c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_31
    addr: 0x4005e13e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_32
    addr: 0x4005e140
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_33
    addr: 0x4005e142
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_34
    addr: 0x4005e144
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_35
    addr: 0x4005e146
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_36
    addr: 0x4005e148
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_37
    addr: 0x4005e14a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_38
    addr: 0x4005e14c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_39
    addr: 0x4005e14e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_40
    addr: 0x4005e150
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_41
    addr: 0x4005e152
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_42
    addr: 0x4005e154
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_43
    addr: 0x4005e156
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_44
    addr: 0x4005e158
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_45
    addr: 0x4005e15a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_46
    addr: 0x4005e15c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_47
    addr: 0x4005e15e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_48
    addr: 0x4005e160
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_49
    addr: 0x4005e162
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_50
    addr: 0x4005e164
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_51
    addr: 0x4005e166
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_52
    addr: 0x4005e168
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_53
    addr: 0x4005e16a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_54
    addr: 0x4005e16c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_55
    addr: 0x4005e16e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_56
    addr: 0x4005e170
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_57
    addr: 0x4005e172
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_58
    addr: 0x4005e174
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_59
    addr: 0x4005e176
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_60
    addr: 0x4005e178
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_61
    addr: 0x4005e17a
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_62
    addr: 0x4005e17c
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
  - !Register
    name: PACKET_BUFFER_63
    addr: 0x4005e17e
    size_bits: 16
    description: PACKET BUFFER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PACKET_BUFFER
      bit_offset: 0
      bit_width: 16
      description: PACKET BUFFER RAM
      read_allowed: true
      write_allowed: true
- !Module
  name: GENFSK_REGS
  description: GENERIC_FSK
  base_addr: 0x4005f000
  size: 0x90
  registers:
  - !Register
    name: IRQ_CTRL
    addr: 0x4005f000
    size_bits: 32
    description: IRQ CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEQ_END_IRQ
      bit_offset: 0
      bit_width: 1
      description: Sequence End Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_IRQ
      bit_offset: 1
      bit_width: 1
      description: TX Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_IRQ
      bit_offset: 2
      bit_width: 1
      description: RX Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NTW_ADR_IRQ
      bit_offset: 3
      bit_width: 1
      description: Network Address Match Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T1_IRQ
      bit_offset: 4
      bit_width: 1
      description: Timer1 (T1) Compare Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T2_IRQ
      bit_offset: 5
      bit_width: 1
      description: Timer2 (T2) Compare Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_IRQ
      bit_offset: 6
      bit_width: 1
      description: PLL Unlock Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE_IRQ
      bit_offset: 7
      bit_width: 1
      description: Wake Interrrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WATERMARK_IRQ
      bit_offset: 8
      bit_width: 1
      description: RX Watermark Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ
      bit_offset: 9
      bit_width: 1
      description: TSM Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEQ_END_IRQ_EN
      bit_offset: 16
      bit_width: 1
      description: SEQ_END_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX_IRQ_EN
      bit_offset: 17
      bit_width: 1
      description: TX_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_IRQ_EN
      bit_offset: 18
      bit_width: 1
      description: RX_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NTW_ADR_IRQ_EN
      bit_offset: 19
      bit_width: 1
      description: NTW_ADR_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T1_IRQ_EN
      bit_offset: 20
      bit_width: 1
      description: T1_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T2_IRQ_EN
      bit_offset: 21
      bit_width: 1
      description: T2_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL_UNLOCK_IRQ_EN
      bit_offset: 22
      bit_width: 1
      description: PLL_UNLOCK_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE_IRQ_EN
      bit_offset: 23
      bit_width: 1
      description: WAKE_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RX_WATERMARK_IRQ_EN
      bit_offset: 24
      bit_width: 1
      description: RX_WATERMARK_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TSM_IRQ_EN
      bit_offset: 25
      bit_width: 1
      description: TSM_IRQ Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GENERIC_FSK_IRQ_EN
      bit_offset: 26
      bit_width: 1
      description: GENERIC_FSK_IRQ Master Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_IGNORE
      bit_offset: 27
      bit_width: 1
      description: CRC Ignore
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_VALID
      bit_offset: 31
      bit_width: 1
      description: CRC Valid
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EVENT_TMR
    addr: 0x4005f004
    size_bits: 32
    description: EVENT TIMER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EVENT_TMR
      bit_offset: 0
      bit_width: 24
      description: Event Timer
      read_allowed: true
      write_allowed: true
    - !Field
      name: EVENT_TMR_LD
      bit_offset: 24
      bit_width: 1
      description: Event Timer Load
      read_allowed: false
      write_allowed: true
    - !Field
      name: EVENT_TMR_ADD
      bit_offset: 25
      bit_width: 1
      description: Event Timer Add
      read_allowed: false
      write_allowed: true
  - !Register
    name: T1_CMP
    addr: 0x4005f008
    size_bits: 32
    description: T1 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T1_CMP
      bit_offset: 0
      bit_width: 24
      description: Timer1 (T1) Compare Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: T1_CMP_EN
      bit_offset: 24
      bit_width: 1
      description: Timer1 (T1) Compare Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: T2_CMP
    addr: 0x4005f00c
    size_bits: 32
    description: T2 COMPARE
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffff
    fields:
    - !Field
      name: T2_CMP
      bit_offset: 0
      bit_width: 24
      description: Timer2 (T2) Compare Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: T2_CMP_EN
      bit_offset: 24
      bit_width: 1
      description: Timer2 (T2) Compare Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: TIMESTAMP
    addr: 0x4005f010
    size_bits: 32
    description: TIMESTAMP
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TIMESTAMP
      bit_offset: 0
      bit_width: 24
      description: Received Packet Timestamp
      read_allowed: true
      write_allowed: false
  - !Register
    name: XCVR_CTRL
    addr: 0x4005f014
    size_bits: 32
    description: TRANSCEIVER CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEQCMD
      bit_offset: 0
      bit_width: 4
      description: Sequence Commands
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0x0'
        1: '0x1'
        2: '0x2'
        3: '0x3'
        4: '0x4'
        5: '0x5'
        6: '0x6'
        7: '0x7'
        8: '0x8'
        9: '0x9'
        10: '0xA'
        11: '0xB'
    - !Field
      name: CMDDEC_CS
      bit_offset: 24
      bit_width: 3
      description: Command Decode
      read_allowed: true
      write_allowed: false
    - !Field
      name: XCVR_BUSY
      bit_offset: 31
      bit_width: 1
      description: Transceiver Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: XCVR_STS
    addr: 0x4005f018
    size_bits: 32
    description: TRANSCEIVER STATUS
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TX_START_T1_PEND
      bit_offset: 0
      bit_width: 1
      description: TX T1 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_START_T2_PEND
      bit_offset: 1
      bit_width: 1
      description: TX T2 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_IN_WARMUP
      bit_offset: 2
      bit_width: 1
      description: TX Warmup Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_IN_PROGRESS
      bit_offset: 3
      bit_width: 1
      description: TX in Progress Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: TX_IN_WARMDN
      bit_offset: 4
      bit_width: 1
      description: TX Warmdown Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_START_T1_PEND
      bit_offset: 5
      bit_width: 1
      description: RX T1 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_START_T2_PEND
      bit_offset: 6
      bit_width: 1
      description: RX T2 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_STOP_T1_PEND
      bit_offset: 7
      bit_width: 1
      description: RX T1 Stop Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_STOP_T2_PEND
      bit_offset: 8
      bit_width: 1
      description: RX T2 Start Pending Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_WARMUP
      bit_offset: 9
      bit_width: 1
      description: RX Warmup Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_SEARCH
      bit_offset: 10
      bit_width: 1
      description: RX Search Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_PROGRESS
      bit_offset: 11
      bit_width: 1
      description: RX in Progress Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_IN_WARMDN
      bit_offset: 12
      bit_width: 1
      description: RX Warmdown Status
      read_allowed: true
      write_allowed: false
    - !Field
      name: LQI_VALID
      bit_offset: 14
      bit_width: 1
      description: LQI Valid Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_VALID
      bit_offset: 15
      bit_width: 1
      description: CRC Valid Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSSI
      bit_offset: 16
      bit_width: 8
      description: Received Signal Stength Indicator, in dBm
      read_allowed: true
      write_allowed: false
    - !Field
      name: LQI
      bit_offset: 24
      bit_width: 8
      description: Link Quality Indicator
      read_allowed: true
      write_allowed: false
  - !Register
    name: XCVR_CFG
    addr: 0x4005f01c
    size_bits: 32
    description: TRANSCEIVER CONFIGURATION
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_WHITEN_DIS
      bit_offset: 0
      bit_width: 1
      description: TX Whitening Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: RX_DEWHITEN_DIS
      bit_offset: 1
      bit_width: 1
      description: RX De-Whitening Disable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SW_CRC_EN
      bit_offset: 2
      bit_width: 1
      description: Software CRC Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: PREAMBLE_SZ
      bit_offset: 4
      bit_width: 3
      description: Preamble Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: TX_WARMUP
      bit_offset: 8
      bit_width: 8
      description: Transmit Warmup Time
      read_allowed: true
      write_allowed: false
    - !Field
      name: RX_WARMUP
      bit_offset: 16
      bit_width: 8
      description: Receive Warmup Time
      read_allowed: true
      write_allowed: false
  - !Register
    name: CHANNEL_NUM
    addr: 0x4005f020
    size_bits: 32
    description: CHANNEL NUMBER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CHANNEL_NUM
      bit_offset: 0
      bit_width: 7
      description: Channel Number
      read_allowed: true
      write_allowed: true
  - !Register
    name: TX_POWER
    addr: 0x4005f024
    size_bits: 32
    description: TRANSMIT POWER
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TX_POWER
      bit_offset: 0
      bit_width: 6
      description: Transmit Power
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_CTRL
    addr: 0x4005f028
    size_bits: 32
    description: NETWORK ADDRESS CONTROL
    read_allowed: true
    write_allowed: true
    reset_value: 0x5500
    fields:
    - !Field
      name: NTW_ADR_EN
      bit_offset: 0
      bit_width: 4
      description: Network Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
        4: '0100'
        8: '1000'
    - !Field
      name: NTW_ADR_MCH
      bit_offset: 4
      bit_width: 4
      description: Network Address Match
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
        4: '0100'
        8: '1000'
    - !Field
      name: NTW_ADR0_SZ
      bit_offset: 8
      bit_width: 2
      description: Network Address 0 Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR1_SZ
      bit_offset: 10
      bit_width: 2
      description: Network Address 1 Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR2_SZ
      bit_offset: 12
      bit_width: 2
      description: Network Address 2 Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR3_SZ
      bit_offset: 14
      bit_width: 2
      description: Network Address 3 Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: NTW_ADR_THR0
      bit_offset: 16
      bit_width: 3
      description: Network Address 0 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_THR1
      bit_offset: 20
      bit_width: 3
      description: Network Address 1 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_THR2
      bit_offset: 24
      bit_width: 3
      description: Network Address 2 Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: NTW_ADR_THR3
      bit_offset: 28
      bit_width: 3
      description: Network Address 3 Threshold
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_0
    addr: 0x4005f02c
    size_bits: 32
    description: NETWORK ADDRESS 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_0
      bit_offset: 0
      bit_width: 32
      description: Network Address 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_1
    addr: 0x4005f030
    size_bits: 32
    description: NETWORK ADDRESS 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_1
      bit_offset: 0
      bit_width: 32
      description: Network Address 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_2
    addr: 0x4005f034
    size_bits: 32
    description: NETWORK ADDRESS 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_2
      bit_offset: 0
      bit_width: 32
      description: Network Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: NTW_ADR_3
    addr: 0x4005f038
    size_bits: 32
    description: NETWORK ADDRESS 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x55555555
    fields:
    - !Field
      name: NTW_ADR_3
      bit_offset: 0
      bit_width: 32
      description: Network Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: RX_WATERMARK
    addr: 0x4005f03c
    size_bits: 32
    description: RECEIVE WATERMARK
    read_allowed: true
    write_allowed: true
    reset_value: 0xfff
    fields:
    - !Field
      name: RX_WATERMARK
      bit_offset: 0
      bit_width: 13
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
    - !Field
      name: BYTE_COUNTER
      bit_offset: 16
      bit_width: 13
      description: Byte Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: DSM_CTRL
    addr: 0x4005f040
    size_bits: 32
    description: DSM CONTROL
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GENERIC_FSK_SLEEP_EN
      bit_offset: 0
      bit_width: 1
      description: GENERIC_FSK DSM Sleep Enable
      read_allowed: false
      write_allowed: true
  - !Register
    name: PART_ID
    addr: 0x4005f044
    size_bits: 32
    description: PART ID
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PART_ID
      bit_offset: 0
      bit_width: 8
      description: Part ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PACKET_CFG
    addr: 0x4005f060
    size_bits: 32
    description: PACKET CONFIGURATION
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: LENGTH_SZ
      bit_offset: 0
      bit_width: 5
      description: LENGTH Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: LENGTH_BIT_ORD
      bit_offset: 5
      bit_width: 1
      description: LENGTH Bit Order
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SYNC_ADDR_SZ
      bit_offset: 6
      bit_width: 2
      description: Sync Address Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: LENGTH_ADJ
      bit_offset: 8
      bit_width: 6
      description: Length Adjustment
      read_allowed: true
      write_allowed: true
    - !Field
      name: LENGTH_FAIL
      bit_offset: 15
      bit_width: 1
      description: Maximum Length Violated Status Bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: H0_SZ
      bit_offset: 16
      bit_width: 5
      description: H0 Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: H0_FAIL
      bit_offset: 23
      bit_width: 1
      description: H0 Violated Status Bit
      read_allowed: true
      write_allowed: false
    - !Field
      name: H1_SZ
      bit_offset: 24
      bit_width: 5
      description: H1 Size
      read_allowed: true
      write_allowed: true
    - !Field
      name: H1_FAIL
      bit_offset: 31
      bit_width: 1
      description: H1 Violated Status Bit
      read_allowed: true
      write_allowed: false
  - !Register
    name: H0_CFG
    addr: 0x4005f064
    size_bits: 32
    description: H0 CONFIGURATION
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: H0_MATCH
      bit_offset: 0
      bit_width: 16
      description: H0 Match Register
      read_allowed: true
      write_allowed: true
    - !Field
      name: H0_MASK
      bit_offset: 16
      bit_width: 16
      description: H0 Mask Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: H1_CFG
    addr: 0x4005f068
    size_bits: 32
    description: H1 CONFIGURATION
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: H1_MATCH
      bit_offset: 0
      bit_width: 16
      description: H1 Match Register
      read_allowed: true
      write_allowed: true
    - !Field
      name: H1_MASK
      bit_offset: 16
      bit_width: 16
      description: H1 Mask Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: CRC_CFG
    addr: 0x4005f06c
    size_bits: 32
    description: CRC CONFIGURATION
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: CRC_SZ
      bit_offset: 0
      bit_width: 3
      description: CRC Size (in octets)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_START_BYTE
      bit_offset: 8
      bit_width: 4
      description: Configure CRC Start Point
      read_allowed: true
      write_allowed: true
    - !Field
      name: CRC_REF_IN
      bit_offset: 16
      bit_width: 1
      description: CRC Reflect In
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_REF_OUT
      bit_offset: 17
      bit_width: 1
      description: CRC Reflect Out
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC_BYTE_ORD
      bit_offset: 18
      bit_width: 1
      description: CRC Byte Order
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CRC_INIT
    addr: 0x4005f070
    size_bits: 32
    description: CRC INITIALIZATION
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_SEED
      bit_offset: 0
      bit_width: 32
      description: CRC Seed Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CRC_POLY
    addr: 0x4005f074
    size_bits: 32
    description: CRC POLYNOMIAL
    read_allowed: true
    write_allowed: true
    reset_value: 0x10210000
    fields:
    - !Field
      name: CRC_POLY
      bit_offset: 0
      bit_width: 32
      description: CRC Polynomial.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CRC_XOR_OUT
    addr: 0x4005f078
    size_bits: 32
    description: CRC XOR OUT
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CRC_XOR_OUT
      bit_offset: 0
      bit_width: 32
      description: CRC XOR OUT Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: WHITEN_CFG
    addr: 0x4005f07c
    size_bits: 32
    description: WHITENER CONFIGURATION
    read_allowed: true
    write_allowed: true
    reset_value: 0x1ff0918
    fields:
    - !Field
      name: WHITEN_START
      bit_offset: 0
      bit_width: 2
      description: Configure Whitener Start Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
    - !Field
      name: WHITEN_END
      bit_offset: 2
      bit_width: 1
      description: Configure end-of-whitening
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WHITEN_B4_CRC
      bit_offset: 3
      bit_width: 1
      description: Congifure for Whitening-before-CRC
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WHITEN_POLY_TYPE
      bit_offset: 4
      bit_width: 1
      description: Whiten Polynomial Type
      read_allowed: true
      write_allowed: true
    - !Field
      name: WHITEN_REF_IN
      bit_offset: 5
      bit_width: 1
      description: Whiten Reflect Input
      read_allowed: true
      write_allowed: true
    - !Field
      name: WHITEN_PAYLOAD_REINIT
      bit_offset: 6
      bit_width: 1
      description: Configure for Whitener re-initialization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WHITEN_SIZE
      bit_offset: 8
      bit_width: 4
      description: Length of Whitener LFSR
      read_allowed: true
      write_allowed: true
    - !Field
      name: MANCHESTER_EN
      bit_offset: 12
      bit_width: 1
      description: Configure for Manchester Encoding/Decoding
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MANCHESTER_INV
      bit_offset: 13
      bit_width: 1
      description: Configure for Inverted Manchester Encoding
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MANCHESTER_START
      bit_offset: 14
      bit_width: 1
      description: Configure Manchester Encoding Start Point
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WHITEN_INIT
      bit_offset: 16
      bit_width: 9
      description: Initialization Value for Whitening/De-whitening
      read_allowed: true
      write_allowed: true
  - !Register
    name: WHITEN_POLY
    addr: 0x4005f080
    size_bits: 32
    description: WHITENER POLYNOMIAL
    read_allowed: true
    write_allowed: true
    reset_value: 0x21
    fields:
    - !Field
      name: WHITEN_POLY
      bit_offset: 0
      bit_width: 9
      description: Whitener Polynomial
      read_allowed: true
      write_allowed: true
  - !Register
    name: WHITEN_SZ_THR
    addr: 0x4005f084
    size_bits: 32
    description: WHITENER SIZE THRESHOLD
    read_allowed: true
    write_allowed: true
    reset_value: 0x800
    fields:
    - !Field
      name: WHITEN_SZ_THR
      bit_offset: 0
      bit_width: 12
      description: Whitener Size Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: LENGTH_MAX
      bit_offset: 16
      bit_width: 7
      description: Maximum Length for Received Packets
      read_allowed: true
      write_allowed: true
    - !Field
      name: REC_BAD_PKT
      bit_offset: 23
      bit_width: 1
      description: Receive Bad Packets
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BITRATE
    addr: 0x4005f088
    size_bits: 32
    description: BIT RATE
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BITRATE
      bit_offset: 0
      bit_width: 2
      description: Bit Rate
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
  - !Register
    name: PB_PARTITION
    addr: 0x4005f08c
    size_bits: 32
    description: PACKET BUFFER PARTITION POINT
    read_allowed: true
    write_allowed: true
    reset_value: 0x220
    fields:
    - !Field
      name: PB_PARTITION
      bit_offset: 0
      bit_width: 11
      description: Packet Buffer Partition Point
      read_allowed: true
      write_allowed: true
- !Module
  name: CMT
  description: Carrier Modulator Transmitter
  base_addr: 0x40062000
  size: 0xc
  registers:
  - !Register
    name: CGH1
    addr: 0x40062000
    size_bits: 8
    description: CMT Carrier Generator High Data Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PH
      bit_offset: 0
      bit_width: 8
      description: Primary Carrier High Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGL1
    addr: 0x40062001
    size_bits: 8
    description: CMT Carrier Generator Low Data Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PL
      bit_offset: 0
      bit_width: 8
      description: Primary Carrier Low Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGH2
    addr: 0x40062002
    size_bits: 8
    description: CMT Carrier Generator High Data Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SH
      bit_offset: 0
      bit_width: 8
      description: Secondary Carrier High Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CGL2
    addr: 0x40062003
    size_bits: 8
    description: CMT Carrier Generator Low Data Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SL
      bit_offset: 0
      bit_width: 8
      description: Secondary Carrier Low Time Data Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: OC
    addr: 0x40062004
    size_bits: 8
    description: CMT Output Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: IROPEN
      bit_offset: 5
      bit_width: 1
      description: IRO Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMTPOL
      bit_offset: 6
      bit_width: 1
      description: CMT Output Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IROL
      bit_offset: 7
      bit_width: 1
      description: IRO Latch Control
      read_allowed: true
      write_allowed: true
  - !Register
    name: MSC
    addr: 0x40062005
    size_bits: 8
    description: CMT Modulator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MCGEN
      bit_offset: 0
      bit_width: 1
      description: Modulator and Carrier Generator Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EOCIE
      bit_offset: 1
      bit_width: 1
      description: End of Cycle Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FSK
      bit_offset: 2
      bit_width: 1
      description: FSK Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BASE
      bit_offset: 3
      bit_width: 1
      description: Baseband Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXSPC
      bit_offset: 4
      bit_width: 1
      description: Extended Space Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMTDIV
      bit_offset: 5
      bit_width: 2
      description: CMT Clock Divide Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: EOCF
      bit_offset: 7
      bit_width: 1
      description: End Of Cycle Status Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CMD1
    addr: 0x40062006
    size_bits: 8
    description: CMT Modulator Data Register Mark High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 8
      description: MB[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD2
    addr: 0x40062007
    size_bits: 8
    description: CMT Modulator Data Register Mark Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MB
      bit_offset: 0
      bit_width: 8
      description: MB[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD3
    addr: 0x40062008
    size_bits: 8
    description: CMT Modulator Data Register Space High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SB
      bit_offset: 0
      bit_width: 8
      description: SB[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMD4
    addr: 0x40062009
    size_bits: 8
    description: CMT Modulator Data Register Space Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SB
      bit_offset: 0
      bit_width: 8
      description: SB[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: PPS
    addr: 0x4006200a
    size_bits: 8
    description: CMT Primary Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PPSDIV
      bit_offset: 0
      bit_width: 4
      description: Primary Prescaler Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: DMA
    addr: 0x4006200b
    size_bits: 8
    description: CMT Direct Memory Access Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMA
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MCG
  description: Multipurpose Clock Generator module
  base_addr: 0x40064000
  size: 0xe
  registers:
  - !Register
    name: C1
    addr: 0x40064000
    size_bits: 8
    description: MCG Control 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: IREFSTEN
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRCLKEN
      bit_offset: 1
      bit_width: 1
      description: Internal Reference Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IREFS
      bit_offset: 2
      bit_width: 1
      description: Internal Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRDIV
      bit_offset: 3
      bit_width: 3
      description: FLL External Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 6
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: C2
    addr: 0x40064001
    size_bits: 8
    description: MCG Control 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: IRCS
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LP
      bit_offset: 1
      bit_width: 1
      description: Low Power Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFS
      bit_offset: 2
      bit_width: 1
      description: External Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HGO
      bit_offset: 3
      bit_width: 1
      description: High Gain Oscillator Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RANGE
      bit_offset: 4
      bit_width: 2
      description: Frequency Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: FCFTRIM
      bit_offset: 6
      bit_width: 1
      description: Fast Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: LOCRE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x40064002
    size_bits: 8
    description: MCG Control 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCTRIM
      bit_offset: 0
      bit_width: 8
      description: Slow Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x40064003
    size_bits: 8
    description: MCG Control 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCFTRIM
      bit_offset: 0
      bit_width: 1
      description: Slow Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCTRIM
      bit_offset: 1
      bit_width: 4
      description: Fast Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRST_DRS
      bit_offset: 5
      bit_width: 2
      description: DCO Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMX32
      bit_offset: 7
      bit_width: 1
      description: DCO Maximum Frequency with 32.768 kHz Reference
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x40064004
    size_bits: 8
    description: MCG Control 5 Register
    read_allowed: true
    write_allowed: false
  - !Register
    name: C6
    addr: 0x40064005
    size_bits: 8
    description: MCG Control 6 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CME0
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40064006
    size_bits: 8
    description: MCG Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10
    fields:
    - !Field
      name: IRCST
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCINIT0
      bit_offset: 1
      bit_width: 1
      description: OSC Initialization
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKST
      bit_offset: 2
      bit_width: 2
      description: Clock Mode Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: IREFST
      bit_offset: 4
      bit_width: 1
      description: Internal Reference Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x40064008
    size_bits: 8
    description: MCG Status and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCS0
      bit_offset: 0
      bit_width: 1
      description: OSC0 Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCRDIV
      bit_offset: 1
      bit_width: 3
      description: Fast Clock Internal Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FLTPRSRV
      bit_offset: 4
      bit_width: 1
      description: FLL Filter Preserve Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMF
      bit_offset: 5
      bit_width: 1
      description: Automatic Trim Machine Fail Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMS
      bit_offset: 6
      bit_width: 1
      description: Automatic Trim Machine Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATME
      bit_offset: 7
      bit_width: 1
      description: Automatic Trim Machine Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ATCVH
    addr: 0x4006400a
    size_bits: 8
    description: MCG Auto Trim Compare Value High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVH
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value High
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATCVL
    addr: 0x4006400b
    size_bits: 8
    description: MCG Auto Trim Compare Value Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVL
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value Low
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7
    addr: 0x4006400c
    size_bits: 8
    description: MCG Control 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSCSEL
      bit_offset: 0
      bit_width: 1
      description: MCG OSC Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C8
    addr: 0x4006400d
    size_bits: 8
    description: MCG Control 8 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: LOCS1
      bit_offset: 0
      bit_width: 1
      description: RTC Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CME1
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCRE1
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C0
  description: Inter-Integrated Circuit
  base_addr: 0x40066000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x40066000
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x40066001
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x40066002
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40066003
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x40066004
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x40066005
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x40066006
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x40066007
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x40066008
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x40066009
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0x4006600a
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0x4006600b
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0x4006600c
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFEN
      bit_offset: 2
      bit_width: 1
      description: Double Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C1
  description: Inter-Integrated Circuit
  base_addr: 0x40067000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x40067000
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x40067001
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x40067002
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x40067003
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x40067004
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x40067005
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x40067006
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x40067007
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x40067008
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x40067009
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0x4006700a
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0x4006700b
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0x4006700c
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFEN
      bit_offset: 2
      bit_width: 1
      description: Double Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CMP0
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40073000
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x40073000
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x40073001
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x40073002
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x40073003
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x40073004
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x40073005
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSTM
      bit_offset: 7
      bit_width: 1
      description: Pass Through Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: VREF
  description: Voltage Reference
  base_addr: 0x40074000
  size: 0x2
  registers:
  - !Register
    name: TRM
    addr: 0x40074000
    size_bits: 8
    description: VREF Trim Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIM
      bit_offset: 0
      bit_width: 6
      description: Trim bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000000'
        63: '111111'
    - !Field
      name: CHOPEN
      bit_offset: 6
      bit_width: 1
      description: Chop oscillator enable. When set, internal chopping operation is
        enabled and the internal analog offset will be minimized.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x40074001
    size_bits: 8
    description: VREF Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE_LV
      bit_offset: 0
      bit_width: 2
      description: Buffer Mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: VREFST
      bit_offset: 2
      bit_width: 1
      description: Internal Voltage Reference stable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICOMPEN
      bit_offset: 5
      bit_width: 1
      description: Second order curvature compensation enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGEN
      bit_offset: 6
      bit_width: 1
      description: Regulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFEN
      bit_offset: 7
      bit_width: 1
      description: Internal Voltage Reference enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LLWU
  description: Low leakage wakeup unit
  base_addr: 0x4007c000
  size: 0xa
  registers:
  - !Register
    name: PE1
    addr: 0x4007c000
    size_bits: 8
    description: LLWU Pin Enable 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE0
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE1
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE2
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE3
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE2
    addr: 0x4007c001
    size_bits: 8
    description: LLWU Pin Enable 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE4
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE5
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE6
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE7
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE3
    addr: 0x4007c002
    size_bits: 8
    description: LLWU Pin Enable 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE8
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE9
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE10
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE11
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE4
    addr: 0x4007c003
    size_bits: 8
    description: LLWU Pin Enable 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE12
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE13
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE14
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE15
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ME
    addr: 0x4007c004
    size_bits: 8
    description: LLWU Module Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUME0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Module Enable For Module 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Module Enable for Module 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Module Enable For Module 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Module Enable For Module 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Module Enable For Module 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Module Enable For Module 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Module Enable For Module 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Module Enable For Module 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: F1
    addr: 0x4007c005
    size_bits: 8
    description: LLWU Flag 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: F2
    addr: 0x4007c006
    size_bits: 8
    description: LLWU Flag 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF8
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF9
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF10
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF11
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF12
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF13
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF14
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF15
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: F3
    addr: 0x4007c007
    size_bits: 8
    description: LLWU Flag 3 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MWUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup flag For module 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup flag For module 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup flag For module 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup flag For module 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup flag For module 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup flag For module 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup flag For module 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup flag For module 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT1
    addr: 0x4007c008
    size_bits: 8
    description: LLWU Pin Filter 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 4
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        15: '1111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT2
    addr: 0x4007c009
    size_bits: 8
    description: LLWU Pin Filter 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 4
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        15: '1111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PMC
  description: Power Management Controller
  base_addr: 0x4007d000
  size: 0x3
  registers:
  - !Register
    name: LVDSC1
    addr: 0x4007d000
    size_bits: 8
    description: Low Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: LVDV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: LVDRE
      bit_offset: 4
      bit_width: 1
      description: Low-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVDF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LVDSC2
    addr: 0x4007d001
    size_bits: 8
    description: Low Voltage Detect Status And Control 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LVWV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Warning Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LVWIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVWACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Warning Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVWF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: REGSC
    addr: 0x4007d002
    size_bits: 8
    description: Regulator Status And Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BGBE
      bit_offset: 0
      bit_width: 1
      description: Bandgap Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGONS
      bit_offset: 2
      bit_width: 1
      description: Regulator In Run Regulation Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKISO
      bit_offset: 3
      bit_width: 1
      description: Acknowledge Isolation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VLPO
      bit_offset: 6
      bit_width: 1
      description: VLPx Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SMC
  description: System Mode Controller
  base_addr: 0x4007e000
  size: 0x4
  registers:
  - !Register
    name: PMPROT
    addr: 0x4007e000
    size_bits: 8
    description: Power Mode Protection register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVLLS
      bit_offset: 1
      bit_width: 1
      description: Allow Very-Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALLS
      bit_offset: 3
      bit_width: 1
      description: Allow Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AVLP
      bit_offset: 5
      bit_width: 1
      description: Allow Very-Low-Power Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PMCTRL
    addr: 0x4007e001
    size_bits: 8
    description: Power Mode Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: STOPM
      bit_offset: 0
      bit_width: 3
      description: Stop Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        3: '011'
        4: '100'
        6: '110'
    - !Field
      name: STOPA
      bit_offset: 3
      bit_width: 1
      description: Stop Aborted
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUNM
      bit_offset: 5
      bit_width: 2
      description: Run Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
  - !Register
    name: STOPCTRL
    addr: 0x4007e002
    size_bits: 8
    description: Stop Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: LLSM
      bit_offset: 0
      bit_width: 3
      description: LLS or VLLS Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: RAM2PO
      bit_offset: 4
      bit_width: 1
      description: RAM2 Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORPO
      bit_offset: 5
      bit_width: 1
      description: POR Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTOPO
      bit_offset: 6
      bit_width: 2
      description: Partial Stop Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: PMSTAT
    addr: 0x4007e003
    size_bits: 8
    description: Power Mode Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: PMSTAT
      bit_offset: 0
      bit_width: 8
      description: Power Mode Status
      read_allowed: true
      write_allowed: false
- !Module
  name: RCM
  description: Reset Control Module
  base_addr: 0x4007f000
  size: 0x6
  registers:
  - !Register
    name: SRS0
    addr: 0x4007f000
    size_bits: 8
    description: System Reset Status Register 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x82
    fields:
    - !Field
      name: WAKEUP
      bit_offset: 0
      bit_width: 1
      description: Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVD
      bit_offset: 1
      bit_width: 1
      description: Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOC
      bit_offset: 2
      bit_width: 1
      description: Loss-of-Clock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WDOG
      bit_offset: 5
      bit_width: 1
      description: Watchdog
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIN
      bit_offset: 6
      bit_width: 1
      description: External Reset Pin
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POR
      bit_offset: 7
      bit_width: 1
      description: Power-On Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SRS1
    addr: 0x4007f001
    size_bits: 8
    description: System Reset Status Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKUP
      bit_offset: 1
      bit_width: 1
      description: Core Lockup
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW
      bit_offset: 2
      bit_width: 1
      description: Software
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDM_AP
      bit_offset: 3
      bit_width: 1
      description: MDM-AP System Reset Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SACKERR
      bit_offset: 5
      bit_width: 1
      description: Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFC
    addr: 0x4007f004
    size_bits: 8
    description: Reset Pin Filter Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSRW
      bit_offset: 0
      bit_width: 2
      description: Reset Pin Filter Select in Run and Wait Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RSTFLTSS
      bit_offset: 2
      bit_width: 1
      description: Reset Pin Filter Select in Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFW
    addr: 0x4007f005
    size_bits: 8
    description: Reset Pin Filter Width register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSEL
      bit_offset: 0
      bit_width: 5
      description: Reset Pin Filter Bus Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
- !Module
  name: GPIOA
  description: General Purpose Input/Output
  base_addr: 0x400ff000
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff000
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff004
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff008
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff00c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff010
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff014
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOB
  description: General Purpose Input/Output
  base_addr: 0x400ff040
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff040
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff044
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff048
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff04c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff050
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff054
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOC
  description: General Purpose Input/Output
  base_addr: 0x400ff080
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0x400ff080
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x400ff084
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x400ff088
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0x400ff08c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x400ff090
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x400ff094
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MTB
  description: Micro Trace Buffer
  base_addr: 0xf0000000
  size: 0x1000
  registers:
  - !Register
    name: POSITION
    addr: 0xf0000000
    size_bits: 32
    description: MTB Position Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRAP
      bit_offset: 2
      bit_width: 1
      description: WRAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: POINTER
      bit_offset: 3
      bit_width: 29
      description: Trace Packet Address Pointer[28:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASTER
    addr: 0xf0000004
    size_bits: 32
    description: MTB Master Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTARTEN
      bit_offset: 5
      bit_width: 1
      description: Trace Start Input Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOPEN
      bit_offset: 6
      bit_width: 1
      description: Trace Stop Input Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFRWPRIV
      bit_offset: 7
      bit_width: 1
      description: Special Function Register Write Privilege
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAMPRIV
      bit_offset: 8
      bit_width: 1
      description: RAM Privilege
      read_allowed: true
      write_allowed: true
    - !Field
      name: HALTREQ
      bit_offset: 9
      bit_width: 1
      description: Halt Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      description: Main Trace Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLOW
    addr: 0xf0000008
    size_bits: 32
    description: MTB Flow Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AUTOSTOP
      bit_offset: 0
      bit_width: 1
      description: AUTOSTOP
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOHALT
      bit_offset: 1
      bit_width: 1
      description: AUTOHALT
      read_allowed: true
      write_allowed: true
    - !Field
      name: WATERMARK
      bit_offset: 3
      bit_width: 29
      description: WATERMARK[28:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: BASE
    addr: 0xf000000c
    size_bits: 32
    description: MTB Base Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BASEADDR
      bit_offset: 0
      bit_width: 32
      description: BASEADDR
      read_allowed: true
      write_allowed: false
  - !Register
    name: MODECTRL
    addr: 0xf0000f00
    size_bits: 32
    description: Integration Mode Control Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MODECTRL
      bit_offset: 0
      bit_width: 32
      description: MODECTRL
      read_allowed: true
      write_allowed: false
  - !Register
    name: TAGSET
    addr: 0xf0000fa0
    size_bits: 32
    description: Claim TAG Set Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAGSET
      bit_offset: 0
      bit_width: 32
      description: TAGSET
      read_allowed: true
      write_allowed: false
  - !Register
    name: TAGCLEAR
    addr: 0xf0000fa4
    size_bits: 32
    description: Claim TAG Clear Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAGCLEAR
      bit_offset: 0
      bit_width: 32
      description: TAGCLEAR
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOCKACCESS
    addr: 0xf0000fb0
    size_bits: 32
    description: Lock Access Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKACCESS
      bit_offset: 0
      bit_width: 32
      description: Hardwired to 0x0000_0000
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOCKSTAT
    addr: 0xf0000fb4
    size_bits: 32
    description: Lock Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKSTAT
      bit_offset: 0
      bit_width: 32
      description: LOCKSTAT
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUTHSTAT
    addr: 0xf0000fb8
    size_bits: 32
    description: Authentication Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIT0
      bit_offset: 0
      bit_width: 1
      description: Connected to DBGEN.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT1
      bit_offset: 1
      bit_width: 1
      description: BIT1
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT2
      bit_offset: 2
      bit_width: 1
      description: BIT2
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT3
      bit_offset: 3
      bit_width: 1
      description: BIT3
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICEARCH
    addr: 0xf0000fbc
    size_bits: 32
    description: Device Architecture Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x47700a31
    fields:
    - !Field
      name: DEVICEARCH
      bit_offset: 0
      bit_width: 32
      description: DEVICEARCH
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICECFG
    addr: 0xf0000fc8
    size_bits: 32
    description: Device Configuration Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICECFG
      bit_offset: 0
      bit_width: 32
      description: DEVICECFG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICETYPID
    addr: 0xf0000fcc
    size_bits: 32
    description: Device Type Identifier Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x31
    fields:
    - !Field
      name: DEVICETYPID
      bit_offset: 0
      bit_width: 32
      description: DEVICETYPID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID4
    addr: 0xf0000fd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xf0000fd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xf0000fd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xf0000fdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xf0000fe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xf0000fe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xf0000fe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xf0000fec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xf0000ff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xf0000ff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xf0000ff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xf0000ffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: MTBDWT
  description: MTB data watchpoint and trace
  base_addr: 0xf0001000
  size: 0x1000
  registers:
  - !Register
    name: CTRL
    addr: 0xf0001000
    size_bits: 32
    description: MTB DWT Control Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2f000000
    fields:
    - !Field
      name: DWTCFGCTRL
      bit_offset: 0
      bit_width: 28
      description: DWT configuration controls
      read_allowed: true
      write_allowed: false
    - !Field
      name: NUMCMP
      bit_offset: 28
      bit_width: 4
      description: Number of comparators
      read_allowed: true
      write_allowed: false
  - !Register
    name: FCT0
    addr: 0xf0001028
    size_bits: 32
    description: MTB_DWT Comparator Function Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNCTION
      bit_offset: 0
      bit_width: 4
      description: Function
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
    - !Field
      name: DATAVMATCH
      bit_offset: 8
      bit_width: 1
      description: Data Value Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DATAVSIZE
      bit_offset: 10
      bit_width: 2
      description: Data Value Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DATAVADDR0
      bit_offset: 12
      bit_width: 4
      description: Data Value Address 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: MATCHED
      bit_offset: 24
      bit_width: 1
      description: Comparator match
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCT1
    addr: 0xf0001038
    size_bits: 32
    description: MTB_DWT Comparator Function Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNCTION
      bit_offset: 0
      bit_width: 4
      description: Function
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
    - !Field
      name: MATCHED
      bit_offset: 24
      bit_width: 1
      description: Comparator match
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TBCTRL
    addr: 0xf0001200
    size_bits: 32
    description: MTB_DWT Trace Buffer Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: ACOMP0
      bit_offset: 0
      bit_width: 1
      description: Action based on Comparator 0 match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACOMP1
      bit_offset: 1
      bit_width: 1
      description: Action based on Comparator 1 match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NUMCOMP
      bit_offset: 28
      bit_width: 4
      description: Number of Comparators
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICECFG
    addr: 0xf0001fc8
    size_bits: 32
    description: Device Configuration Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICECFG
      bit_offset: 0
      bit_width: 32
      description: DEVICECFG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICETYPID
    addr: 0xf0001fcc
    size_bits: 32
    description: Device Type Identifier Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: DEVICETYPID
      bit_offset: 0
      bit_width: 32
      description: DEVICETYPID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMP0
    addr: 0xf0001020
    size_bits: 32
    description: MTB_DWT Comparator Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Reference value for comparison
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP1
    addr: 0xf0001030
    size_bits: 32
    description: MTB_DWT Comparator Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Reference value for comparison
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASK0
    addr: 0xf0001024
    size_bits: 32
    description: MTB_DWT Comparator Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: MASK
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASK1
    addr: 0xf0001034
    size_bits: 32
    description: MTB_DWT Comparator Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: MASK
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIPHID4
    addr: 0xf0001fd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xf0001fd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xf0001fd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xf0001fdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xf0001fe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xf0001fe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xf0001fe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xf0001fec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xf0001ff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xf0001ff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xf0001ff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xf0001ffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: ROM
  description: System ROM
  base_addr: 0xf0002000
  size: 0x1000
  registers:
  - !Register
    name: TABLEMARK
    addr: 0xf000200c
    size_bits: 32
    description: End of Table Marker Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MARK
      bit_offset: 0
      bit_width: 32
      description: MARK
      read_allowed: true
      write_allowed: false
  - !Register
    name: SYSACCESS
    addr: 0xf0002fcc
    size_bits: 32
    description: System Access Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SYSACCESS
      bit_offset: 0
      bit_width: 32
      description: SYSACCESS
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY0
    addr: 0xf0002000
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY1
    addr: 0xf0002004
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY2
    addr: 0xf0002008
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID4
    addr: 0xf0002fd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xf0002fd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xf0002fd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xf0002fdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xf0002fe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xf0002fe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xf0002fe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xf0002fec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xf0002ff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xf0002ff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xf0002ff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xf0002ffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: MCM
  description: Core Platform Miscellaneous Control Module
  base_addr: 0xf0003000
  size: 0x44
  registers:
  - !Register
    name: PLASC
    addr: 0xf0003008
    size_bits: 16
    description: Crossbar Switch (AXBS) Slave Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x7
    fields:
    - !Field
      name: ASC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the ASC field indicates whether there is a corresponding
        connection to the crossbar switch's slave input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLAMC
    addr: 0xf000300a
    size_bits: 16
    description: Crossbar Switch (AXBS) Master Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: AMC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the AMC field indicates whether there is a corresponding
        connection to the AXBS master input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLACR
    addr: 0xf000300c
    size_bits: 32
    description: Platform Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x50
    fields:
    - !Field
      name: ARB
      bit_offset: 9
      bit_width: 1
      description: Arbitration select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFCC
      bit_offset: 10
      bit_width: 1
      description: Clear Flash Controller Cache
      read_allowed: false
      write_allowed: true
    - !Field
      name: DFCDA
      bit_offset: 11
      bit_width: 1
      description: Disable Flash Controller Data Caching
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCIC
      bit_offset: 12
      bit_width: 1
      description: Disable Flash Controller Instruction Caching
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCC
      bit_offset: 13
      bit_width: 1
      description: Disable Flash Controller Cache
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EFDS
      bit_offset: 14
      bit_width: 1
      description: Enable Flash Data Speculation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCS
      bit_offset: 15
      bit_width: 1
      description: Disable Flash Controller Speculation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESFC
      bit_offset: 16
      bit_width: 1
      description: Enable Stalling Flash Controller
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CPO
    addr: 0xf0003040
    size_bits: 32
    description: Compute Operation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPOREQ
      bit_offset: 0
      bit_width: 1
      description: Compute Operation Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOACK
      bit_offset: 1
      bit_width: 1
      description: Compute Operation Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOWOI
      bit_offset: 2
      bit_width: 1
      description: Compute Operation Wake-up on Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FGPIOA
  description: General Purpose Input/Output
  base_addr: 0xf8000000
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0xf8000000
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0xf8000004
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0xf8000008
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xf800000c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0xf8000010
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0xf8000014
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FGPIOB
  description: General Purpose Input/Output
  base_addr: 0xf8000040
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0xf8000040
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0xf8000044
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0xf8000048
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xf800004c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0xf8000050
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0xf8000054
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FGPIOC
  description: General Purpose Input/Output
  base_addr: 0xf8000080
  size: 0x18
  registers:
  - !Register
    name: PDOR
    addr: 0xf8000080
    size_bits: 32
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 32
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0xf8000084
    size_bits: 32
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 32
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0xf8000088
    size_bits: 32
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 32
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xf800008c
    size_bits: 32
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 32
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0xf8000090
    size_bits: 32
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 32
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0xf8000094
    size_bits: 32
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 32
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
