// Seed: 6809635
module module_0 (
    input logic id_0,
    input id_1
);
  always @(posedge 1) begin
    id_2 = 1;
  end
endmodule
