Timing Analyzer report for ReactionGame
Wed May 29 17:26:33 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; ReactionGame                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processors 3-4         ;   0.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 204.33 MHz ; 204.33 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.894 ; -200.599        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.614 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -85.240                       ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                  ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.894 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 4.383      ;
; -3.876 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 4.364      ;
; -3.795 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 4.284      ;
; -3.777 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 4.265      ;
; -3.773 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.519     ; 4.252      ;
; -3.764 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.688      ;
; -3.755 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.520     ; 4.233      ;
; -3.746 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.669      ;
; -3.731 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 4.214      ;
; -3.722 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.646      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.196      ;
; -3.711 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.635      ;
; -3.709 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.633      ;
; -3.704 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.627      ;
; -3.698 ; TimerAuxFSM:timer_fsm|s_counter[10] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.622      ;
; -3.693 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.616      ;
; -3.691 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.614      ;
; -3.690 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 4.173      ;
; -3.680 ; TimerAuxFSM:timer_fsm|s_counter[10] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.603      ;
; -3.634 ; TimerAuxFSM:timer_fsm|s_counter[13] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.558      ;
; -3.629 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 4.112      ;
; -3.625 ; TimerAuxFSM:timer_fsm|s_counter[12] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.549      ;
; -3.616 ; TimerAuxFSM:timer_fsm|s_counter[13] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.539      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.612 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.513     ; 4.097      ;
; -3.607 ; TimerAuxFSM:timer_fsm|s_counter[12] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.530      ;
; -3.605 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 4.088      ;
; -3.605 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.529      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.590 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.523     ; 4.065      ;
; -3.587 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.510      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.581 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.501      ;
; -3.577 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.515     ; 4.060      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.539 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.459      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.528 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.448      ;
; -3.526 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.446      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.614 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.878      ;
; 0.675 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.370      ;
; 0.683 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.948      ;
; 0.729 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.993      ;
; 0.735 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.999      ;
; 0.735 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.999      ;
; 0.736 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.000      ;
; 0.871 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.135      ;
; 0.879 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.615      ; 1.200      ;
; 0.879 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.615      ; 1.200      ;
; 0.879 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.615      ; 1.200      ;
; 0.899 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 1.563      ;
; 0.901 ; s_global_reset                        ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.164      ;
; 0.901 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 1.565      ;
; 0.902 ; s_global_reset                        ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.165      ;
; 0.910 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.175      ;
; 0.933 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.198      ;
; 0.941 ; s_global_reset                        ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.204      ;
; 0.974 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.617      ; 1.297      ;
; 0.982 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[29]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.610      ; 1.298      ;
; 0.983 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_cntZero       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 0.857      ;
; 1.005 ; Debouncer:debounce2|s_debounceCnt[21] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.269      ;
; 1.007 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.271      ;
; 1.014 ; Debouncer:debounce2|s_debounceCnt[21] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 1.708      ;
; 1.022 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.287      ;
; 1.023 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.288      ;
; 1.027 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.292      ;
; 1.028 ; s_global_reset                        ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.291      ;
; 1.031 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.296      ;
; 1.034 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 1.728      ;
; 1.070 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.335      ;
; 1.084 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[21]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 0.960      ;
; 1.085 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[17]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 0.961      ;
; 1.092 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[20]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 0.968      ;
; 1.103 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[18]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 0.977      ;
; 1.103 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.617      ; 1.426      ;
; 1.110 ; Debouncer:debounce2|s_debounceCnt[22] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.391      ;
; 1.114 ; Debouncer:debounce2|s_debounceCnt[5]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.300     ; 1.000      ;
; 1.124 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.389      ;
; 1.124 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.388      ;
; 1.126 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[28]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.000      ;
; 1.129 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.393      ;
; 1.137 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.615      ; 1.458      ;
; 1.152 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.617      ; 1.475      ;
; 1.152 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.617      ; 1.475      ;
; 1.153 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[29]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.612      ; 1.471      ;
; 1.164 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 1.858      ;
; 1.176 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.441      ;
; 1.193 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[27]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.067      ;
; 1.194 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[17]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.068      ;
; 1.197 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.461      ;
; 1.202 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.467      ;
; 1.202 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.467      ;
; 1.203 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.468      ;
; 1.208 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.473      ;
; 1.215 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.873      ;
; 1.252 ; TimerAuxFSM:timer_fsm|s_counter[31]   ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.534      ;
; 1.283 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[9]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.159      ;
; 1.283 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[7]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.159      ;
; 1.284 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[5]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.160      ;
; 1.287 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[10]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.163      ;
; 1.307 ; TimerAuxFSM:timer_fsm|s_counter[30]   ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 1.589      ;
; 1.317 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.581      ;
; 1.321 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.585      ;
; 1.327 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.985      ;
; 1.330 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.594      ;
; 1.335 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[24]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.209      ;
; 1.335 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[16]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.209      ;
; 1.339 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[19]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.213      ;
; 1.340 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[20]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.214      ;
; 1.344 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 2.002      ;
; 1.346 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.610      ;
; 1.347 ; TimerAuxFSM:timer_fsm|s_cntZero       ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.010     ; 1.043      ;
; 1.359 ; TimerAuxFSM:timer_fsm|s_cntZero       ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.010     ; 1.055      ;
; 1.360 ; TimerAuxFSM:timer_fsm|s_cntZero       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; -0.010     ; 1.056      ;
; 1.361 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.626      ;
; 1.361 ; Debouncer:debounce2|s_debounceCnt[18] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 2.056      ;
; 1.404 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.674      ;
; 1.408 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[3]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.176      ; 1.290      ;
; 1.409 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[18]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.285      ;
; 1.412 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[26]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.286      ;
; 1.412 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[21]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.286      ;
; 1.414 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[25]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.168      ; 1.288      ;
; 1.419 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_cntZero       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.166      ; 1.291      ;
; 1.421 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[4]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.297      ;
; 1.422 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[8]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.298      ;
; 1.422 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[6]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.298      ;
; 1.423 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[15]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.299      ;
; 1.423 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[14]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.299      ;
; 1.427 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[13]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.303      ;
; 1.437 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[25]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.313      ;
; 1.439 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[11]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.315      ;
; 1.439 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[26]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.315      ;
; 1.442 ; Debouncer:debounce2|s_debounceCnt[17] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 2.137      ;
; 1.443 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[27]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.319      ;
; 1.448 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[19]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.324      ;
; 1.451 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[28]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.327      ;
; 1.451 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[24]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.170      ; 1.327      ;
; 1.452 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 2.110      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 224.92 MHz ; 224.92 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.446 ; -177.904       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.560 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -85.240                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                   ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.446 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.450     ; 3.995      ;
; -3.427 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.450     ; 3.976      ;
; -3.360 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.450     ; 3.909      ;
; -3.341 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.884      ;
; -3.341 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.450     ; 3.890      ;
; -3.340 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.274      ;
; -3.321 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.255      ;
; -3.320 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.863      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.310 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.855      ;
; -3.291 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.225      ;
; -3.281 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.215      ;
; -3.271 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.205      ;
; -3.270 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.204      ;
; -3.261 ; TimerAuxFSM:timer_fsm|s_counter[10] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.195      ;
; -3.260 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.194      ;
; -3.250 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.184      ;
; -3.240 ; TimerAuxFSM:timer_fsm|s_counter[10] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.174      ;
; -3.231 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.774      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.224 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.454     ; 3.769      ;
; -3.215 ; TimerAuxFSM:timer_fsm|s_counter[13] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.149      ;
; -3.206 ; TimerAuxFSM:timer_fsm|s_counter[12] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.140      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.204 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.134      ;
; -3.194 ; TimerAuxFSM:timer_fsm|s_counter[13] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.128      ;
; -3.193 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.127      ;
; -3.188 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.731      ;
; -3.185 ; TimerAuxFSM:timer_fsm|s_counter[12] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.119      ;
; -3.172 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.106      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.161 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.460     ; 3.700      ;
; -3.150 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.693      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.136 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.456     ; 3.679      ;
; -3.121 ; TimerAuxFSM:timer_fsm|s_counter[2]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.051      ;
; -3.117 ; TimerAuxFSM:timer_fsm|s_counter[15] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.051      ;
; -3.113 ; TimerAuxFSM:timer_fsm|s_counter[16] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.049      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.111 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.041      ;
; -3.102 ; TimerAuxFSM:timer_fsm|s_counter[2]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.032      ;
; -3.101 ; TimerAuxFSM:timer_fsm|s_counter[19] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.037      ;
; -3.101 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.031      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.560 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.801      ;
; 0.620 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.257      ;
; 0.626 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.867      ;
; 0.669 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.910      ;
; 0.673 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.914      ;
; 0.674 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.915      ;
; 0.674 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.915      ;
; 0.799 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.040      ;
; 0.821 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.062      ;
; 0.833 ; s_global_reset                        ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.072      ;
; 0.835 ; s_global_reset                        ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.074      ;
; 0.840 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.446      ;
; 0.842 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.448      ;
; 0.848 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.089      ;
; 0.871 ; s_global_reset                        ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.110      ;
; 0.894 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.527      ; 1.112      ;
; 0.895 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.527      ; 1.113      ;
; 0.895 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.527      ; 1.113      ;
; 0.922 ; Debouncer:debounce2|s_debounceCnt[21] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.163      ;
; 0.922 ; Debouncer:debounce2|s_debounceCnt[21] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.558      ;
; 0.925 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.166      ;
; 0.932 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.173      ;
; 0.933 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.174      ;
; 0.941 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.577      ;
; 0.945 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.186      ;
; 0.950 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.191      ;
; 0.951 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_cntZero       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 0.776      ;
; 0.957 ; s_global_reset                        ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.196      ;
; 0.972 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[29]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.524      ; 1.187      ;
; 0.981 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.222      ;
; 0.990 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.529      ; 1.210      ;
; 1.013 ; Debouncer:debounce2|s_debounceCnt[5]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.276     ; 0.908      ;
; 1.017 ; Debouncer:debounce2|s_debounceCnt[22] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.273      ;
; 1.036 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.277      ;
; 1.038 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.280      ;
; 1.041 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.282      ;
; 1.055 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[21]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 0.882      ;
; 1.056 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.465      ; 1.692      ;
; 1.056 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[17]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 0.883      ;
; 1.070 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.310      ;
; 1.070 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[20]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 0.897      ;
; 1.078 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[18]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 0.903      ;
; 1.082 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.323      ;
; 1.086 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[28]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 0.911      ;
; 1.091 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.691      ;
; 1.099 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.340      ;
; 1.100 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.341      ;
; 1.101 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.529      ; 1.321      ;
; 1.102 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.343      ;
; 1.106 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.347      ;
; 1.111 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.527      ; 1.329      ;
; 1.124 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.529      ; 1.344      ;
; 1.124 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.529      ; 1.344      ;
; 1.144 ; TimerAuxFSM:timer_fsm|s_counter[31]   ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.400      ;
; 1.146 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[27]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 0.971      ;
; 1.147 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[17]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 0.972      ;
; 1.152 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[29]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.526      ; 1.369      ;
; 1.183 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.423      ;
; 1.191 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.791      ;
; 1.199 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.440      ;
; 1.204 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.804      ;
; 1.210 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.451      ;
; 1.211 ; TimerAuxFSM:timer_fsm|s_counter[30]   ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.467      ;
; 1.219 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.461      ;
; 1.219 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.461      ;
; 1.231 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.472      ;
; 1.233 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[9]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.060      ;
; 1.234 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[7]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.061      ;
; 1.235 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[5]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.062      ;
; 1.238 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[10]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.065      ;
; 1.246 ; TimerAuxFSM:timer_fsm|s_cntZero       ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.006      ; 0.943      ;
; 1.247 ; Debouncer:debounce2|s_debounceCnt[18] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.884      ;
; 1.267 ; TimerAuxFSM:timer_fsm|s_cntZero       ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.006      ; 0.964      ;
; 1.268 ; TimerAuxFSM:timer_fsm|s_cntZero       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.006      ; 0.965      ;
; 1.293 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[24]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.118      ;
; 1.293 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[16]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.118      ;
; 1.298 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[19]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.123      ;
; 1.299 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[20]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.124      ;
; 1.300 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.900      ;
; 1.311 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.557      ;
; 1.314 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.555      ;
; 1.314 ; Debouncer:debounce2|s_debounceCnt[17] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.466      ; 1.951      ;
; 1.334 ; TimerAuxFSM:timer_fsm|s_counter[22]   ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.590      ;
; 1.340 ; TimerAuxFSM:timer_fsm|s_counter[2]    ; TimerAuxFSM:timer_fsm|s_counter[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.580      ;
; 1.344 ; Debouncer:debounce2|s_debounceCnt[0]  ; Debouncer:debounce2|s_debounceCnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.599      ;
; 1.346 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[18]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.173      ;
; 1.346 ; TimerAuxFSM:timer_fsm|s_counter[23]   ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.602      ;
; 1.349 ; Debouncer:debounce2|s_debounceCnt[5]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.604      ;
; 1.358 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.598      ;
; 1.359 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.599      ;
; 1.359 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[4]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.186      ;
; 1.360 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[6]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.187      ;
; 1.360 ; TimerAuxFSM:timer_fsm|s_counter[28]   ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.993      ;
; 1.361 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[15]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.188      ;
; 1.363 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[26]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.188      ;
; 1.363 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[8]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.190      ;
; 1.363 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[21]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.188      ;
; 1.364 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[14]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.191      ;
; 1.365 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[25]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.134      ; 1.190      ;
; 1.365 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[13]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.136      ; 1.192      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.413 ; -67.631        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.270 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -72.546                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                   ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.413 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 2.130      ;
; -1.403 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 2.120      ;
; -1.374 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 2.085      ;
; -1.363 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 2.074      ;
; -1.355 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 2.072      ;
; -1.345 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.270     ; 2.062      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.328 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.041      ;
; -1.326 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.274      ;
; -1.316 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.264      ;
; -1.315 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 2.026      ;
; -1.315 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.028      ;
; -1.306 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.254      ;
; -1.305 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 2.018      ;
; -1.304 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.252      ;
; -1.299 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 2.010      ;
; -1.296 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.244      ;
; -1.294 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 2.005      ;
; -1.294 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.242      ;
; -1.294 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.242      ;
; -1.292 ; TimerAuxFSM:timer_fsm|s_counter[10] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.240      ;
; -1.284 ; TimerAuxFSM:timer_fsm|s_counter[8]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.232      ;
; -1.282 ; TimerAuxFSM:timer_fsm|s_counter[10] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.230      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.270 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.274     ; 1.983      ;
; -1.258 ; TimerAuxFSM:timer_fsm|s_counter[13] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.206      ;
; -1.256 ; TimerAuxFSM:timer_fsm|s_counter[12] ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.204      ;
; -1.250 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[28] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.192      ;
; -1.250 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.961      ;
; -1.248 ; TimerAuxFSM:timer_fsm|s_counter[13] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.196      ;
; -1.246 ; TimerAuxFSM:timer_fsm|s_counter[12] ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.194      ;
; -1.242 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.190      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.952      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.241 ; TimerAuxFSM:timer_fsm|s_counter[9]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.185      ;
; -1.239 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[27] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 2.181      ;
; -1.235 ; TimerAuxFSM:timer_fsm|s_counter[0]  ; TimerAuxFSM:timer_fsm|s_counter[31] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 2.174      ;
; -1.235 ; TimerAuxFSM:timer_fsm|s_counter[1]  ; TimerAuxFSM:timer_fsm|s_counter[26] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.276     ; 1.946      ;
; -1.232 ; TimerAuxFSM:timer_fsm|s_counter[4]  ; TimerAuxFSM:timer_fsm|s_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.180      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.230 ; TimerAuxFSM:timer_fsm|s_counter[23] ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.278     ; 1.939      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.221 ; TimerAuxFSM:timer_fsm|s_counter[5]  ; TimerAuxFSM:timer_fsm|s_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.165      ;
; -1.219 ; TimerAuxFSM:timer_fsm|s_counter[7]  ; TimerAuxFSM:timer_fsm|s_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 2.163      ;
+--------+-------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.270 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.674      ; 0.548      ;
; 0.270 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.674      ; 0.548      ;
; 0.271 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.674      ; 0.549      ;
; 0.288 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.412      ;
; 0.294 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.621      ;
; 0.313 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.437      ;
; 0.313 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.676      ; 0.593      ;
; 0.330 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[29]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.670      ; 0.604      ;
; 0.342 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.466      ;
; 0.343 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.467      ;
; 0.343 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.467      ;
; 0.344 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.468      ;
; 0.357 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_cntZero       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.436      ; 0.397      ;
; 0.379 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.676      ; 0.659      ;
; 0.386 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.674      ; 0.664      ;
; 0.393 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[20]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.436      ;
; 0.395 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.519      ;
; 0.397 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[23]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.676      ; 0.677      ;
; 0.397 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[22]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.676      ; 0.677      ;
; 0.399 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[21]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.442      ;
; 0.399 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[17]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.442      ;
; 0.404 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.720      ;
; 0.406 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.722      ;
; 0.408 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[29]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.672      ; 0.684      ;
; 0.415 ; s_global_reset                        ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.537      ;
; 0.416 ; s_global_reset                        ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.538      ;
; 0.419 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[18]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.460      ;
; 0.424 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[28]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.465      ;
; 0.427 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.551      ;
; 0.433 ; s_global_reset                        ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.555      ;
; 0.434 ; SystemFSM:systemFSM|pState.CONF       ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.558      ;
; 0.453 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[27]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.494      ;
; 0.454 ; Debouncer:debounce2|s_debounceCnt[21] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[17]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.495      ;
; 0.455 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.579      ;
; 0.459 ; Debouncer:debounce2|s_debounceCnt[21] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.785      ;
; 0.461 ; s_global_reset                        ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.583      ;
; 0.469 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|pState.GAME       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.593      ;
; 0.470 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.594      ;
; 0.473 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.597      ;
; 0.473 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|pState.CONF       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.597      ;
; 0.474 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.800      ;
; 0.487 ; SystemFSM:systemFSM|pState.FINAL      ; SystemFSM:systemFSM|pState.FINAL      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.611      ;
; 0.497 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[9]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.540      ;
; 0.497 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[7]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.540      ;
; 0.498 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[5]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.541      ;
; 0.502 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[10]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.545      ;
; 0.505 ; Debouncer:debounce2|s_debounceCnt[22] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.636      ;
; 0.507 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.632      ;
; 0.518 ; Debouncer:debounce2|s_debounceCnt[5]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.139     ; 0.463      ;
; 0.520 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[24]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.561      ;
; 0.520 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[16]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.561      ;
; 0.521 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.645      ;
; 0.525 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[19]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.566      ;
; 0.526 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[20]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.567      ;
; 0.539 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.865      ;
; 0.541 ; SystemFSM:systemFSM|pState.GAME       ; SystemFSM:systemFSM|s_stateChange     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.665      ;
; 0.542 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[18]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.585      ;
; 0.545 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_cntZero       ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.434      ; 0.583      ;
; 0.547 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[3]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.445      ; 0.596      ;
; 0.549 ; Debouncer:debounce2|s_debounceCnt[1]  ; Debouncer:debounce2|s_debounceCnt[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.673      ;
; 0.549 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.858      ;
; 0.550 ; Debouncer:debounce2|s_debounceCnt[4]  ; Debouncer:debounce2|s_debounceCnt[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.674      ;
; 0.551 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_debounceCnt[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.675      ;
; 0.553 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_debounceCnt[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.677      ;
; 0.555 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[21]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.596      ;
; 0.556 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[26]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.597      ;
; 0.557 ; TimerAuxFSM:timer_fsm|s_counter[31]   ; TimerAuxFSM:timer_fsm|s_counter[31]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.693      ;
; 0.558 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[25]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.437      ; 0.599      ;
; 0.560 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[4]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.603      ;
; 0.561 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[25]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.604      ;
; 0.562 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[19]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.605      ;
; 0.562 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[15]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.605      ;
; 0.562 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[6]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.605      ;
; 0.562 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[26]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.605      ;
; 0.565 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[8]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.608      ;
; 0.566 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[24]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.609      ;
; 0.566 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[14]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.609      ;
; 0.566 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[28]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.609      ;
; 0.567 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[16]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.610      ;
; 0.567 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[13]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.610      ;
; 0.567 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[27]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.610      ;
; 0.574 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[11]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.617      ;
; 0.575 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[14]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.441      ; 0.620      ;
; 0.578 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[8]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.441      ; 0.623      ;
; 0.582 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_pulsedOut       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.705      ;
; 0.584 ; TimerAuxFSM:timer_fsm|s_counter[30]   ; TimerAuxFSM:timer_fsm|s_counter[30]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.720      ;
; 0.586 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[12]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.441      ; 0.631      ;
; 0.588 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[4]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.441      ; 0.633      ;
; 0.590 ; s_global_reset                        ; TimerAuxFSM:timer_fsm|s_counter[12]   ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.439      ; 0.633      ;
; 0.595 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.719      ;
; 0.603 ; Debouncer:debounce2|s_debounceCnt[3]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.912      ;
; 0.614 ; Debouncer:debounce2|s_debounceCnt[20] ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.738      ;
; 0.616 ; Debouncer:debounce2|s_debounceCnt[19] ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.740      ;
; 0.616 ; Debouncer:debounce2|s_debounceCnt[2]  ; Debouncer:debounce2|s_debounceCnt[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.925      ;
; 0.619 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.744      ;
; 0.619 ; Debouncer:debounce2|s_previousIn      ; Debouncer:debounce2|s_debounceCnt[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.744      ;
; 0.621 ; Debouncer:debounce2|s_debounceCnt[18] ; Debouncer:debounce2|s_debounceCnt[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 0.948      ;
; 0.621 ; SystemFSM:systemFSM|s_stateChange     ; TimerAuxFSM:timer_fsm|s_counter[2]    ; CLOCK_50     ; CLOCK_50    ; -0.500       ; 0.445      ; 0.670      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.894   ; 0.270 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -3.894   ; 0.270 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -200.599 ; 0.0   ; 0.0      ; 0.0     ; -85.24              ;
;  CLOCK_50        ; -200.599 ; 0.000 ; N/A      ; N/A     ; -85.240             ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1590     ; 4        ; 130      ; 1584     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 1590     ; 4        ; 130      ; 1584     ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed May 29 17:26:31 2024
Info: Command: quartus_sta ReactionGame -c ReactionGame
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ReactionGame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.894            -200.599 CLOCK_50 
Info (332146): Worst-case hold slack is 0.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.614               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -85.240 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.446            -177.904 CLOCK_50 
Info (332146): Worst-case hold slack is 0.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.560               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -85.240 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.413             -67.631 CLOCK_50 
Info (332146): Worst-case hold slack is 0.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.270               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.546 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 569 megabytes
    Info: Processing ended: Wed May 29 17:26:33 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


