Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 22 18:42:33 2019
| Host         : WYC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   107 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |           13 |
|     10 |            3 |
|     12 |            2 |
|     14 |            2 |
|    16+ |           84 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             816 |          168 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             416 |           89 |
| Yes          | No                    | No                     |            4122 |          584 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1100 |          137 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                          Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_synch_i_2_n_4                                                                  | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/v_synch_i_1_n_4                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_synch_0                                                                        | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/h_synch_i_1_n_4                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_state53                                                                                                                       | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/E[0]                                                                            |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/tmp_143_reg_5418_reg0                                                                                                                   |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_state51                                                                                                                       |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_4                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_state52                                                                                                                       | design_1_i/bpnn_0/inst/ap_CS_fsm_state50                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_NS_fsm[26]                                                                                                                           |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/tmp_130_reg_5060_reg0                                                                                                                   |                                                                                                                                          |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/i_reg_12070                                                                                                                             | design_1_i/bpnn_0/inst/i_reg_1207                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_pp1_stage0                                                                                                                    |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_pp0_stage0                                                                                                                    |                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/waddr                                                                                                                |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_4                                                                             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_4                                                                             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_4                                                                             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_4                                                                             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/p_1_out_i_3_n_4                                                                                                                         |                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_4                                                                            | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/pixel_count[11]_i_1_n_4                                    |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1             | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count_reg[0]_0                                                              | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/my_vga/line_count[11]_i_1_n_4                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]         |                                                                                                                                          |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_4 |                                                                                                                                          |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                          |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                          |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                          |                2 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                |                                                                                                                                          |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                          |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                          |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/output_V_ce0                                                                                             |                                                                                                                                          |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/p_0_in_0                                                                                                 |                                                                                                                                          |                5 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_enable_reg_pp0_iter4                                                                                                                 |                                                                                                                                          |                4 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/tmp_5_reg_593_reg[0]_0[0]                                                       |                                                                                                                                          |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_enable_reg_pp1_iter11                                                                                                                |                                                                                                                                          |                3 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/buff_addr[18]_i_1_n_4                                                                   |                                                                                                                                          |                9 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/p_0[0]                                                                          |                                                                                                                                          |                4 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/E[0]                                                                            |                                                                                                                                          |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                        |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/poly_temp_V_reg_699[19]_i_1_n_4                                                                                   |                                                                                                                                          |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                    |                                                                                                                                          |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                     |                                                                                                                                          |                9 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/p_1_out__1_i_2_n_4                                                                                                                      |                                                                                                                                          |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/output_V_U/bpnn_output_V_ram_U/E[0]                                                                                                     | design_1_i/bpnn_0/inst/ap_CS_fsm_state50                                                                                                 |                5 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ar_hs                                                                                                                | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/rdata[31]_i_1_n_4                                                                              |               16 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_ACC_Z[31]_i_1_n_4                                                                                                | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Rin[31]_i_1_n_4                                                                                                  | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                6 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                 | design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/p_0_in                                                                    |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Mid[31]_i_1_n_4                                                                                                  | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/p_0_in0                                                                                                              | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Lit[31]_i_1_n_4                                                                                                  | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                7 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_Ind[31]_i_1_n_4                                                                                                  | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                8 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_ACC_Y[31]_i_1_n_4                                                                                                | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                4 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/int_ACC_X[31]_i_1_n_4                                                                                                | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |                5 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                          |               10 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_2_reg_694[61]_i_1_n_4                                                                                      |                                                                                                                                          |               10 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                          |               12 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[0]                                                                                                                                    |                                                                                                                                          |               11 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[8]                                                                                                                                    |                                                                                                                                          |                8 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[4]                                                                                                                                    |                                                                                                                                          |                7 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[5]                                                                                                                                    |                                                                                                                                          |                8 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[3]                                                                                                                                    |                                                                                                                                          |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[2]                                                                                                                                    |                                                                                                                                          |                9 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[1]                                                                                                                                    |                                                                                                                                          |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[6]                                                                                                                                    |                                                                                                                                          |               12 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/Q[7]                                                                                                                                    |                                                                                                                                          |               12 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265_ap_start_reg                                                                                                      |                                                                                                                                          |               10 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                          |                7 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                          |                9 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                          |                9 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                          |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[0]_0                              |                                                                                                                                          |               10 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                          |                8 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               15 |            122 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_5_reg_6490                                                                                                 |                                                                                                                                          |               17 |            126 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_s_reg_684[61]_i_1_n_4                                                                                      |                                                                                                                                          |               15 |            132 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                | design_1_i/bpnn_0/inst/bpnn_CTRLS_s_axi_U/ap_rst_n_inv                                                                                   |               44 |            150 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_state7                                                                                                                        |                                                                                                                                          |               72 |            512 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_state8                                                                                                                        |                                                                                                                                          |              102 |            528 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/bpnn_0/inst/ap_CS_fsm_state9                                                                                                                        |                                                                                                                                          |               95 |            592 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                |                                                                                                                                          |              169 |            856 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


