# Microsemi Physical design constraints file

# Version: v2021.2 2021.2.0.11

# Design Name: SID_PLAYER 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 400 VF , Speed grade: STD 

# Date generated: Sun Aug 22 16:32:23 2021 


#
# I/O constraints
#

set_io BA\[0\] -DIRECTION OUTPUT -pinname W10 -fixed no
set_io BA\[1\] -DIRECTION OUTPUT -pinname V12 -fixed no
set_io CAS_N -DIRECTION OUTPUT -pinname Y12 -fixed no
set_io CKE -DIRECTION OUTPUT -pinname Y13 -fixed no
set_io CS_N\[0\] -DIRECTION OUTPUT -pinname R13 -fixed no
set_io DQM\[0\] -DIRECTION OUTPUT -pinname E5 -fixed no
set_io DQM\[1\] -DIRECTION OUTPUT -pinname F7 -fixed no
set_io DQ\[0\] -DIRECTION INOUT -pinname F1 -fixed no
set_io DQ\[1\] -DIRECTION INOUT -pinname G1 -fixed no
set_io DQ\[2\] -DIRECTION INOUT -pinname E2 -fixed no
set_io DQ\[3\] -DIRECTION INOUT -pinname G2 -fixed no
set_io DQ\[4\] -DIRECTION INOUT -pinname E3 -fixed no
set_io DQ\[5\] -DIRECTION INOUT -pinname G3 -fixed no
set_io DQ\[6\] -DIRECTION INOUT -pinname F3 -fixed no
set_io DQ\[7\] -DIRECTION INOUT -pinname F4 -fixed no
set_io DQ\[8\] -DIRECTION INOUT -pinname J7 -fixed no
set_io DQ\[9\] -DIRECTION INOUT -pinname G6 -fixed no
set_io DQ\[10\] -DIRECTION INOUT -pinname F6 -fixed no
set_io DQ\[11\] -DIRECTION INOUT -pinname H5 -fixed no
set_io DQ\[12\] -DIRECTION INOUT -pinname H6 -fixed no
set_io DQ\[13\] -DIRECTION INOUT -pinname H4 -fixed no
set_io DQ\[14\] -DIRECTION INOUT -pinname F5 -fixed no
set_io DQ\[15\] -DIRECTION INOUT -pinname G4 -fixed no
set_io LED\[0\] -DIRECTION OUTPUT -pinname E18 -fixed no
set_io LED\[1\] -DIRECTION OUTPUT -pinname R17 -fixed no
set_io LED\[2\] -DIRECTION OUTPUT -pinname R18 -fixed no
set_io LED\[3\] -DIRECTION OUTPUT -pinname T18 -fixed no
set_io LED\[4\] -DIRECTION OUTPUT -pinname U18 -fixed no
set_io LED\[5\] -DIRECTION OUTPUT -pinname R16 -fixed no
set_io LED\[6\] -DIRECTION OUTPUT -pinname E1 -fixed no
set_io LED\[7\] -DIRECTION OUTPUT -pinname D2 -fixed no
set_io MMUART_0_RXD -DIRECTION INPUT -pinname C19 -fixed no
set_io MMUART_0_TXD -DIRECTION OUTPUT -pinname D18 -fixed no
set_io RAS_N -DIRECTION OUTPUT -pinname U13 -fixed no
set_io SA\[0\] -DIRECTION OUTPUT -pinname U11 -fixed no
set_io SA\[1\] -DIRECTION OUTPUT -pinname U12 -fixed no
set_io SA\[2\] -DIRECTION OUTPUT -pinname V11 -fixed no
set_io SA\[3\] -DIRECTION OUTPUT -pinname Y10 -fixed no
set_io SA\[4\] -DIRECTION OUTPUT -pinname W15 -fixed no
set_io SA\[5\] -DIRECTION OUTPUT -pinname U14 -fixed no
set_io SA\[6\] -DIRECTION OUTPUT -pinname Y15 -fixed no
set_io SA\[7\] -DIRECTION OUTPUT -pinname W14 -fixed no
set_io SA\[8\] -DIRECTION OUTPUT -pinname T15 -fixed no
set_io SA\[9\] -DIRECTION OUTPUT -pinname W13 -fixed no
set_io SA\[10\] -DIRECTION OUTPUT -pinname T13 -fixed no
set_io SA\[11\] -DIRECTION OUTPUT -pinname V14 -fixed no
set_io SA\[12\] -DIRECTION OUTPUT -pinname V15 -fixed no
set_io SA\[13\] -DIRECTION OUTPUT -pinname Y16 -fixed no
set_io SDRCLK -DIRECTION OUTPUT -pinname T14 -fixed no
set_io USER_BTN -DIRECTION INPUT -pinname B19 -fixed no
set_io USER_LED -DIRECTION OUTPUT -pinname G17 -fixed no
set_io WE_N -DIRECTION OUTPUT -pinname R12 -fixed no
set_io sid_addr\[0\] -DIRECTION OUTPUT -pinname C20 -fixed no
set_io sid_addr\[1\] -DIRECTION OUTPUT -pinname V20 -fixed no
set_io sid_addr\[2\] -DIRECTION OUTPUT -pinname V19 -fixed no
set_io sid_addr\[3\] -DIRECTION OUTPUT -pinname T19 -fixed no
set_io sid_addr\[4\] -DIRECTION OUTPUT -pinname U19 -fixed no
set_io sid_clk -DIRECTION OUTPUT -pinname L20 -fixed no
set_io sid_cs_n -DIRECTION OUTPUT -pinname H19 -fixed no
set_io sid_data\[0\] -DIRECTION INOUT -pinname T20 -fixed no
set_io sid_data\[1\] -DIRECTION INOUT -pinname P20 -fixed no
set_io sid_data\[2\] -DIRECTION INOUT -pinname R20 -fixed no
set_io sid_data\[3\] -DIRECTION INOUT -pinname R15 -fixed no
set_io sid_data\[4\] -DIRECTION INOUT -pinname N20 -fixed no
set_io sid_data\[5\] -DIRECTION INOUT -pinname M19 -fixed no
set_io sid_data\[6\] -DIRECTION INOUT -pinname M17 -fixed no
set_io sid_data\[7\] -DIRECTION INOUT -pinname H17 -fixed no
set_io sid_rst_n -DIRECTION OUTPUT -pinname G18 -fixed no
set_io sid_rw -DIRECTION OUTPUT -pinname L19 -fixed no

#
# Core cell constraints
#

set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d2\[0\] -fixed no 314 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/R_VALID_toggle_0_sqmuxa_i -fixed no 328 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[18\] -fixed no 335 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/precharge14_2 -fixed no 293 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m282_N_5_i -fixed no 349 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[10\] -fixed no 309 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121 -fixed no 347 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/precharge -fixed no 282 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[3\] -fixed no 287 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[17\] -fixed no 347 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/un1_cntBinary_1.SUM\[3\] -fixed no 324 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.dorw37_0_a2_0 -fixed no 303 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[0\] -fixed no 282 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[21\] -fixed no 353 28
set_location d_m3_e -fixed no 351 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pSA46 -fixed no 291 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_317_i -fixed no 341 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[20\] -fixed no 307 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[15\] -fixed no 366 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNILKN1F\[2\] -fixed no 385 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[1\] -fixed no 258 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset_3 -fixed no 249 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_a3 -fixed no 382 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[11\] -fixed no 382 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_0_0 -fixed no 392 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m100 -fixed no 325 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m299_a0_1 -fixed no 345 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m45 -fixed no 379 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[11\] -fixed no 252 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntGray\[2\] -fixed no 312 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un4_w_valid_i -fixed no 310 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[5\] -fixed no 357 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m259_d -fixed no 346 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/m116 -fixed no 334 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[20\] -fixed no 371 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[10\] -fixed no 306 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[2\] -fixed no 286 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[8\] -fixed no 257 39
set_location SID_BRIDGE_0/reg.sid_addr\[3\] -fixed no 379 31
set_location SID_BRIDGE_0/reg.state_RNILOO6\[12\] -fixed no 386 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[11\] -fixed no 293 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[24\] -fixed no 375 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[9\] -fixed no 308 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_58_1_i -fixed no 369 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_fifo_first_read_RNIHRP82 -fixed no 338 45
set_location SID_BRIDGE_0/reg.sid_addr\[1\] -fixed no 372 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNICVAP7 -fixed no 350 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[15\] -fixed no 342 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[18\] -fixed no 383 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read36 -fixed no 315 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/un1_HREADY_AHB213_172_i -fixed no 335 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_47_0_i_1 -fixed no 344 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[12\] -fixed no 320 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s1\[3\] -fixed no 349 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[20\] -fixed no 357 31
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[2\] -fixed no 363 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m208_m1_e -fixed no 350 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift_4_1\[1\] -fixed no 296 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m177_s -fixed no 345 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[8\] -fixed no 266 30
set_location SID_BRIDGE_0/reg.state\[12\] -fixed no 389 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[7\] -fixed no 283 33
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC/U0_RGB1 -fixed no 218 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m147 -fixed no 322 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m276 -fixed no 346 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNISF2L -fixed no 389 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m261 -fixed no 343 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI1M3L -fixed no 380 42
set_location SID_BRIDGE_0/reg.HRDATA\[4\] -fixed no 374 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[4\] -fixed no 304 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41\[4\] -fixed no 348 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read46_2 -fixed no 320 24
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_0_RNIMEEV -fixed no 388 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_34 -fixed no 395 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_ahb_RNO\[1\] -fixed no 301 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[0\] -fixed no 273 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNISG3L -fixed no 376 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read36_1 -fixed no 312 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI2N3L -fixed no 392 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m174_a1_0 -fixed no 377 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[7\] -fixed no 265 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[0\] -fixed no 278 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk1.pulse_gen_i/toggle_out_0 -fixed no 327 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd19 -fixed no 282 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m307_e_0 -fixed no 324 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[13\] -fixed no 352 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[1\] -fixed no 255 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read_0_sqmuxa_i -fixed no 300 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[18\] -fixed no 330 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[8\] -fixed no 277 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[23\] -fixed no 347 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/fifoRe -fixed no 324 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m388 -fixed no 336 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift136 -fixed no 308 39
set_location SID_BRIDGE_0/reg.sid_data_o\[0\] -fixed no 393 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIC6ER3\[2\] -fixed no 380 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[8\] -fixed no 374 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_141_0_i_1 -fixed no 357 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr2_wr -fixed no 326 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[16\] -fixed no 369 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[5\] -fixed no 302 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read39 -fixed no 321 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[20\] -fixed no 328 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/act -fixed no 295 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[8\] -fixed no 284 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m10_e_xx -fixed no 329 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m149 -fixed no 323 42
set_location SID_BRIDGE_0/reg.REG_ADDR\[0\] -fixed no 379 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd_3\[1\] -fixed no 306 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/wvalid_ahb/genblk2.pulse_cdc_sync_i/sync_ff\[2\] -fixed no 370 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[8\] -fixed no 333 61
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[0\] -fixed no 372 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/RWABLE_RNO -fixed no 263 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[9\] -fixed no 246 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_11 -fixed no 395 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[1\] -fixed no 269 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[8\] -fixed no 300 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m253 -fixed no 354 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[19\] -fixed no 327 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[25\] -fixed no 285 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[17\] -fixed no 296 64
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_0_1 -fixed no 385 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift\[0\] -fixed no 262 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m230_m10_0_a4_0_0_0 -fixed no 321 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[7\] -fixed no 255 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/CKE -fixed no 281 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[1\] -fixed no 324 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntBinary_Z\[0\] -fixed no 325 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_REQ_sdr -fixed no 314 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/un1_cntBinary_1.CO1 -fixed no 318 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[16\] -fixed no 370 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[13\] -fixed no 251 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[24\] -fixed no 362 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntGray\[2\] -fixed no 321 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m260_0 -fixed no 342 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[0\] -fixed no 368 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HWRITE_d -fixed no 326 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_19 -fixed no 370 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m292_1_0 -fixed no 347 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m308 -fixed no 325 39
set_location SID_BRIDGE_0/reg.sid_addr\[4\] -fixed no 374 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/w_valid_d -fixed no 307 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[17\] -fixed no 371 57
set_location SID_BRIDGE_0/reg.state_RNO\[1\] -fixed no 377 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[3\] -fixed no 253 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ACTABLE_1_sqmuxa_1 -fixed no 246 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_4\[0\] -fixed no 394 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[6\] -fixed no 236 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41_m0\[0\] -fixed no 355 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/CAS_N -fixed no 298 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntGray\[1\] -fixed no 355 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[1\] -fixed no 371 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_6 -fixed no 346 60
set_location SID_BRIDGE_0/reg.sid_addr\[0\] -fixed no 378 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd\[2\] -fixed no 290 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[18\] -fixed no 381 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNI6I5L6 -fixed no 356 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[25\] -fixed no 345 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[7\] -fixed no 306 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[25\] -fixed no 380 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIN1F68 -fixed no 355 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[14\] -fixed no 391 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[4\] -fixed no 281 34
set_location SID_BRIDGE_0/reg.HRDATA\[0\] -fixed no 389 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_73_0_i_1_0 -fixed no 350 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ACTABLE_7_iv -fixed no 241 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[5\] -fixed no 262 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[10\] -fixed no 377 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntBinary_Z\[2\] -fixed no 343 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_14 -fixed no 346 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d2\[3\] -fixed no 313 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[7\] -fixed no 371 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[0\] -fixed no 395 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[8\] -fixed no 241 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m128_e_0 -fixed no 353 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIVVJR5_0 -fixed no 351 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[6\] -fixed no 271 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m145_e -fixed no 343 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[3\] -fixed no 228 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[5\] -fixed no 277 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[4\] -fixed no 254 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read36_2 -fixed no 325 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIF8DR3\[2\] -fixed no 376 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[21\] -fixed no 355 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/S_ACK_2 -fixed no 294 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[8\] -fixed no 258 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm_4_u -fixed no 288 45
set_location SID_BRIDGE_0/reg.state\[0\] -fixed no 392 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNIE66L -fixed no 329 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[16\] -fixed no 320 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[31\] -fixed no 325 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pSA\[0\] -fixed no 296 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/N_111_i_0 -fixed no 266 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_76_0_i_1 -fixed no 362 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO_0\[7\] -fixed no 300 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m296_d_1_1 -fixed no 333 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[21\] -fixed no 316 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift\[2\] -fixed no 262 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/D_REQ_toggle -fixed no 335 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift\[3\] -fixed no 260 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[10\] -fixed no 332 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[2\] -fixed no 292 31
set_location SID_PLAYER_sb_0/CORERESETP_0/mss_ready_state -fixed no 324 58
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_refresh_3_0_a3 -fixed no 290 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m116_m1_e -fixed no 394 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/un1_DOPC -fixed no 281 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un3_rx_fifo_wr_en -fixed no 320 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[3\] -fixed no 256 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/RAS_N_2_0 -fixed no 289 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[7\] -fixed no 313 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[18\] -fixed no 328 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[4\] -fixed no 369 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wc_zero_4_f0 -fixed no 304 42
set_location SID_BRIDGE_0/reg.sid_data_oe_RNO -fixed no 395 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntBinary_Z\[2\] -fixed no 358 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_RNI9NAG\[3\] -fixed no 333 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIS9ORF -fixed no 343 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m294 -fixed no 358 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[9\] -fixed no 355 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[6\] -fixed no 287 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s2\[0\] -fixed no 312 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_actable -fixed no 294 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray_11\[0\] -fixed no 315 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIQD2L -fixed no 372 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[6\] -fixed no 319 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[17\] -fixed no 365 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIHPRS -fixed no 360 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[13\] -fixed no 287 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_41_0_i_1_0 -fixed no 364 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/mode_cmd -fixed no 290 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd\[1\] -fixed no 306 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[5\] -fixed no 288 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHWRITE -fixed no 375 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0\[0\] -fixed no 372 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[13\] -fixed no 331 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l0.goact10 -fixed no 296 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk2.pulse_cdc_sync_i_sync_pulse_RNIIP8G -fixed no 338 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[3\] -fixed no 381 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty -fixed no 355 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState\[14\] -fixed no 381 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[6\] -fixed no 287 24
set_location SID_BRIDGE_0/reg.state\[2\] -fixed no 378 22
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m15 -fixed no 371 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary_11\[2\] -fixed no 322 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m27 -fixed no 393 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/RF_REQ -fixed no 273 43
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[5\] -fixed no 395 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l1.dorw19_0_a2_1 -fixed no 287 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIH8NE7 -fixed no 354 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[10\] -fixed no 381 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIB14E -fixed no 365 42
set_location SID_BRIDGE_0/reg.state\[4\] -fixed no 392 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntBinary_Z\[1\] -fixed no 354 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[9\] -fixed no 342 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_RNI1E6S3\[6\] -fixed no 374 30
set_location SID_PLAYER_sb_0/CORERESETP_0/RESET_N_M2F_clk_base -fixed no 357 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_26 -fixed no 382 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary\[3\] -fixed no 347 49
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3 -fixed no 330 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/RAS_N -fixed no 290 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTABLE_7_iv_RNO -fixed no 288 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState\[2\] -fixed no 378 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[5\] -fixed no 257 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd10 -fixed no 286 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[19\] -fixed no 281 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[9\] -fixed no 347 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[5\] -fixed no 257 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift_4\[2\] -fixed no 286 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[29\] -fixed no 394 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/CHIP\[0\] -fixed no 297 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_RF_REQ_5_RNIU6851 -fixed no 311 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIB4DR3\[2\] -fixed no 372 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[9\] -fixed no 283 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray\[0\] -fixed no 343 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[1\] -fixed no 270 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[13\] -fixed no 306 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[0\] -fixed no 394 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary\[1\] -fixed no 339 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[5\] -fixed no 281 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[21\] -fixed no 358 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_rw_5 -fixed no 283 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_RNO\[3\] -fixed no 292 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m26 -fixed no 394 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_a2_9 -fixed no 385 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[15\] -fixed no 342 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d1\[3\] -fixed no 312 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState_RNO\[14\] -fixed no 381 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/WE_N_3_iv_RNO -fixed no 291 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[9\] -fixed no 271 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_2061_i_1_0 -fixed no 357 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_a2 -fixed no 394 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/prch\[1\] -fixed no 275 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIOASV3\[2\] -fixed no 378 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[0\] -fixed no 325 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[7\] -fixed no 346 57
set_location SID_BRIDGE_0/reg.state\[7\] -fixed no 388 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr\[0\] -fixed no 316 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[5\] -fixed no 259 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[1\] -fixed no 242 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount_RNO\[3\] -fixed no 309 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[12\] -fixed no 263 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/BA_4\[0\] -fixed no 302 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_0 -fixed no 374 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s1\[3\] -fixed no 300 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[10\] -fixed no 296 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_5_iv_i\[1\] -fixed no 297 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_0_sqmuxa_1_i_RNO_0 -fixed no 359 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_88_0_i_1_0 -fixed no 354 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[0\] -fixed no 284 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_0_4 -fixed no 376 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift_4\[0\] -fixed no 285 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[2\] -fixed no 301 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[1\] -fixed no 346 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_2061_i -fixed no 356 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr1_wr_38_3 -fixed no 300 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/D_REQ -fixed no 288 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_85_0_i -fixed no 356 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m250 -fixed no 332 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_REQ_sdr_RNO -fixed no 314 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[11\] -fixed no 384 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[3\] -fixed no 302 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[4\] -fixed no 263 33
set_location SID_BRIDGE_0/reg.state\[6\] -fixed no 390 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_2058_i_1 -fixed no 348 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[22\] -fixed no 380 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[10\] -fixed no 297 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/un1_DOPC -fixed no 268 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_0 -fixed no 393 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/un1_cntBinary_1.SUM\[1\] -fixed no 327 45
set_location SID_BRIDGE_0/reg.state\[8\] -fixed no 375 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr3_read_0_sqmuxa_i -fixed no 303 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[5\] -fixed no 310 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_58_1_i_1_0 -fixed no 367 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[9\] -fixed no 241 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m299_a2 -fixed no 344 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m324 -fixed no 370 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[2\] -fixed no 383 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[1\] -fixed no 285 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[18\] -fixed no 382 60
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState_ns_i_a2\[1\] -fixed no 380 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[13\] -fixed no 393 57
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 218 102
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[9\] -fixed no 284 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[0\] -fixed no 360 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l2.dorw28_0_a2_1 -fixed no 286 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift_4\[1\] -fixed no 279 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m316_0_1 -fixed no 331 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIC5DR3\[2\] -fixed no 379 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ACTABLE -fixed no 274 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIJHI12 -fixed no 348 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/haddr_reg_RNIF76L\[1\] -fixed no 325 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[5\] -fixed no 280 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary_RNO\[0\] -fixed no 336 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[15\] -fixed no 387 46
set_location ip_interface_inst -fixed no 191 0
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray_2_sqmuxa_i -fixed no 346 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk2.pulse_cdc_sync_i/sync_ff\[2\] -fixed no 363 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_44_0_i_1_0 -fixed no 336 33
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[2\] -fixed no 389 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[17\] -fixed no 368 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_23 -fixed no 356 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[3\] -fixed no 359 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m230_m10_0_a4_0_1 -fixed no 320 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift_4\[3\] -fixed no 282 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/doread -fixed no 308 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/un1_SD_INIT_1_0 -fixed no 270 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m324_0 -fixed no 367 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/RWABLE_RNO -fixed no 280 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[27\] -fixed no 293 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[21\] -fixed no 359 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift_4_1\[5\] -fixed no 294 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_20_1_i_1 -fixed no 364 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[19\] -fixed no 391 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[4\] -fixed no 368 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m269_0 -fixed no 331 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[11\] -fixed no 363 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[25\] -fixed no 344 60
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNILKN1F_0\[2\] -fixed no 383 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m24 -fixed no 370 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m193 -fixed no 358 36
set_location SID_BRIDGE_0/reg.sid_addr\[2\] -fixed no 381 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latchce_RNIFU9L\[16\] -fixed no 325 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read40 -fixed no 320 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m257 -fixed no 342 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m116_0 -fixed no 353 39
set_location SID_BRIDGE_0/reg.sid_rst_n -fixed no 387 28
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[1\] -fixed no 395 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset_3_11 -fixed no 258 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read41_2 -fixed no 322 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntBinary_Z\[2\] -fixed no 332 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[12\] -fixed no 266 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/wvalid_ahb/genblk2.pulse_cdc_sync_i/sync_ff\[0\] -fixed no 344 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_rcount61 -fixed no 288 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[2\] -fixed no 380 51
set_location SID_BRIDGE_0/reg.sid_data_o\[1\] -fixed no 377 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_29_0_i -fixed no 348 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m288_s -fixed no 360 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[12\] -fixed no 246 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[22\] -fixed no 383 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/CAS_N_2_0_a2 -fixed no 298 24
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int -fixed no 330 58
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[7\] -fixed no 286 31
set_location SID_BRIDGE_0/reg.sid_clk_RNO -fixed no 378 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO_0\[3\] -fixed no 298 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/read_req -fixed no 300 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount19_1.BNC1 -fixed no 294 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdzero_4_u -fixed no 295 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[6\] -fixed no 294 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg\[0\] -fixed no 380 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m168_0 -fixed no 329 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr4_wr_41 -fixed no 321 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[15\] -fixed no 370 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[8\] -fixed no 283 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[3\] -fixed no 283 46
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNI0OH34\[2\] -fixed no 375 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[10\] -fixed no 248 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[25\] -fixed no 329 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_85_0_i_1_0 -fixed no 350 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[14\] -fixed no 331 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wc_zero_1_sqmuxa_i -fixed no 300 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/CS_N\[0\] -fixed no 308 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[8\] -fixed no 243 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[7\] -fixed no 279 63
set_location SID_BRIDGE_0/reg.sid_freq\[0\] -fixed no 395 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/un1_SD_INIT_1 -fixed no 254 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m356_fast -fixed no 355 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m196_0 -fixed no 319 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ACTABLE -fixed no 241 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift\[0\] -fixed no 261 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray\[1\] -fixed no 338 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[12\] -fixed no 394 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_0 -fixed no 377 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[23\] -fixed no 369 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/WE_N_3_iv -fixed no 296 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[7\] -fixed no 255 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[5\] -fixed no 324 30
set_location SID_BRIDGE_0/reg.state_RNO\[12\] -fixed no 389 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/un1_DOPC -fixed no 275 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[15\] -fixed no 292 63
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIQE3L -fixed no 391 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[20\] -fixed no 389 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[4\] -fixed no 285 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[6\] -fixed no 271 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_REQ_sdr_2_sqmuxa_187 -fixed no 305 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m10 -fixed no 364 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2 -fixed no 391 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/inited -fixed no 284 43
set_location SID_BRIDGE_0/reg.REG_ADDR\[1\] -fixed no 380 25
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_u_0_1_0 -fixed no 390 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_515_mux_i -fixed no 347 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.dorw37_0_a2_1 -fixed no 304 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[1\] -fixed no 278 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[4\] -fixed no 349 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_276_i_1_0 -fixed no 364 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/refresh -fixed no 279 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latchce\[16\] -fixed no 330 48
set_location SID_BRIDGE_0/reg.sid_rw_RNO -fixed no 389 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rfsh_cmd23 -fixed no 299 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[21\] -fixed no 309 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[11\] -fixed no 253 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[15\] -fixed no 240 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[8\] -fixed no 245 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[0\] -fixed no 299 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_RNO\[2\] -fixed no 296 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNO_1 -fixed no 358 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en27_i_0 -fixed no 325 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wc_zero -fixed no 304 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/cntGray_2_sqmuxa_i -fixed no 356 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[10\] -fixed no 381 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m118_e -fixed no 330 36
set_location SID_BRIDGE_0/reg.state_i_RNO_1\[13\] -fixed no 385 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[7\] -fixed no 251 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/P_REQ -fixed no 282 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_70_0_i_1_0 -fixed no 366 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_REQ_sdr_2_sqmuxa_188 -fixed no 311 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIUH2L -fixed no 368 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIKLL71 -fixed no 359 45
set_location SID_BRIDGE_0/reg.state_i\[13\] -fixed no 386 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[11\] -fixed no 242 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[2\] -fixed no 292 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s2\[2\] -fixed no 323 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntGray\[0\] -fixed no 318 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[7\] -fixed no 315 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l0.prch10 -fixed no 286 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[7\] -fixed no 286 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift_4\[2\] -fixed no 262 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/CHIP\[0\] -fixed no 297 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/RWABLE -fixed no 263 37
set_location SID_BRIDGE_0/reg.sid_freq\[6\] -fixed no 379 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[7\] -fixed no 373 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m316_a2_0 -fixed no 330 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[9\] -fixed no 295 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/RAS_N_2_0_a3 -fixed no 294 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray_11\[1\] -fixed no 313 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[7\] -fixed no 249 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[5\] -fixed no 250 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_0_m3_1_1 -fixed no 393 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[24\] -fixed no 283 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[6\] -fixed no 236 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6\[3\] -fixed no 307 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift_4\[4\] -fixed no 264 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ras_shift\[0\] -fixed no 264 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[6\] -fixed no 258 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[15\] -fixed no 371 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hsize_reg\[0\] -fixed no 367 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[2\] -fixed no 278 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[9\] -fixed no 323 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch_en -fixed no 315 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr3_read_45_3 -fixed no 301 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/ptrsEq_rdZone_0 -fixed no 312 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read41_0 -fixed no 316 24
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[10\] -fixed no 388 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l2.prch28_3 -fixed no 285 36
set_location SID_BRIDGE_0/reg.state\[5\] -fixed no 391 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_VALID_toggle -fixed no 329 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray_RNO\[1\] -fixed no 338 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[11\] -fixed no 292 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift\[1\] -fixed no 270 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[3\] -fixed no 284 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ACTIVE -fixed no 252 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount_6_iv_RNO\[0\] -fixed no 311 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_precharge_2_0_0_0 -fixed no 288 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/un1_cntBinary_1.SUM\[2\] -fixed no 331 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[7\] -fixed no 312 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[11\] -fixed no 365 40
set_location CFG0_GND_INST -fixed no 383 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[19\] -fixed no 334 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIRCU17 -fixed no 358 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[4\] -fixed no 390 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntGray\[0\] -fixed no 314 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[0\] -fixed no 327 10
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[3\] -fixed no 305 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift\[3\] -fixed no 248 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m198 -fixed no 345 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[8\] -fixed no 371 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[23\] -fixed no 367 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift_4\[0\] -fixed no 261 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[19\] -fixed no 372 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[9\] -fixed no 380 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[29\] -fixed no 354 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[6\] -fixed no 310 34
set_location SID_BRIDGE_0/reg.sid_rw -fixed no 389 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift\[4\] -fixed no 264 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[16\] -fixed no 327 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[10\] -fixed no 296 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[1\] -fixed no 298 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/un10_syncRstOut -fixed no 335 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[29\] -fixed no 287 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[3\] -fixed no 379 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_61_0_i -fixed no 350 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_size_sdr_s\[1\] -fixed no 319 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[21\] -fixed no 325 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/un1_GOACTIVE_3_i_a2_1 -fixed no 250 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[7\] -fixed no 279 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[2\] -fixed no 337 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m268_e -fixed no 318 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[7\] -fixed no 261 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[10\] -fixed no 310 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNILVE68 -fixed no 348 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[5\] -fixed no 339 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25 -fixed no 333 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[0\] -fixed no 247 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_reg\[1\] -fixed no 303 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_29_0_i_1 -fixed no 358 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[7\] -fixed no 264 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[4\] -fixed no 275 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ras_shift\[1\] -fixed no 268 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[23\] -fixed no 345 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[9\] -fixed no 305 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift\[1\] -fixed no 279 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIUPPT3\[2\] -fixed no 375 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift_4\[1\] -fixed no 260 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[12\] -fixed no 326 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[21\] -fixed no 324 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt\[0\] -fixed no 298 46
set_location SID_BRIDGE_0/reg.HRDATA\[6\] -fixed no 380 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[0\] -fixed no 273 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset_3_12 -fixed no 246 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_3 -fixed no 344 57
set_location SID_BRIDGE_0/reg.HREADYOUT_RNO -fixed no 387 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l2.dorw28_0_a2 -fixed no 283 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[9\] -fixed no 349 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pchaddr_9\[0\] -fixed no 273 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[1\] -fixed no 260 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl341_0_a2 -fixed no 386 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[8\] -fixed no 307 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[2\] -fixed no 326 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[6\] -fixed no 240 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntGray\[3\] -fixed no 352 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift_4\[3\] -fixed no 248 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[14\] -fixed no 351 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr2_read_44 -fixed no 307 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[9\] -fixed no 264 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ACTIVE -fixed no 247 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[0\] -fixed no 309 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[0\] -fixed no 278 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m230_m10_0_a4_1 -fixed no 315 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m18 -fixed no 392 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[3\] -fixed no 252 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/empty_0_sqmuxa_1 -fixed no 323 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHSIZE_Z\[0\] -fixed no 378 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d1\[4\] -fixed no 312 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift\[4\] -fixed no 277 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[2\] -fixed no 277 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNILJUT -fixed no 332 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[4\] -fixed no 343 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m230_m10_0_a4 -fixed no 316 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_CS_N_0_sqmuxa_0_0 -fixed no 307 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[10\] -fixed no 332 34
set_location SID_BRIDGE_0/reg.state_RNO\[9\] -fixed no 376 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[25\] -fixed no 367 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[5\] -fixed no 280 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l1.dorw19_0_a2 -fixed no 280 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read37 -fixed no 321 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[20\] -fixed no 307 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[2\] -fixed no 318 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[12\] -fixed no 339 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[9\] -fixed no 304 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[12\] -fixed no 284 63
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[16\] -fixed no 376 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift_4\[2\] -fixed no 254 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/un1_cntBinary_1.SUM\[0\] -fixed no 333 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[1\] -fixed no 281 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[23\] -fixed no 381 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[22\] -fixed no 381 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[8\] -fixed no 290 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en26 -fixed no 331 51
set_location SID_BRIDGE_0/reg.sid_freq\[7\] -fixed no 381 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[11\] -fixed no 299 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m159_s -fixed no 339 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[6\] -fixed no 382 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset_3_10 -fixed no 249 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[6\] -fixed no 282 25
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[4\] -fixed no 383 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNITH3L -fixed no 377 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_55_1_i_1_0 -fixed no 367 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l0.goact10_1 -fixed no 282 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[1\] -fixed no 330 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm_cmd_4_u -fixed no 291 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[30\] -fixed no 339 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[7\] -fixed no 251 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_size_sdr\[1\] -fixed no 321 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntGray\[1\] -fixed no 320 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[10\] -fixed no 303 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[1\] -fixed no 255 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_2_sqmuxa -fixed no 291 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_79_0_i_1 -fixed no 348 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[0\] -fixed no 243 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd\[2\] -fixed no 288 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m55_1_1 -fixed no 369 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[8\] -fixed no 353 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[20\] -fixed no 367 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m275_2 -fixed no 369 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_Z\[2\] -fixed no 351 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m387_m1_e_2 -fixed no 342 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[11\] -fixed no 305 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6_i_0_0\[1\] -fixed no 333 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[9\] -fixed no 368 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[0\] -fixed no 287 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNO_0 -fixed no 356 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount_RNO\[2\] -fixed no 301 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/CHIP\[0\] -fixed no 304 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[22\] -fixed no 344 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/un1_DOPC -fixed no 272 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m182_1 -fixed no 361 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d\[3\] -fixed no 322 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[3\] -fixed no 255 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[4\] -fixed no 280 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[4\] -fixed no 393 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[2\] -fixed no 256 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift_4\[0\] -fixed no 262 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m194 -fixed no 359 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[22\] -fixed no 307 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_3 -fixed no 343 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d3\[0\] -fixed no 302 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[10\] -fixed no 243 30
set_location SID_BRIDGE_0/v.HRDATA_1_sqmuxa_0_a3_1 -fixed no 379 36
set_location SID_BRIDGE_0/v.HRDATA_13\[5\] -fixed no 378 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[22\] -fixed no 343 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/prch\[3\] -fixed no 272 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[17\] -fixed no 343 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIEAT7 -fixed no 340 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_wcount_3\[1\] -fixed no 303 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[10\] -fixed no 338 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_sdr_d\[1\] -fixed no 301 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[6\] -fixed no 242 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/dorw\[1\] -fixed no 280 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_RNO_0\[3\] -fixed no 293 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[1\] -fixed no 342 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[12\] -fixed no 314 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[5\] -fixed no 347 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m382 -fixed no 359 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/PCABLE -fixed no 274 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[9\] -fixed no 308 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIIOC86_0 -fixed no 348 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[4\] -fixed no 276 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[0\] -fixed no 265 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[23\] -fixed no 351 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/precharge_2 -fixed no 282 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ras_shift_4\[0\] -fixed no 264 39
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[5\] -fixed no 366 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_300_i_1 -fixed no 326 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[17\] -fixed no 333 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m164 -fixed no 362 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[4\] -fixed no 269 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[3\] -fixed no 266 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[3\] -fixed no 284 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m269_a0_0 -fixed no 326 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[29\] -fixed no 353 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[6\] -fixed no 289 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift_4\[1\] -fixed no 261 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[13\] -fixed no 310 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray\[3\] -fixed no 345 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_0 -fixed no 387 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/DQM -fixed no 310 46
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[7\] -fixed no 376 27
set_location d_m3 -fixed no 334 42
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[1\] -fixed no 362 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/bin2gray_inst/nextGray_1\[1\] -fixed no 313 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s2\[3\] -fixed no 358 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[1\] -fixed no 372 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[9\] -fixed no 283 24
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m30 -fixed no 376 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift_4\[3\] -fixed no 260 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_517_mux_i -fixed no 352 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/m117 -fixed no 329 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[4\] -fixed no 263 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[0\] -fixed no 288 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[30\] -fixed no 377 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HREADY_AHB -fixed no 341 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/burst_terminate_ahb -fixed no 340 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m174_a0 -fixed no 372 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[12\] -fixed no 256 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[5\] -fixed no 281 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ras_shift\[0\] -fixed no 265 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd\[3\] -fixed no 309 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTABLE -fixed no 295 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[6\] -fixed no 342 51
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[27\] -fixed no 383 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/GATEDHTRANS -fixed no 395 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[26\] -fixed no 395 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[3\] -fixed no 287 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6_i_0_0\[5\] -fixed no 331 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[4\] -fixed no 241 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[2\] -fixed no 301 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[3\] -fixed no 327 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ras_shift_4\[0\] -fixed no 265 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIPBSV3\[2\] -fixed no 373 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift_4_1\[6\] -fixed no 295 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[8\] -fixed no 311 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd\[1\] -fixed no 282 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m168_0_1_0 -fixed no 327 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m282_N_5_i_1 -fixed no 352 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[0\] -fixed no 291 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb\[0\] -fixed no 359 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[6\] -fixed no 282 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[6\] -fixed no 319 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr\[4\] -fixed no 316 31
set_location SID_BRIDGE_0/reg.state_i_RNO\[13\] -fixed no 386 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ACTABLE_7_iv_RNO -fixed no 264 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[5\] -fixed no 262 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/prch_cmd_RNO -fixed no 292 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_61_0_i_1 -fixed no 356 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[14\] -fixed no 331 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/un1_GOACTIVE_3_i_a2_1 -fixed no 270 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m202_e -fixed no 338 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNO\[15\] -fixed no 378 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m46_1 -fixed no 380 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[9\] -fixed no 343 31
set_location SID_BRIDGE_0/v.HRDATA_1_sqmuxa_0_a3_RNI3BG04 -fixed no 391 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[22\] -fixed no 341 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd\[0\] -fixed no 291 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_o2 -fixed no 388 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[9\] -fixed no 295 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[14\] -fixed no 378 57
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[6\] -fixed no 367 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary_11\[0\] -fixed no 316 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_rshift21 -fixed no 292 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/turnaround_hold -fixed no 301 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[6\] -fixed no 253 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m55_1_0 -fixed no 360 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr2_wr_39 -fixed no 326 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[7\] -fixed no 286 25
set_location AND2_0_RNIKOS1/U0_RGB1 -fixed no 219 63
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[21\] -fixed no 389 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_41_0_i -fixed no 363 33
set_location SID_BRIDGE_0/reg.state\[3\] -fixed no 384 22
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_ns_i_a2\[1\] -fixed no 382 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[12\] -fixed no 253 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/read_cmd -fixed no 303 40
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[5\] -fixed no 377 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNIRBDQ -fixed no 392 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/W_REQ_sdr_RNO_0 -fixed no 335 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[3\] -fixed no 307 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[12\] -fixed no 338 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[12\] -fixed no 298 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[3\] -fixed no 256 31
set_location SID_BRIDGE_0/reg.sid_data_oe_RNO_1 -fixed no 393 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/empty -fixed no 321 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[3\] -fixed no 267 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6\[7\] -fixed no 316 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[10\] -fixed no 272 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[24\] -fixed no 363 51
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[2\] -fixed no 385 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[5\] -fixed no 248 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[11\] -fixed no 270 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[20\] -fixed no 356 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[1\] -fixed no 260 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[0\] -fixed no 254 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd_3\[3\] -fixed no 309 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[16\] -fixed no 344 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read_42 -fixed no 301 27
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[3\] -fixed no 364 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary_11\[3\] -fixed no 322 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_300_i -fixed no 340 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m241_1 -fixed no 364 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_32_0_i -fixed no 359 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read41_0_0 -fixed no 319 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[12\] -fixed no 294 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.goact37 -fixed no 292 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6_i_0_0\[0\] -fixed no 332 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[2\] -fixed no 277 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[11\] -fixed no 301 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntBinary_Z\[0\] -fixed no 348 52
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_x2 -fixed no 395 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift_0\[9\] -fixed no 264 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[4\] -fixed no 300 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m269_a2 -fixed no 314 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[2\] -fixed no 239 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[6\] -fixed no 334 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray_RNO\[3\] -fixed no 345 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIB5ER3\[2\] -fixed no 389 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState\[2\] -fixed no 373 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rfsh_cmd -fixed no 299 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[9\] -fixed no 247 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/RWABLE_RNO -fixed no 258 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_64_0_i -fixed no 342 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[19\] -fixed no 394 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[31\] -fixed no 342 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s1\[2\] -fixed no 317 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_RF_REQ_7 -fixed no 306 39
set_location SID_BRIDGE_0/reg.sid_data_o\[3\] -fixed no 384 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[14\] -fixed no 252 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr4_read_0_sqmuxa_i -fixed no 306 30
set_location SID_PLAYER_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1 -fixed no 326 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[11\] -fixed no 240 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[4\] -fixed no 232 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[21\] -fixed no 329 34
set_location SID_PLAYER_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base -fixed no 394 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_ahb\[0\] -fixed no 324 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/RWABLE_RNO -fixed no 269 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[6\] -fixed no 242 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m17_0 -fixed no 367 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[0\] -fixed no 361 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[1\] -fixed no 296 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[10\] -fixed no 332 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/BA\[1\] -fixed no 301 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray\[0\] -fixed no 315 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m128_a0 -fixed no 352 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pch -fixed no 287 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[1\] -fixed no 330 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[2\] -fixed no 317 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[2\] -fixed no 357 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/ack_2 -fixed no 278 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m97_m4_0_m2 -fixed no 328 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_91_0_i_1 -fixed no 352 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift\[1\] -fixed no 296 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[0\] -fixed no 363 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/bin2gray_inst/nextGray_1\[2\] -fixed no 321 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[0\] -fixed no 311 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[14\] -fixed no 313 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm_cmd -fixed no 291 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[4\] -fixed no 241 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/m121 -fixed no 335 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[29\] -fixed no 352 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[20\] -fixed no 276 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_Z\[1\] -fixed no 357 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_58_1_i_1 -fixed no 371 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[16\] -fixed no 349 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_0_a3 -fixed no 388 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m289 -fixed no 340 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[18\] -fixed no 282 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/un1_SD_INIT_1 -fixed no 265 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIQLPT3\[2\] -fixed no 376 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[12\] -fixed no 391 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[14\] -fixed no 329 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[7\] -fixed no 265 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[8\] -fixed no 362 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI0K2L -fixed no 364 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[5\] -fixed no 336 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m20 -fixed no 389 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_0_a3_0 -fixed no 389 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[9\] -fixed no 256 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntGray\[3\] -fixed no 313 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m182_2 -fixed no 360 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/un1_HREADY_AHB214_692_i_1 -fixed no 322 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNIN7DQ -fixed no 390 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[8\] -fixed no 290 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[8\] -fixed no 277 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntGray\[2\] -fixed no 349 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount_8\[2\] -fixed no 299 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_5 -fixed no 393 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr\[2\] -fixed no 356 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m168_0_3 -fixed no 328 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[6\] -fixed no 260 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[3\] -fixed no 267 43
set_location SID_BRIDGE_0/reg.sid_clk -fixed no 378 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift_4\[4\] -fixed no 277 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[5\] -fixed no 273 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un39_0\[0\] -fixed no 296 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[31\] -fixed no 365 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HREADY -fixed no 365 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift_4_1\[4\] -fixed no 297 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_bdzero_3\[0\] -fixed no 294 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[20\] -fixed no 310 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m104 -fixed no 320 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/DQM_1\[1\] -fixed no 334 51
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIRF3L -fixed no 391 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd_3\[0\] -fixed no 291 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m384 -fixed no 355 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[2\] -fixed no 321 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHSIZE_Z\[1\] -fixed no 373 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift\[2\] -fixed no 267 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[17\] -fixed no 341 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_REQ_sdr_2_sqmuxa_186 -fixed no 306 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/DQM_INIT -fixed no 283 43
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[20\] -fixed no 382 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIMII8 -fixed no 344 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3\[0\] -fixed no 393 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/BA_4\[1\] -fixed no 310 30
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC -fixed no 221 54
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_active -fixed no 284 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ras_shift_4\[0\] -fixed no 271 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[2\] -fixed no 283 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_1 -fixed no 380 60
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[27\] -fixed no 383 40
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[7\] -fixed no 368 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read41 -fixed no 318 24
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNITG2L -fixed no 383 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk2.pulse_cdc_sync_i/sync_ff\[1\] -fixed no 371 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[27\] -fixed no 335 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift\[6\] -fixed no 295 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[15\] -fixed no 240 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[3\] -fixed no 332 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m308_m3_0_a2_0 -fixed no 329 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read39_1 -fixed no 312 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray_0_sqmuxa -fixed no 320 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[24\] -fixed no 393 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[23\] -fixed no 279 64
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState_RNO\[15\] -fixed no 374 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState_RNI3CU14\[15\] -fixed no 381 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_RNII46V\[3\] -fixed no 328 39
set_location SID_BRIDGE_0/v.HRDATA_1_sqmuxa_0_a3 -fixed no 390 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[11\] -fixed no 293 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/RWABLE -fixed no 269 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntBinary\[3\] -fixed no 354 46
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIA3DR3\[2\] -fixed no 382 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNIM29N\[10\] -fixed no 389 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[0\] -fixed no 271 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_0 -fixed no 366 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m292 -fixed no 325 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[11\] -fixed no 375 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[7\] -fixed no 307 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_88_0_i_1 -fixed no 359 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m146 -fixed no 344 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[4\] -fixed no 280 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[3\] -fixed no 302 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[10\] -fixed no 273 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/DQM_INIT_D0 -fixed no 285 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_22 -fixed no 351 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_73_0_i -fixed no 349 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[11\] -fixed no 267 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIHADR3\[2\] -fixed no 381 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m408 -fixed no 315 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pSA\[8\] -fixed no 291 40
set_location SID_BRIDGE_0/reg.sid_freq\[1\] -fixed no 385 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[26\] -fixed no 379 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_6 -fixed no 340 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_precharge_2_0_0 -fixed no 297 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/IW_REQ -fixed no 305 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[1\] -fixed no 268 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[2\] -fixed no 257 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift\[2\] -fixed no 286 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[4\] -fixed no 326 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41_m0\[4\] -fixed no 346 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[10\] -fixed no 358 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[11\] -fixed no 333 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[6\] -fixed no 305 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[7\] -fixed no 286 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[2\] -fixed no 277 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/r_valid_d -fixed no 325 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_RNIUA6S3\[3\] -fixed no 383 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/haddr_reg\[1\] -fixed no 380 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[6\] -fixed no 268 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_70_0_i_1 -fixed no 365 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[16\] -fixed no 288 64
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIA4ER3\[2\] -fixed no 382 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[15\] -fixed no 369 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41\[1\] -fixed no 357 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/masterRegAddrSel -fixed no 385 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[2\] -fixed no 312 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[2\] -fixed no 373 51
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIVI2L -fixed no 364 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/un1_cntBinary_1.CO0 -fixed no 332 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[28\] -fixed no 388 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_RF_REQ_8 -fixed no 297 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[11\] -fixed no 304 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/DQM_WR_BTERM11 -fixed no 308 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_41_0_i_1 -fixed no 370 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m260_m4_0_a2 -fixed no 345 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m196 -fixed no 353 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/BA\[0\] -fixed no 302 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[4\] -fixed no 285 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[1\] -fixed no 303 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNISH4L -fixed no 364 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/empty_0_sqmuxa_0 -fixed no 323 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41_1_0\[1\] -fixed no 339 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[16\] -fixed no 350 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bcount_RNI3RDI1\[0\] -fixed no 293 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNI92DR3\[2\] -fixed no 377 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[28\] -fixed no 365 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNI05KM7 -fixed no 342 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m10_e_xx_mm -fixed no 356 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[3\] -fixed no 256 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[21\] -fixed no 350 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray\[3\] -fixed no 319 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m189_d_d_0_1 -fixed no 352 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr3_read_45_1 -fixed no 309 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m28 -fixed no 384 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_RF_REQ_1 -fixed no 295 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[8\] -fixed no 306 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/turnaround_hold11_0_a3 -fixed no 301 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[17\] -fixed no 366 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[23\] -fixed no 333 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/precharge14 -fixed no 278 39
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST -fixed no 220 54
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/DQM_INIT_D1 -fixed no 286 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/CS_N_5_0_a2_0_a2\[0\] -fixed no 308 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.prch37 -fixed no 283 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[1\] -fixed no 339 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rc_zero_1_sqmuxa_i -fixed no 290 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[18\] -fixed no 332 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount\[1\] -fixed no 302 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk2.pulse_cdc_sync_i/sync_pulse_cZ -fixed no 371 42
set_location SID_BRIDGE_0/v.HRDATA_1_sqmuxa_0_a3_RNI2HOJ -fixed no 388 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/wvalid_ahb/genblk1.pulse_gen_i/toggle_out_0 -fixed no 306 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/mode -fixed no 298 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/goact\[3\] -fixed no 292 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HTRANS_1 -fixed no 366 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr4_wr_0_sqmuxa_i -fixed no 322 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[9\] -fixed no 246 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[0\] -fixed no 374 34
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[0\] -fixed no 389 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[6\] -fixed no 318 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/haddr_reg_RNIGBDM\[1\] -fixed no 379 51
set_location SID_BRIDGE_0/reg.state_i_RNO_2\[13\] -fixed no 372 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/ptrsEq_rdZone_NE_0 -fixed no 316 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_a0_2 -fixed no 369 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_44_0_i -fixed no 337 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[0\] -fixed no 257 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr2_read_0_sqmuxa_i -fixed no 310 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray_RNO\[2\] -fixed no 340 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/BA14_i_a2 -fixed no 299 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift\[2\] -fixed no 292 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ras_shift\[1\] -fixed no 275 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[5\] -fixed no 353 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m235_0 -fixed no 351 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary_RNO\[3\] -fixed no 347 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm_cmd_4_0 -fixed no 289 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/dorw\[3\] -fixed no 276 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_67_0_i -fixed no 351 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[6\] -fixed no 279 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[2\] -fixed no 240 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d1\[1\] -fixed no 318 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/prch\[2\] -fixed no 268 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/haddr_reg\[0\] -fixed no 379 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[10\] -fixed no 273 31
set_location SID_BRIDGE_0/reg.state_RNO\[0\] -fixed no 392 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[28\] -fixed no 364 60
set_location SID_PLAYER_sb_0/CORERESETP_0/mss_ready_select -fixed no 331 58
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[10\] -fixed no 376 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[4\] -fixed no 278 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/OE_toggle -fixed no 298 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIP3F68 -fixed no 349 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[2\] -fixed no 377 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[19\] -fixed no 304 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[4\] -fixed no 259 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[6\] -fixed no 355 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41\[3\] -fixed no 350 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m29 -fixed no 395 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[16\] -fixed no 323 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m116_m1_e_0_0 -fixed no 387 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount\[3\] -fixed no 309 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[4\] -fixed no 334 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[26\] -fixed no 378 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[3\] -fixed no 255 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d3\[3\] -fixed no 308 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIH7KEF -fixed no 351 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount\[0\] -fixed no 308 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m161 -fixed no 357 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/wvalid_ahb/genblk1.pulse_gen_i/toggle_out -fixed no 306 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[4\] -fixed no 259 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[13\] -fixed no 306 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk1.pulse_gen_i/toggle_out -fixed no 327 49
set_location SID_BRIDGE_0/reg.state_RNO\[10\] -fixed no 373 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[11\] -fixed no 358 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m189_s_1 -fixed no 341 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary\[2\] -fixed no 322 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[12\] -fixed no 247 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift_4\[4\] -fixed no 251 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_size_sdr_s\[0\] -fixed no 334 43
set_location SID_BRIDGE_0/reg.HRDATA\[5\] -fixed no 373 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rc_zero_d -fixed no 304 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt\[3\] -fixed no 292 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/CAS_N -fixed no 292 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[8\] -fixed no 266 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[0\] -fixed no 254 34
set_location SID_BRIDGE_0/reg.sid_clk_RNI278B -fixed no 384 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/RAS_N -fixed no 289 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ACTABLE49_0_a2 -fixed no 267 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[2\] -fixed no 350 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[5\] -fixed no 329 10
set_location SID_BRIDGE_0/reg.HRDATA\[7\] -fixed no 376 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/W_REQ_sdr_RNO -fixed no 319 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/goact\[2\] -fixed no 289 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[4\] -fixed no 392 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[2\] -fixed no 257 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntGray\[3\] -fixed no 316 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[21\] -fixed no 395 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/RAS_N32_0_a2 -fixed no 299 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[19\] -fixed no 392 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[31\] -fixed no 341 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[13\] -fixed no 354 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[7\] -fixed no 363 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[4\] -fixed no 263 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m130_0 -fixed no 352 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[28\] -fixed no 284 64
set_location SID_BRIDGE_0/v.HRDATA_13\[3\] -fixed no 385 33
set_location SID_BRIDGE_0/reg.state_RNO\[2\] -fixed no 378 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_276_i -fixed no 365 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s1\[2\] -fixed no 341 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/un1_SD_INIT_1 -fixed no 276 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s1\[1\] -fixed no 337 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount_RNO\[1\] -fixed no 302 42
set_location SID_BRIDGE_0/reg.state_RNO\[4\] -fixed no 392 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[11\] -fixed no 346 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift\[0\] -fixed no 271 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[4\] -fixed no 314 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/burst_terminate_sdr_s -fixed no 353 46
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[0\] -fixed no 361 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_wcount_4_1.CO2 -fixed no 305 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[14\] -fixed no 252 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_61_0_i_1_0 -fixed no 357 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState\[14\] -fixed no 375 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/PCABLE -fixed no 270 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[7\] -fixed no 321 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[5\] -fixed no 336 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIRE2L -fixed no 387 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[13\] -fixed no 390 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[0\] -fixed no 392 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[0\] -fixed no 328 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray\[1\] -fixed no 313 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[30\] -fixed no 298 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/W_VALID -fixed no 309 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[10\] -fixed no 356 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/ptrsEq_rdZone_NE -fixed no 315 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m10_e_yy -fixed no 326 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr\[3\] -fixed no 314 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[9\] -fixed no 271 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[3\] -fixed no 391 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[25\] -fixed no 365 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[11\] -fixed no 261 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary\[0\] -fixed no 316 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIHG9TC\[2\] -fixed no 367 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[8\] -fixed no 391 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_reg\[0\] -fixed no 325 37
set_location SID_BRIDGE_0/reg.state_RNO\[7\] -fixed no 382 21
set_location SID_BRIDGE_0/reg.sid_freq\[2\] -fixed no 386 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m171 -fixed no 363 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read36_628_0 -fixed no 329 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[9\] -fixed no 268 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[26\] -fixed no 374 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[25\] -fixed no 338 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m202 -fixed no 347 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m186 -fixed no 327 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/un1_GOACTIVE_3_i_o2 -fixed no 250 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd37 -fixed no 288 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift\[0\] -fixed no 285 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[15\] -fixed no 348 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[6\] -fixed no 253 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_47_0_i_1_0 -fixed no 346 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_DQM_0 -fixed no 326 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/W_REQ_sdr -fixed no 319 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[10\] -fixed no 315 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[5\] -fixed no 348 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en_0\[1\] -fixed no 328 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[7\] -fixed no 313 7
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/mode_cmd_RNO -fixed no 290 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHTRANS -fixed no 375 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/R_VALID -fixed no 332 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[4\] -fixed no 304 48
set_location SID_BRIDGE_0/reg.state_RNO\[6\] -fixed no 390 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un40_1.SUM\[1\] -fixed no 297 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_0_0 -fixed no 384 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[12\] -fixed no 314 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[1\] -fixed no 285 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[3\] -fixed no 289 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/dowrite -fixed no 310 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt\[2\] -fixed no 296 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[10\] -fixed no 335 31
set_location SID_BRIDGE_0/reg.state_RNO\[8\] -fixed no 375 21
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[6\] -fixed no 383 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[22\] -fixed no 325 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIVJ3L -fixed no 369 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr3_wr_40 -fixed no 331 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m288 -fixed no 353 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[18\] -fixed no 354 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d\[2\] -fixed no 355 43
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNISNPT3\[2\] -fixed no 383 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m142 -fixed no 344 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift_4\[4\] -fixed no 259 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[2\] -fixed no 253 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt\[1\] -fixed no 297 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[1\] -fixed no 291 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNID7ER3\[2\] -fixed no 381 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[12\] -fixed no 272 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m7 -fixed no 388 45
set_location SID_BRIDGE_0/reg.sid_freq\[3\] -fixed no 394 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[15\] -fixed no 362 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[11\] -fixed no 353 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/PCABLE_7 -fixed no 267 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNIP9DQ -fixed no 387 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift\[3\] -fixed no 266 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[7\] -fixed no 247 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m244_e_0 -fixed no 338 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m106 -fixed no 318 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[1\] -fixed no 244 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[6\] -fixed no 260 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIBCJCE\[2\] -fixed no 363 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m81_0_0 -fixed no 356 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[12\] -fixed no 386 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[26\] -fixed no 286 64
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[14\] -fixed no 392 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/PCABLE_7 -fixed no 274 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[26\] -fixed no 372 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m189_s -fixed no 347 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIVQPT3\[2\] -fixed no 373 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[7\] -fixed no 359 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTABLE49_0_a2 -fixed no 291 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read38_1 -fixed no 313 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/act_1_sqmuxa_i -fixed no 295 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m157 -fixed no 354 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/burst_terminate_sdr -fixed no 352 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/start_delay_done -fixed no 270 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pchaddr_9_m0\[0\] -fixed no 276 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[4\] -fixed no 275 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntGray\[1\] -fixed no 354 52
set_location AND2_0 -fixed no 365 45
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI2M2L -fixed no 376 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_0_sqmuxa_1_i_RNO -fixed no 342 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[12\] -fixed no 246 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_64_0_i_1_0 -fixed no 347 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[3\] -fixed no 228 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr1_read_43 -fixed no 311 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/RWABLE -fixed no 280 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[4\] -fixed no 326 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[21\] -fixed no 384 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[5\] -fixed no 281 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m183_d_d -fixed no 362 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rw_1_sqmuxa_i_0 -fixed no 285 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_o2_0 -fixed no 387 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[2\] -fixed no 264 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s2\[1\] -fixed no 342 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[5\] -fixed no 310 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt_RNIALK31\[6\] -fixed no 387 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[1\] -fixed no 270 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[11\] -fixed no 334 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/mode11 -fixed no 298 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en27 -fixed no 324 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[6\] -fixed no 341 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[8\] -fixed no 241 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rwable_shift\[3\] -fixed no 282 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[18\] -fixed no 377 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/new_cmd -fixed no 297 40
set_location SID_BRIDGE_0/reg.state_RNO\[11\] -fixed no 380 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d\[0\] -fixed no 317 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s2\[2\] -fixed no 359 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_47_0_i -fixed no 352 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m159 -fixed no 350 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[0\] -fixed no 230 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntBinary\[3\] -fixed no 345 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb\[3\] -fixed no 350 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m282_m7_i_1 -fixed no 361 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[23\] -fixed no 330 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[9\] -fixed no 340 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_RNIA9HG\[3\] -fixed no 380 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m4 -fixed no 376 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr3_read -fixed no 309 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/precharge14_4 -fixed no 282 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[0\] -fixed no 257 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount\[2\] -fixed no 301 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ACTABLE49_0_a2_0 -fixed no 256 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hsize_reg\[1\] -fixed no 372 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift24_2 -fixed no 299 48
set_location SID_BRIDGE_0/reg.sid_data_oe_RNO_0 -fixed no 390 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd28 -fixed no 290 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntBinary\[1\] -fixed no 327 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ACTABLE_1_sqmuxa_1 -fixed no 263 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[0\] -fixed no 258 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntBinary_Z\[0\] -fixed no 351 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.prch37_3 -fixed no 281 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[10\] -fixed no 254 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIG9DR3\[2\] -fixed no 378 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[3\] -fixed no 307 34
set_location SID_BRIDGE_0/reg.state\[10\] -fixed no 373 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[1\] -fixed no 260 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pchaddr_3_sqmuxa_i -fixed no 280 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d2\[2\] -fixed no 313 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_76_0_i -fixed no 368 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HTRANS_d1\[1\] -fixed no 330 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[19\] -fixed no 378 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[1\] -fixed no 300 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[15\] -fixed no 331 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[11\] -fixed no 293 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_sdr\[0\] -fixed no 294 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_91_0_i_1_0 -fixed no 349 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift24_2_RNIHE001 -fixed no 289 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[1\] -fixed no 330 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[22\] -fixed no 280 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/PCABLE_7 -fixed no 272 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s1\[0\] -fixed no 319 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read38 -fixed no 323 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[10\] -fixed no 296 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch_en_RNICJGM1 -fixed no 313 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk2.pulse_cdc_sync_i/sync_ff\[0\] -fixed no 362 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ras_shift_4\[0\] -fixed no 273 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pchaddr\[0\] -fixed no 284 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/RW_ACK -fixed no 304 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState\[15\] -fixed no 374 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/un1_HREADY_AHB214_528_i_1_1 -fixed no 317 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m4_0 -fixed no 317 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6_1_0\[8\] -fixed no 300 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr1_read_43_1 -fixed no 302 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read37_0 -fixed no 317 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/write_req -fixed no 305 39
set_location SID_BRIDGE_0/reg.state_i_RNIT0OT3\[13\] -fixed no 383 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr1_wr_38 -fixed no 328 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[17\] -fixed no 335 37
set_location SID_BRIDGE_0/reg.state_RNIOCI2\[6\] -fixed no 388 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[16\] -fixed no 390 51
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIIBDR3\[2\] -fixed no 391 36
set_location SID_BRIDGE_0/reg.state_i_RNIT0OT3_0\[13\] -fixed no 395 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNI32TV7 -fixed no 353 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[10\] -fixed no 286 63
set_location SID_BRIDGE_0/reg.state_RNO\[5\] -fixed no 391 21
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2 -fixed no 372 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m120_0 -fixed no 363 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[22\] -fixed no 340 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[3\] -fixed no 368 31
set_location SID_BRIDGE_0/reg.sid_data_o\[6\] -fixed no 382 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_32_0_i_1 -fixed no 366 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read43 -fixed no 313 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_wr_37_1 -fixed no 312 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[11\] -fixed no 337 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m172 -fixed no 364 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[31\] -fixed no 361 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTABLE49_0_a2_0 -fixed no 289 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[0\] -fixed no 243 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIOJPT3\[2\] -fixed no 374 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_23_0_i -fixed no 352 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_0_1_tz -fixed no 386 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/prch\[0\] -fixed no 286 40
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_0_1 -fixed no 395 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_ns_i_a2_0\[0\] -fixed no 368 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/un1_SD_INIT_1 -fixed no 245 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_0_sqmuxa_1_i -fixed no 357 48
set_location SID_PLAYER_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base -fixed no 331 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[6\] -fixed no 375 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_a2_0_0 -fixed no 391 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift\[4\] -fixed no 297 52
set_location SID_PLAYER_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base -fixed no 324 57
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIRG4L -fixed no 379 57
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_u_0_a3_c -fixed no 385 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary_11\[1\] -fixed no 317 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[9\] -fixed no 276 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41\[2\] -fixed no 351 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_fifo_rd_done -fixed no 347 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary\[1\] -fixed no 317 49
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[4\] -fixed no 374 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m97_m8 -fixed no 334 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[0\] -fixed no 287 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s2\[0\] -fixed no 357 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read41_0 -fixed no 314 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[5\] -fixed no 388 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntBinary\[3\] -fixed no 324 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m98_0 -fixed no 332 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_a2_10 -fixed no 392 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[2\] -fixed no 278 31
set_location SID_BRIDGE_0/reg.state\[1\] -fixed no 377 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[3\] -fixed no 281 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[5\] -fixed no 273 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary\[2\] -fixed no 344 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[15\] -fixed no 357 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary_RNO\[2\] -fixed no 344 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[0\] -fixed no 325 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/goact\[1\] -fixed no 293 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNI484BI -fixed no 345 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr2_wr_0_sqmuxa_i -fixed no 334 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/pchaddr_9_m1\[0\] -fixed no 265 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[12\] -fixed no 313 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[1\] -fixed no 285 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[7\] -fixed no 317 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bcount\[1\] -fixed no 311 46
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI1L2L -fixed no 375 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[17\] -fixed no 330 37
set_location SID_BRIDGE_0/un1_reg.state_1_0_o3_RNI0TR11 -fixed no 387 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m182_2_1 -fixed no 366 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m99_0 -fixed no 324 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_54 -fixed no 387 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[4\] -fixed no 263 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMNextState_i_0_a3_RNIOTA7 -fixed no 386 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[5\] -fixed no 308 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s1\[1\] -fixed no 320 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[4\] -fixed no 243 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/un1_GOACTIVE_3_i_o2 -fixed no 252 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/un1_HREADY_AHB214_692_i -fixed no 319 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[10\] -fixed no 254 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_rw_6_0 -fixed no 302 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[7\] -fixed no 306 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[11\] -fixed no 304 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/un1_GOACTIVE_3_i_o2 -fixed no 290 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/oldchip\[0\] -fixed no 309 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_91_0_i -fixed no 351 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[2\] -fixed no 248 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_29_0_i_1_0 -fixed no 355 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[21\] -fixed no 277 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray_RNO\[0\] -fixed no 343 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[1\] -fixed no 325 10
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/OE_toggle_3 -fixed no 298 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_5_0_iv\[0\] -fixed no 298 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[4\] -fixed no 265 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read46 -fixed no 323 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[19\] -fixed no 304 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_94_0_i_1_0 -fixed no 351 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_RNITVS9\[3\] -fixed no 336 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray_1_sqmuxa -fixed no 319 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[20\] -fixed no 363 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/ack -fixed no 278 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray_11\[3\] -fixed no 319 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray_11\[2\] -fixed no 314 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rw -fixed no 285 40
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[15\] -fixed no 376 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIPC2L -fixed no 378 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[13\] -fixed no 352 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[17\] -fixed no 370 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[7\] -fixed no 255 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/WE_N -fixed no 296 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[3\] -fixed no 290 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bcount\[0\] -fixed no 290 46
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m23_0 -fixed no 361 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_2 -fixed no 340 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/prch_cmd -fixed no 292 40
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/HTRANS_2 -fixed no 370 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd\[0\] -fixed no 286 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_sn_m2 -fixed no 366 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HTRANS_d\[1\] -fixed no 329 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d\[4\] -fixed no 320 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[10\] -fixed no 296 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[1\] -fixed no 298 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_RNIVB6S3\[4\] -fixed no 381 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[4\] -fixed no 298 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_fifo_rd_en_ahb_d -fixed no 352 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary\[0\] -fixed no 336 49
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNI1IDQ -fixed no 391 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[34\] -fixed no 371 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m362_fast -fixed no 358 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m174_0_1 -fixed no 375 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[18\] -fixed no 399 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m277 -fixed no 321 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m260_0_1_1 -fixed no 341 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s2\[1\] -fixed no 323 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/PCABLE -fixed no 272 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m102 -fixed no 312 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ACTABLE_7_iv -fixed no 262 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_20_1_i_1_0 -fixed no 360 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[7\] -fixed no 271 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIO8PHA -fixed no 336 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un40_1.SUM\[2\] -fixed no 298 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[19\] -fixed no 300 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[8\] -fixed no 336 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[15\] -fixed no 320 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[8\] -fixed no 307 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ACTABLE_7_iv -fixed no 274 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d3\[1\] -fixed no 312 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_3\[0\] -fixed no 372 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_273_i -fixed no 368 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb\[4\] -fixed no 348 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount_8\[1\] -fixed no 295 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[3\] -fixed no 249 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un39_0\[1\] -fixed no 289 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[13\] -fixed no 251 40
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m11 -fixed no 384 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m153 -fixed no 352 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[10\] -fixed no 248 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount_8\[3\] -fixed no 292 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_55_1_i -fixed no 361 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[0\] -fixed no 252 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[6\] -fixed no 315 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[16\] -fixed no 322 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m188_s -fixed no 368 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read42 -fixed no 315 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[2\] -fixed no 256 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[11\] -fixed no 337 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m288_1_1 -fixed no 361 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[18\] -fixed no 330 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift\[2\] -fixed no 256 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_wr_0_sqmuxa_i -fixed no 318 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[21\] -fixed no 324 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/dll_holdoff_en11_0_a2 -fixed no 284 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[12\] -fixed no 266 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIC8T7 -fixed no 349 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[20\] -fixed no 362 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO_0\[2\] -fixed no 295 48
set_location AND2_0_RNIKOS1 -fixed no 219 54
set_location SID_BRIDGE_0/reg.sid_freq\[5\] -fixed no 378 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m189_d_0 -fixed no 379 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[30\] -fixed no 345 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_98_i_1 -fixed no 343 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNI3Q4J1 -fixed no 335 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[29\] -fixed no 329 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/S_ACK -fixed no 279 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[27\] -fixed no 390 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_32_0_i_1_0 -fixed no 353 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_0_0 -fixed no 373 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[28\] -fixed no 385 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_o2_1 -fixed no 383 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m120 -fixed no 350 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIIOC86 -fixed no 350 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[8\] -fixed no 340 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rc_zero_RNO -fixed no 293 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[6\] -fixed no 279 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/DQM_1\[0\] -fixed no 330 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[26\] -fixed no 335 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_35_0_i -fixed no 362 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_2058_i_1_0 -fixed no 358 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[6\] -fixed no 287 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m97_m7_0 -fixed no 330 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[13\] -fixed no 348 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[20\] -fixed no 302 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[22\] -fixed no 351 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_mode_cmd -fixed no 296 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/dorw\[2\] -fixed no 283 40
set_location SID_BRIDGE_0/reg.sid_data_o\[5\] -fixed no 375 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m230_m10_0 -fixed no 313 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_RNIT96S3\[2\] -fixed no 378 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[2\] -fixed no 274 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[7\] -fixed no 247 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr2_wr_39_1 -fixed no 316 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_CS_N_0_sqmuxa_0_0_0 -fixed no 309 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read36_628_2 -fixed no 332 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[31\] -fixed no 339 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d2\[4\] -fixed no 321 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[18\] -fixed no 376 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_fifo_first_read -fixed no 323 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrPtr_s2\[3\] -fixed no 306 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[9\] -fixed no 259 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[9\] -fixed no 259 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/PCABLE -fixed no 267 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/R_REQ_sdr_RNO_0 -fixed no 309 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[5\] -fixed no 345 28
set_location SID_BRIDGE_0/reg.sid_data_o\[4\] -fixed no 372 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[8\] -fixed no 395 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un40_1.SUM\[3\] -fixed no 291 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[4\] -fixed no 355 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ACTABLE -fixed no 262 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[22\] -fixed no 327 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[16\] -fixed no 397 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read41_396_1 -fixed no 303 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[0\] -fixed no 331 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/un1_dll_holdoff_timer16_1_i_0 -fixed no 277 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR\[24\] -fixed no 372 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[4\] -fixed no 308 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[3\] -fixed no 279 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIHD8D3\[2\] -fixed no 373 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIUI3L -fixed no 367 51
set_location SID_BRIDGE_0/reg.sid_rst_n_RNO -fixed no 379 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m386_0 -fixed no 360 36
set_location SID_PLAYER_sb_0/CORERESETP_0/RESET_N_M2F_q1 -fixed no 349 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l1.goact19 -fixed no 293 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_5\[0\] -fixed no 392 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/OE_3_1 -fixed no 288 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift\[1\] -fixed no 261 37
set_location SID_BRIDGE_0/reg.HREADYOUT_RNO_0 -fixed no 394 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_50 -fixed no 362 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm_RNINABP -fixed no 293 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[7\] -fixed no 298 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ras_shift\[0\] -fixed no 271 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[15\] -fixed no 341 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNI3KDQ -fixed no 384 33
set_location SID_BRIDGE_0/reg.REG_ADDR_RNIT68L\[0\] -fixed no 380 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[11\] -fixed no 334 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[26\] -fixed no 372 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[30\] -fixed no 375 57
set_location SID_BRIDGE_0/reg.state_RNO\[3\] -fixed no 384 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount35 -fixed no 307 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[5\] -fixed no 259 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m408_e -fixed no 314 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNI7L6B -fixed no 327 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount\[1\] -fixed no 295 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[6\] -fixed no 348 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift\[4\] -fixed no 259 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[8\] -fixed no 257 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[27\] -fixed no 382 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr1_wr -fixed no 328 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[11\] -fixed no 289 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift\[3\] -fixed no 299 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[0\] -fixed no 389 51
set_location SID_BRIDGE_0/reg.sid_data_oe -fixed no 395 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[5\] -fixed no 254 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/PCABLE_7 -fixed no 270 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/un1_GOACTIVE_3_i_o2 -fixed no 269 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m128_a0_0 -fixed no 349 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_35_0_i_1 -fixed no 369 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l0.dorw10_0_a2_1 -fixed no 284 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read -fixed no 301 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d3\[2\] -fixed no 321 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr1_wr_0_sqmuxa_i -fixed no 327 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift\[5\] -fixed no 294 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[2\] -fixed no 299 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m22 -fixed no 386 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[10\] -fixed no 375 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[7\] -fixed no 349 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[14\] -fixed no 298 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[1\] -fixed no 303 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift_28\[1\] -fixed no 283 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[9\] -fixed no 309 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[12\] -fixed no 350 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[3\] -fixed no 311 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/DQM -fixed no 310 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[14\] -fixed no 311 52
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNIVFDQ -fixed no 389 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNICTVS3\[2\] -fixed no 382 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/r_valid_d_toggle -fixed no 334 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[6\] -fixed no 280 46
set_location SID_BRIDGE_0/v.HRDATA_1_sqmuxa_0_a3_RNIEHJU3 -fixed no 385 27
set_location SID_BRIDGE_0/v.HRDATA_13\[2\] -fixed no 391 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_0_1 -fixed no 367 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift_4_1\[2\] -fixed no 292 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[1\] -fixed no 278 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary_RNO\[1\] -fixed no 339 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_82_0_i -fixed no 360 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrPtr_s1\[0\] -fixed no 346 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_82_0_i_1 -fixed no 362 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/HREADY_M_u_0_a2 -fixed no 394 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI3O3L -fixed no 386 57
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[3\] -fixed no 389 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount\[3\] -fixed no 292 43
set_location SID_BRIDGE_0/reg.HREADYOUT -fixed no 387 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount\[0\] -fixed no 294 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[5\] -fixed no 272 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wshift_4_1\[3\] -fixed no 299 51
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[9\] -fixed no 375 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_273_i_1_0 -fixed no 370 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[3\] -fixed no 322 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO_0\[6\] -fixed no 308 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm -fixed no 288 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/DQM_WR_BTERM -fixed no 308 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bterm36 -fixed no 290 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_wcount_4_1.CO1 -fixed no 306 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/dowrite_RNO -fixed no 310 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[2\] -fixed no 276 19
set_location SID_BRIDGE_0/reg.state_i_RNO_3\[13\] -fixed no 374 21
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ACTABLE_7_iv_RNO -fixed no 261 30
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[3\] -fixed no 390 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/lnht_cmd\[3\] -fixed no 288 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/OE_3 -fixed no 291 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_94_0_i -fixed no 359 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m301_0 -fixed no 334 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntGray\[2\] -fixed no 358 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l2.prch28 -fixed no 279 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[7\] -fixed no 283 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[8\] -fixed no 243 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[35\] -fixed no 369 37
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNI0L3L -fixed no 377 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNI686LF -fixed no 354 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr2_read -fixed no 307 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_35_0_i_1_0 -fixed no 370 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ACTABLE_1_sqmuxa_1 -fixed no 268 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[12\] -fixed no 372 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[4\] -fixed no 232 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[1\] -fixed no 363 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift\[1\] -fixed no 252 34
set_location SID_BRIDGE_0/v.HRDATA_13\[0\] -fixed no 387 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset -fixed no 249 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/CS_N\[0\] -fixed no 318 16
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[21\] -fixed no 359 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read46 -fixed no 319 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/LINE\[7\] -fixed no 303 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[11\] -fixed no 253 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset_3_0 -fixed no 245 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_1\[26\] -fixed no 374 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[6\] -fixed no 305 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[11\] -fixed no 374 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREGATEDHADDR\[25\] -fixed no 377 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[6\] -fixed no 253 33
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/masterDataInProg\[0\] -fixed no 370 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr\[1\] -fixed no 317 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTABLE_1_sqmuxa_1 -fixed no 299 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/data_out_fifo_latch\[31\] -fixed no 292 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[7\] -fixed no 316 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d3\[4\] -fixed no 314 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_56_m2\[2\] -fixed no 274 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState_RNO -fixed no 394 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[11\] -fixed no 270 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read_42_1 -fixed no 308 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l0.prch10_3 -fixed no 287 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[4\] -fixed no 293 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[8\] -fixed no 269 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/W_REQ_sdr_2_sqmuxa_185 -fixed no 314 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_ss0_0_a2 -fixed no 245 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l2.goact28 -fixed no 289 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m324_m1_e -fixed no 362 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[7\] -fixed no 279 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[1\] -fixed no 361 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/RAS_N31 -fixed no 295 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_2 -fixed no 388 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[27\] -fixed no 389 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[2\] -fixed no 282 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[0\] -fixed no 230 40
set_location SID_BRIDGE_0/reg.HRDATA\[3\] -fixed no 386 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/hready_m_xhdl340_0_a2_RNIGORS -fixed no 365 51
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[6\] -fixed no 380 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_RNI0D6S3\[5\] -fixed no 379 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[18\] -fixed no 328 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_41\[0\] -fixed no 359 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[6\] -fixed no 253 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_sdr_d\[0\] -fixed no 293 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[3\] -fixed no 388 60
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m46 -fixed no 382 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[3\] -fixed no 276 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState\[15\] -fixed no 378 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read41_396_0 -fixed no 304 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[7\] -fixed no 313 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[5\] -fixed no 250 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_14 -fixed no 373 48
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNO\[14\] -fixed no 375 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_23_0_i_1_0 -fixed no 354 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l1.prch19 -fixed no 278 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m31 -fixed no 390 45
set_location SID_BRIDGE_0/reg.sid_cs_n -fixed no 394 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[5\] -fixed no 316 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[11\] -fixed no 242 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[2\] -fixed no 264 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[0\] -fixed no 329 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[17\] -fixed no 333 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[18\] -fixed no 355 34
set_location SID_BRIDGE_0/v.HRDATA_13\[7\] -fixed no 381 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr4_read_46 -fixed no 307 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m154 -fixed no 340 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_2061_i_1 -fixed no 358 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr1_read_43_3 -fixed no 305 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[8\] -fixed no 365 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr1_wr_38_1 -fixed no 318 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntGray\[1\] -fixed no 315 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/dorw\[0\] -fixed no 277 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[13\] -fixed no 308 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntBinary_RNIT9OS\[0\] -fixed no 337 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[19\] -fixed no 356 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_38 -fixed no 374 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[11\] -fixed no 310 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[10\] -fixed no 244 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read45 -fixed no 312 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/goact\[0\] -fixed no 296 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[12\] -fixed no 256 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[1\] -fixed no 258 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m309 -fixed no 323 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[3\] -fixed no 249 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[3\] -fixed no 279 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_64_0_i_1 -fixed no 340 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[22\] -fixed no 349 28
set_location INV_0 -fixed no 290 99
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_read44 -fixed no 313 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[6\] -fixed no 275 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m324_1_0 -fixed no 369 45
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[5\] -fixed no 373 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/W_REQ_sdr_RNO_1 -fixed no 324 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNIVVJR5 -fixed no 353 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l1.prch19_3 -fixed no 277 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO_0\[5\] -fixed no 311 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[2\] -fixed no 239 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[13\] -fixed no 326 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[17\] -fixed no 337 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[14\] -fixed no 334 37
set_location SID_BRIDGE_0/reg.state\[11\] -fixed no 380 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/load -fixed no 277 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift_RNO\[8\] -fixed no 269 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[17\] -fixed no 323 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/R_VALID -fixed no 330 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[23\] -fixed no 359 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m178_d_a1_2 -fixed no 374 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[7\] -fixed no 261 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1_RNO\[2\] -fixed no 312 36
set_location SID_BRIDGE_0/v.HRDATA_13_1_0\[0\] -fixed no 395 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m294_0 -fixed no 349 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_76_0_i_1_0 -fixed no 365 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/un1_HREADY_AHB214_528_i -fixed no 318 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/hdataout_reg\[5\] -fixed no 385 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/ras_shift\[1\] -fixed no 266 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[14\] -fixed no 357 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[6\] -fixed no 319 33
set_location SID_BRIDGE_0/reg.state\[9\] -fixed no 376 22
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[0\] -fixed no 278 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ras_shift\[1\] -fixed no 269 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m269_0_1 -fixed no 312 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA\[6\] -fixed no 373 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[6\] -fixed no 301 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntBinary_Z\[1\] -fixed no 356 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_39 -fixed no 336 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr4_read -fixed no 307 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[2\] -fixed no 301 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_18 -fixed no 361 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[0\] -fixed no 332 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[22\] -fixed no 322 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latchce\[0\] -fixed no 333 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[5\] -fixed no 255 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ras_shift\[0\] -fixed no 273 40
set_location SID_BRIDGE_0/reg.HRDATA\[2\] -fixed no 389 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HSELREG -fixed no 366 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntGray\[2\] -fixed no 314 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr\[19\] -fixed no 300 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[19\] -fixed no 387 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_sdr\[1\] -fixed no 304 46
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[17\] -fixed no 378 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.dorw37_0_a2_1_1 -fixed no 276 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[24\] -fixed no 330 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[30\] -fixed no 333 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/BA\[1\] -fixed no 310 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/LINE\[7\] -fixed no 294 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m415 -fixed no 342 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_22 -fixed no 366 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[7\] -fixed no 255 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_ahb_RNIMRPJ\[3\] -fixed no 316 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[6\] -fixed no 321 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rc_shift_28\[0\] -fixed no 252 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNI1TPT3\[2\] -fixed no 375 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/ACTIVE -fixed no 272 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdzero -fixed no 295 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[8\] -fixed no 387 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/refresh11 -fixed no 279 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[0\] -fixed no 297 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift\[5\] -fixed no 280 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/PREVDATASLAVEREADY_u_0_a3_0 -fixed no 384 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr1_read -fixed no 311 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[6\] -fixed no 319 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[2\] -fixed no 373 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m408_1_3 -fixed no 312 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[1\] -fixed no 393 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m316_0_0 -fixed no 326 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[7\] -fixed no 260 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntBinary_Z\[1\] -fixed no 324 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount\[2\] -fixed no 299 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift\[12\] -fixed no 253 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d\[1\] -fixed no 315 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/CHIP\[0\] -fixed no 276 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m190 -fixed no 349 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[14\] -fixed no 366 34
set_location SID_BRIDGE_0/v.HRDATA_13\[1\] -fixed no 393 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntBinary\[2\] -fixed no 331 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rvalid_ahb/genblk2.pulse_cdc_sync_i_sync_pulse_RNIAN241 -fixed no 339 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_ahb_RNO\[0\] -fixed no 324 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[28\] -fixed no 360 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/CDC_rdCtrl_inst/empty_0_sqmuxa -fixed no 321 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift\[1\] -fixed no 260 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_94_0_i_1 -fixed no 349 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[4\] -fixed no 338 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m272_2 -fixed no 371 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[2\] -fixed no 253 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m174_0_2 -fixed no 378 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_67_0_i_1 -fixed no 337 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[9\] -fixed no 302 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[0\] -fixed no 361 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l0.dorw10_0_a2 -fixed no 277 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTIVE -fixed no 276 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[4\] -fixed no 333 10
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNITDDQ -fixed no 394 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m308_d_0 -fixed no 327 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/ACTABLE_7_iv_RNO -fixed no 249 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNITOPT3\[2\] -fixed no 377 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_latch\[37\] -fixed no 349 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_23_0_i_1 -fixed no 355 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[12\] -fixed no 337 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr1_read_0_sqmuxa_i -fixed no 304 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_2\[0\] -fixed no 375 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/default_slave_sm/defSlaveSMCurrentState -fixed no 394 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[14\] -fixed no 359 51
set_location SID_BRIDGE_0/v.HRDATA_13\[4\] -fixed no 383 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command_size_sdr\[0\] -fixed no 320 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rwable_shift\[4\] -fixed no 251 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/ACTABLE_7_iv -fixed no 295 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/wvalid_ahb/genblk2.pulse_cdc_sync_i/sync_pulse_cZ -fixed no 368 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_10 -fixed no 386 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[5\] -fixed no 280 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[3\] -fixed no 332 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m371_m3_e -fixed no 337 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/OE -fixed no 291 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount60 -fixed no 276 42
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m17 -fixed no 391 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[12\] -fixed no 351 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntGray\[0\] -fixed no 348 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_15 -fixed no 338 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_85_0_i_1 -fixed no 357 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_79_0_i_1_0 -fixed no 354 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[20\] -fixed no 302 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_10 -fixed no 360 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_0\[23\] -fixed no 338 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m296_d -fixed no 338 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/cntGray\[2\] -fixed no 340 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[1\] -fixed no 369 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_wr_37 -fixed no 316 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[16\] -fixed no 386 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_56_m2\[5\] -fixed no 285 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/IR_REQ -fixed no 300 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[22\] -fixed no 325 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d1\[2\] -fixed no 322 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer\[9\] -fixed no 241 40
set_location SID_BRIDGE_0/un1_reg.state_1_0_o3 -fixed no 394 21
set_location SID_BRIDGE_0/v.REG_ADDR_0_sqmuxa_0_a2_a0 -fixed no 385 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[1\] -fixed no 342 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d2\[1\] -fixed no 319 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_1\[5\] -fixed no 324 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/m_shift\[4\] -fixed no 277 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rc_zero -fixed no 293 43
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[13\] -fixed no 379 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_56_m2\[3\] -fixed no 244 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_56_m2\[10\] -fixed no 262 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/un1_HREADY_AHB231_693_i -fixed no 357 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_98_i -fixed no 354 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[20\] -fixed no 384 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[7\] -fixed no 337 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/wrGrayCounter/cntBinary\[3\] -fixed no 334 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4\[24\] -fixed no 385 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift_4\[2\] -fixed no 267 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[1\] -fixed no 242 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[19\] -fixed no 385 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[17\] -fixed no 331 64
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m359_fast -fixed no 354 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[6\] -fixed no 280 63
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNI0SPT3\[2\] -fixed no 374 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift_RNO\[2\] -fixed no 240 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/rwable_shift\[2\] -fixed no 254 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_73_0_i_1 -fixed no 341 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[35\] -fixed no 360 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[3\] -fixed no 327 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/rc_shift\[1\] -fixed no 283 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_sdr_d\[9\] -fixed no 345 31
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/slave_arbiter/arbRegSMCurrentState_RNIK1LB3\[15\] -fixed no 378 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/state_sdr_d1\[0\] -fixed no 322 40
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/byte_en25_RNINQ121_4 -fixed no 349 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_1\[24\] -fixed no 384 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr_wr -fixed no 315 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[1\] -fixed no 361 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2\[29\] -fixed no 392 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/cntBinary\[0\] -fixed no 333 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[18\] -fixed no 380 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m324_2_1 -fixed no 366 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m170 -fixed no 330 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rc_shift_28\[4\] -fixed no 281 33
set_location SID_BRIDGE_0/v.HRDATA_13\[6\] -fixed no 379 27
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_0\[0\] -fixed no 390 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[0\] -fixed no 331 34
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[7\] -fixed no 387 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/BA\[0\] -fixed no 300 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m174_0_3 -fixed no 381 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/rc_shift_28\[1\] -fixed no 252 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/wrGrayCounter/m2 -fixed no 325 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_precharge_2_0_a2 -fixed no 292 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/SA_6_1_0\[10\] -fixed no 309 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[9\] -fixed no 306 25
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIE7DR3\[2\] -fixed no 376 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_1_0\[5\] -fixed no 348 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_55_1_i_1 -fixed no 363 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/bdcnt_5_iv_i_RNO\[1\] -fixed no 299 45
set_location SID_BRIDGE_0/reg.sid_data_o\[7\] -fixed no 390 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m189_d_d_0 -fixed no 358 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_RNO\[5\] -fixed no 254 42
set_location SID_BRIDGE_0/reg.HRDATA_RNO\[3\] -fixed no 386 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/actable_shift\[10\] -fixed no 244 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift_4\[0\] -fixed no 271 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIPKPT3\[2\] -fixed no 380 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/LINE\[8\] -fixed no 311 37
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_88_0_i -fixed no 353 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr3_wr -fixed no 331 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift\[9\] -fixed no 309 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_data_out_fifo_latch\[9\] -fixed no 285 63
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_3\[23\] -fixed no 336 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m122_e -fixed no 346 45
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/timer_reset_3_9 -fixed no 242 39
set_location SID_BRIDGE_0/reg.sid_clk_cntr\[4\] -fixed no 365 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[6\] -fixed no 337 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m241_1_1 -fixed no 355 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/B_SIZE_ahb\[1\] -fixed no 301 52
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/M_REQ -fixed no 276 46
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/dataout_latch\[28\] -fixed no 324 61
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/WE_N -fixed no 291 25
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/regHADDR_Z\[14\] -fixed no 392 37
set_location SID_BRIDGE_0/reg.state_i_RNO_0\[13\] -fixed no 391 24
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/slave_arbiter/arbRegSMCurrentState_RNIRMPT3\[2\] -fixed no 390 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_44_0_i_1 -fixed no 339 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/CKE -fixed no 257 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/SA\[8\] -fixed no 305 25
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m208_m1_e_0 -fixed no 335 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounterP1/cntBinary\[3\] -fixed no 322 46
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/SDATASELInt\[13\] -fixed no 389 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rdwr_cmd_3\[2\] -fixed no 288 36
set_location SID_BRIDGE_0/reg.sid_data_o\[2\] -fixed no 392 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr4_wr -fixed no 320 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/r_shift\[5\] -fixed no 272 43
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_6\[0\] -fixed no 386 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/_l3.dorw37_0_a2 -fixed no 276 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_20_1_i -fixed no 368 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_1\[14\] -fixed no 372 57
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m296 -fixed no 356 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un3_rx_fifo_wr_en_RNIIQOJ -fixed no 332 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_67_0_i_1_0 -fixed no 366 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[16\] -fixed no 320 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/actable_shift\[3\] -fixed no 266 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/RADDR_reg\[22\] -fixed no 344 28
set_location SID_PLAYER_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1 -fixed no 392 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift_4\[1\] -fixed no 270 36
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_0/m14 -fixed no 390 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in\[18\] -fixed no 372 60
set_location SID_PLAYER_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 396 92
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[4\] -fixed no 352 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb_RNO\[9\] -fixed no 343 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/HRDATA_2_1\[27\] -fixed no 380 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[34\] -fixed no 366 37
set_location SID_BRIDGE_0/reg.HRDATA\[1\] -fixed no 395 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_79_0_i -fixed no 355 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_1/rwable_shift_4\[3\] -fixed no 266 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/one_time_sdr3_wr_0_sqmuxa_i -fixed no 330 27
set_location SID_BRIDGE_0/reg.sid_freq\[4\] -fixed no 383 28
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/slavestage_1/masterDataInProg_RNIJSP3_1\[0\] -fixed no 382 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounter/cntGray\[0\] -fixed no 356 52
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_hready_m_xhdl340_1_0_a2_2_1 -fixed no 393 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/wvalid_ahb/genblk2.pulse_cdc_sync_i/sync_ff\[1\] -fixed no 368 43
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/wcount_6_iv\[0\] -fixed no 308 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m116_m1_e_0 -fixed no 373 39
set_location SID_PLAYER_sb_0/CoreAHBLite_0/matrix4x16/masterstage_0/un1_SDATASELInt_1_0_a2_RNIL5DQ -fixed no 388 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/rdGrayCounter/bin2gray_inst/nextGray_1\[0\] -fixed no 314 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/un1_one_time_sdr_read36 -fixed no 333 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[0\] -fixed no 284 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[30\] -fixed no 336 51
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/LINE\[5\] -fixed no 293 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rcount_8\[0\] -fixed no 294 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/empty_RNO -fixed no 355 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/command\[19\] -fixed no 360 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/rshift_RNO\[3\] -fixed no 302 48
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_0/actable_shift_RNO\[11\] -fixed no 261 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/S_ACK_2_tz_tz_0 -fixed no 289 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift_RNO\[12\] -fixed no 294 27
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_70_0_i -fixed no 371 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[8\] -fixed no 336 31
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m188_d_0 -fixed no 348 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[2\] -fixed no 318 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/raddr_ahb\[4\] -fixed no 343 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/N_2058_i -fixed no 353 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un1_RF_REQ_5 -fixed no 288 39
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m241 -fixed no 348 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/rdGrayCounterP1/cntGray\[3\] -fixed no 353 49
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_fifo_data_in_4_1_0\[27\] -fixed no 384 60
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_3/actable_shift\[2\] -fixed no 283 28
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/openbank_2/RWABLE -fixed no 258 34
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/genblk1.ram/mem_mem_0_0 -fixed no 300 68
set_location SID_PLAYER_sb_0/SID_PLAYER_sb_MSS_0/MSS_ADLIB_INST -fixed no 300 104
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/genblk1.ram/mem_mem_0_1 -fixed no 372 68
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/tx_data_fifo_async/genblk1.ram/mem_mem_0_1 -fixed no 264 68
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/genblk1.ram/mem_mem_0_0 -fixed no 336 68
set_location SID_PLAYER_sb_0/SYSRESET_POR -fixed no 396 8
set_location SID_PLAYER_sb_0/CCC_0/CCC_INST -fixed no 390 92
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_0_I_1 -fixed no 291 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_2_0_I_1 -fixed no 298 36
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_1_0_I_1 -fixed no 300 33
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_3_0_I_1 -fixed no 291 30
set_location SID_BRIDGE_0/op_lt.v.sid_clk_cntr2_cry_7_RNIHFP3 -fixed no 360 24
set_location SID_BRIDGE_0/op_lt.v.sid_clk_cntr2_cry_0 -fixed no 369 24
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/un5_timer_cry_0 -fixed no 233 42
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m413_1_0_wmux -fixed no 336 42
set_location AND2_0_RNIKOS1/U0_RGB1_RGB0 -fixed no 219 51
set_location AND2_0_RNIKOS1/U0_RGB1_RGB1 -fixed no 219 48
set_location AND2_0_RNIKOS1/U0_RGB1_RGB2 -fixed no 220 45
set_location AND2_0_RNIKOS1/U0_RGB1_RGB3 -fixed no 220 42
set_location AND2_0_RNIKOS1/U0_RGB1_RGB4 -fixed no 220 39
set_location AND2_0_RNIKOS1/U0_RGB1_RGB5 -fixed no 220 36
set_location AND2_0_RNIKOS1/U0_RGB1_RGB6 -fixed no 220 33
set_location AND2_0_RNIKOS1/U0_RGB1_RGB7 -fixed no 220 30
set_location AND2_0_RNIKOS1/U0_RGB1_RGB8 -fixed no 219 27
set_location AND2_0_RNIKOS1/U0_RGB1_RGB9 -fixed no 219 24
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 218 66
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 218 63
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB10 -fixed no 219 33
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB11 -fixed no 219 30
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB12 -fixed no 218 27
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB13 -fixed no 218 24
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB14 -fixed no 218 21
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB15 -fixed no 218 18
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB16 -fixed no 218 15
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB17 -fixed no 218 9
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB18 -fixed no 218 6
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB19 -fixed no 218 0
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 218 60
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 218 57
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB4 -fixed no 218 51
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB5 -fixed no 218 48
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB6 -fixed no 219 45
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB7 -fixed no 219 42
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB8 -fixed no 219 39
set_location SID_PLAYER_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB9 -fixed no 219 36
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC/U0_RGB1_RGB0 -fixed no 218 42
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC/U0_RGB1_RGB1 -fixed no 218 39
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC/U0_RGB1_RGB2 -fixed no 218 36
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC/U0_RGB1_RGB3 -fixed no 218 33
set_location SID_PLAYER_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIUCRC/U0_RGB1_RGB4 -fixed no 218 30
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_0_I_1_CC_0 -fixed no 291 35
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_1_0_I_1_CC_0 -fixed no 300 35
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_2_0_I_1_CC_0 -fixed no 298 38
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_2_0_I_1_CC_1 -fixed no 300 38
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/fastsdram/un2_rowaddr_3_0_I_1_CC_0 -fixed no 291 32
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/un5_timer_cry_0_CC_0 -fixed no 233 44
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/CoreSDR_0/fastinit/un5_timer_cry_0_CC_1 -fixed no 240 44
set_location CORESDR_AHB_C1_0/CORESDR_AHB_C1_0/genblk1.CoreSDR_0/rx_data_fifo_async/CDC_rdCtrl_inst/m413_1_0_wmux_CC_0 -fixed no 336 44
set_location SID_BRIDGE_0/op_lt.v.sid_clk_cntr2_cry_0_CC_0 -fixed no 369 26
set_location SID_BRIDGE_0/op_lt.v.sid_clk_cntr2_cry_0_CC_1 -fixed no 372 26
set_location SID_BRIDGE_0/op_lt.v.sid_clk_cntr2_cry_7_RNIHFP3_CC_0 -fixed no 360 26
