set platform "nangate45"
set tech_lef "Nangate45/Nangate45_tech.lef"
set std_cell_lef "Nangate45/Nangate45_stdcell.lef"
set extra_lef {}
set liberty_file "Nangate45/Nangate45_typ.lib"
set extra_liberty {}
set site "FreePDK45_38x28_10R_NP_162NW_34O"
set pdn_cfg "Nangate45/Nangate45.pdn"
set tracks_file "Nangate45/Nangate45.tracks"
set io_placer_hor_layer 3
set io_placer_ver_layer 2
set tapcell_args "-endcap_cpp 2 -distance 120 \
      -tapcell_master FILLCELL_X1 \
      -endcap_master FILLCELL_X1"
set global_place_density 0.3
# default value
set global_place_density_penalty 8e-5
# placement padding in SITE widths applied to both sides
set global_place_pad 2
set detail_place_pad 1

# These values have  been carefully chose so it works with a few other parameters:
# 1) The floorplan that has to be a multiple of the placement SITE
# 2) It works with bsg_fakeram which snaps macro size to a size of SITE and
#    spreads M3 pins on preferred routing track/grid
set macro_place_halo {22.4 15.12}
set macro_place_channel {18.8 19.95}

# equiv -resistance .0035 -capacitance .052
set wire_rc_layer "metal3"
set wire_rc_layer_clk "metal6"
set tielo_port "LOGIC0_X1/Z"
set tiehi_port "LOGIC1_X1/Z"
set dont_use {CLKBUF_* AOI211_X1 OAI211_X1}
# tie hi/low instance to load separation (microns)
set tie_separation 5
set cts_buffer "BUF_X4"
# cts tries to use liberty global values for max_transition, max_capacitance
# which are inappropriate
# seconds
set cts_max_slew .198e-9
set cts_max_cap 242e-15
set filler_cells "FILLCELL*"
# fastroute
set global_routing_layers 2-10
set global_routing_clock_layers 6-10
set global_routing_layer_adjustments {{{2-10} 0.5}}

# Local Variables:
# mode:tcl
# End:
