example-0: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
    if (reset == 0)
        present_state = 0;
    else
        present_state = (in == 1) ? 1 : 0;
    next_state = (present_state == 0) ? 1 : 0;
    out = (present_state == 1) ? 1 : 0;

================================================================
example-1: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
always @(posedge clk)
{
  if (reset)
  {
    present_state = 0;
    next_state = 0;
  }
  else
  {
    if (in)
    {
      if (next_state == 0)
      {
        out = 1;
        next_state = 1;
      }
      else
      {
        out = 0;
        next_state = 0;
      }
    }
    else
    {
      if (next_state == 0)
      {
        out = 1;
        next_state = 1;
      }
      else
      {
        out = 0;
        next_state = 0;
      }
    }
  }
}

================================================================
example-2: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
// In state 0, next_state=0
// In state 1, next_state=1

always @(posedge clk)
{
    if (reset == 1)
    {
        reset = 0;
        next_state = 0;
    }
    else
    {
        if (in == 1)
        {
            next_state = 1;
        }
        else
        {
            next_state = 0;
        }
    }
    present_state = next_state;
    out = present_state;
}

================================================================
example-3: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
initial begin
    next_state = reset;
    present_state = reset;
    out = 1;
end
always @(posedge clk)
    if (reset == 0)
        next_state = reset;
    else if (reset == 1)
        next_state = reset;
    else if (in == 1)
        next_state = 0;
    else
        next_state = 1;
    if (present_state != next_state)
        out = 1;
end

================================================================
example-4: 
// Design a Moore state machine with two states 0 and 1, one input in, and one output out. Reset state is 0.
module simple_fsm(clk, reset, in, out);
input clk;
input reset;
input in;
output out;
wire out;
reg present_state, next_state;
// In state 0, if in=1, stay in state 0. In state 0, if in=0, go to state 1
// In state 1, if in=1, stay in state 1. In state 1, if in=0, go to state 0
// out=1 in state 0 and out=0 in state 1
initial begin
    next_state = 0;
    present_state = 0;
    out = 1;
end

// State 0
always @ (clk, reset)
begin
    if (reset==1) begin
        next_state = 0;
        out = 1;
    end else if (in==1) begin
        next_state = 1;
        out = 1;
    end else begin
        next_state = 0;
        out = 1;
    end
end

// State 1
always @ (clk, reset)
begin
    if (reset==1) begin
        next_state = 1;
        out = 1;
    end else if (in==0) begin
        next_state = 0;
        out = 1;
    end else begin
        next_state = 1;
        out = 1;
    end
================================================================
