{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 10:15:44 2012 " "Info: Processing started: Sun Jan 15 10:15:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off seg_clock -c seg_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "seg_clock EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"seg_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 472 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 474 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst5\|r_div_clk " "Info: Destination node p_clk_div:inst5\|r_div_clk" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst6\|r_div_clk " "Info: Destination node p_clk_div:inst6\|r_div_clk" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/seg_clock_top.bdf" "" { Schematic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/seg_clock_top.bdf" { { 272 -208 -40 288 "clk" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_div:inst6\|r_div_clk  " "Info: Automatically promoted node p_clk_div:inst6\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst6\|r_div_clk~0 " "Info: Destination node p_clk_div:inst6\|r_div_clk~0" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst6|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst6|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "p_clk_div:inst5\|r_div_clk  " "Info: Automatically promoted node p_clk_div:inst5\|r_div_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "p_clk_div:inst5\|r_div_clk~0 " "Info: Destination node p_clk_div:inst5\|r_div_clk~0" {  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 47 -1 0 } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst5|r_div_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fourbook/FB/code/Chapter14/seg_clock_v2/" 0 { } { { 0 { 0 ""} 0 133 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.149 ns register register " "Info: Estimated most critical path is register to register delay of 7.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns p_clk_div:inst4\|r_cnt\[1\] 1 REG LAB_X18_Y16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y16; Fanout = 6; REG Node = 'p_clk_div:inst4\|r_cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { p_clk_div:inst4|r_cnt[1] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.596 ns) 2.407 ns p_clk_div:inst6\|Add0~1 2 COMB LAB_X16_Y14 1 " "Info: 2: + IC(1.811 ns) + CELL(0.596 ns) = 2.407 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.407 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.493 ns p_clk_div:inst6\|Add0~3 3 COMB LAB_X16_Y14 1 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.493 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.579 ns p_clk_div:inst6\|Add0~5 4 COMB LAB_X16_Y14 1 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.579 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.665 ns p_clk_div:inst6\|Add0~7 5 COMB LAB_X16_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.665 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.751 ns p_clk_div:inst6\|Add0~9 6 COMB LAB_X16_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.751 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.837 ns p_clk_div:inst6\|Add0~11 7 COMB LAB_X16_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.837 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~11'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.923 ns p_clk_div:inst6\|Add0~13 8 COMB LAB_X16_Y14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.923 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~13'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.009 ns p_clk_div:inst6\|Add0~15 9 COMB LAB_X16_Y14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.009 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~15'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.095 ns p_clk_div:inst6\|Add0~17 10 COMB LAB_X16_Y14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.095 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~17'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.181 ns p_clk_div:inst6\|Add0~19 11 COMB LAB_X16_Y14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.181 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~19'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.267 ns p_clk_div:inst6\|Add0~21 12 COMB LAB_X16_Y14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.267 ns; Loc. = LAB_X16_Y14; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~21'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 3.460 ns p_clk_div:inst6\|Add0~23 13 COMB LAB_X16_Y13 2 " "Info: 13: + IC(0.107 ns) + CELL(0.086 ns) = 3.460 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~23'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.546 ns p_clk_div:inst6\|Add0~25 14 COMB LAB_X16_Y13 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.546 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~25'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.632 ns p_clk_div:inst6\|Add0~27 15 COMB LAB_X16_Y13 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.632 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.718 ns p_clk_div:inst6\|Add0~29 16 COMB LAB_X16_Y13 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.718 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~29'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.804 ns p_clk_div:inst6\|Add0~31 17 COMB LAB_X16_Y13 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.804 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~31'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.890 ns p_clk_div:inst6\|Add0~33 18 COMB LAB_X16_Y13 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.890 ns; Loc. = LAB_X16_Y13; Fanout = 2; COMB Node = 'p_clk_div:inst6\|Add0~33'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.396 ns p_clk_div:inst6\|Add0~34 19 COMB LAB_X16_Y13 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 4.396 ns; Loc. = LAB_X16_Y13; Fanout = 1; COMB Node = 'p_clk_div:inst6\|Add0~34'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.651 ns) 7.041 ns p_clk_div:inst6\|r_cnt~1 20 COMB LAB_X4_Y14 1 " "Info: 20: + IC(1.994 ns) + CELL(0.651 ns) = 7.041 ns; Loc. = LAB_X4_Y14; Fanout = 1; COMB Node = 'p_clk_div:inst6\|r_cnt~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.149 ns p_clk_div:inst6\|r_cnt\[18\] 21 REG LAB_X4_Y14 3 " "Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 7.149 ns; Loc. = LAB_X4_Y14; Fanout = 3; REG Node = 'p_clk_div:inst6\|r_cnt\[18\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } } { "src/p_clk_div.v" "" { Text "H:/fourbook/FB/code/Chapter14/seg_clock_v2/src/p_clk_div.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 45.28 % ) " "Info: Total cell delay = 3.237 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 54.72 % ) " "Info: Total interconnect delay = 3.912 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.149 ns" { p_clk_div:inst4|r_cnt[1] p_clk_div:inst6|Add0~1 p_clk_div:inst6|Add0~3 p_clk_div:inst6|Add0~5 p_clk_div:inst6|Add0~7 p_clk_div:inst6|Add0~9 p_clk_div:inst6|Add0~11 p_clk_div:inst6|Add0~13 p_clk_div:inst6|Add0~15 p_clk_div:inst6|Add0~17 p_clk_div:inst6|Add0~19 p_clk_div:inst6|Add0~21 p_clk_div:inst6|Add0~23 p_clk_div:inst6|Add0~25 p_clk_div:inst6|Add0~27 p_clk_div:inst6|Add0~29 p_clk_div:inst6|Add0~31 p_clk_div:inst6|Add0~33 p_clk_div:inst6|Add0~34 p_clk_div:inst6|r_cnt~1 p_clk_div:inst6|r_cnt[18] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[7\] 0 " "Info: Pin \"seg_control\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[6\] 0 " "Info: Pin \"seg_control\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[5\] 0 " "Info: Pin \"seg_control\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[4\] 0 " "Info: Pin \"seg_control\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[3\] 0 " "Info: Pin \"seg_control\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[2\] 0 " "Info: Pin \"seg_control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[1\] 0 " "Info: Pin \"seg_control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_control\[0\] 0 " "Info: Pin \"seg_control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[7\] 0 " "Info: Pin \"seg_display\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[6\] 0 " "Info: Pin \"seg_display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[5\] 0 " "Info: Pin \"seg_display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[4\] 0 " "Info: Pin \"seg_display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[3\] 0 " "Info: Pin \"seg_display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[2\] 0 " "Info: Pin \"seg_display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[1\] 0 " "Info: Pin \"seg_display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg_display\[0\] 0 " "Info: Pin \"seg_display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fourbook/FB/code/Chapter14/seg_clock_v2/seg_clock.fit.smsg " "Info: Generated suppressed messages file H:/fourbook/FB/code/Chapter14/seg_clock_v2/seg_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 10:15:58 2012 " "Info: Processing ended: Sun Jan 15 10:15:58 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
