<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="xillydemo">
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux" CBX_FILE_NAME="mux_r0d.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter" CBX_FILE_NAME="cntr_qki.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder" CBX_FILE_NAME="decode_73g.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter" CBX_FILE_NAME="cntr_s6j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0" CBX_FILE_NAME="altpll_nn81.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|scfifo:fifo_8" CBX_FILE_NAME="scfifo_1901.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter" CBX_FILE_NAME="cntr_5fj.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux" CBX_FILE_NAME="mux_4vc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" CBX_FILE_NAME="cmpr_87e.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" CBX_FILE_NAME="cmpr_kae.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" CBX_FILE_NAME="cntr_29h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" CBX_FILE_NAME="decode_8ff.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|scfifo:fifo_32" CBX_FILE_NAME="scfifo_sg31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram" CBX_FILE_NAME="altsyncram_h524.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter" CBX_FILE_NAME="cntr_eki.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" CBX_FILE_NAME="cmpr_usd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|xillydemo|altpll:clkpll" CBX_FILE_NAME="pll_altpll.v"/>
	</PROJECT>
</LOG_ROOT>
