

================================================================
== Vitis HLS Report for 'fp2sqr503_mont_86_87_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Tue May 20 14:38:23 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.098 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    695|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     280|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     280|    772|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_151_p2       |         +|   0|  0|  13|           4|           1|
    |sub_ln48_fu_285_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln95_fu_246_p2       |         -|   0|  0|  71|           1|          64|
    |tempReg_fu_214_p2        |         -|   0|  0|  71|          64|          64|
    |and_ln48_fu_270_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_145_p2      |      icmp|   0|  0|  13|           4|           5|
    |borrowReg_fu_276_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_227_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln95_fu_251_p2        |        or|   0|  0|  64|          64|          64|
    |select_ln48_1_fu_206_p3  |    select|   0|  0|  64|           1|          64|
    |select_ln48_fu_198_p3    |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_118_fu_222_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_119_fu_233_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_218_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln48_fu_264_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 695|         463|         652|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |borrow_reg_124           |   9|          2|    1|          2|
    |i_155_fu_50              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |borrow_reg_124                      |   1|   0|    1|          0|
    |i_155_fu_50                         |   4|   0|    4|          0|
    |i_reg_302                           |   4|   0|    4|          0|
    |icmp_ln47_reg_308                   |   1|   0|    1|          0|
    |select_ln48_1_reg_344               |  64|   0|   64|          0|
    |select_ln48_reg_337                 |  64|   0|   64|          0|
    |tempReg_reg_351                     |  64|   0|   64|          0|
    |tmp_reg_358                         |   1|   0|    1|          0|
    |trunc_ln47_2_reg_332                |   3|   0|    3|          0|
    |trunc_ln47_2_reg_332_pp0_iter2_reg  |   3|   0|    3|          0|
    |icmp_ln47_reg_308                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 280|  32|  217|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1|  return value|
|a_0_address0       |  out|    3|   ap_memory|                                            a_0|         array|
|a_0_ce0            |  out|    1|   ap_memory|                                            a_0|         array|
|a_0_q0             |   in|   64|   ap_memory|                                            a_0|         array|
|a_0_address1       |  out|    3|   ap_memory|                                            a_0|         array|
|a_0_ce1            |  out|    1|   ap_memory|                                            a_0|         array|
|a_0_q1             |   in|   64|   ap_memory|                                            a_0|         array|
|a_1_address0       |  out|    3|   ap_memory|                                            a_1|         array|
|a_1_ce0            |  out|    1|   ap_memory|                                            a_1|         array|
|a_1_q0             |   in|   64|   ap_memory|                                            a_1|         array|
|a_1_address1       |  out|    3|   ap_memory|                                            a_1|         array|
|a_1_ce1            |  out|    1|   ap_memory|                                            a_1|         array|
|a_1_q1             |   in|   64|   ap_memory|                                            a_1|         array|
|t2_address0        |  out|    3|   ap_memory|                                             t2|         array|
|t2_ce0             |  out|    1|   ap_memory|                                             t2|         array|
|t2_we0             |  out|    1|   ap_memory|                                             t2|         array|
|t2_d0              |  out|   64|   ap_memory|                                             t2|         array|
|borrow_out         |  out|    1|      ap_vld|                                     borrow_out|       pointer|
|borrow_out_ap_vld  |  out|    1|      ap_vld|                                     borrow_out|       pointer|
+-------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_155 = alloca i32 1" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 7 'alloca' 'i_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 0, i4 %i_155" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 8 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i4 %i_155" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%icmp_ln47 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 11 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln47 = add i4 %i, i4 1" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 12 'add' 'add_ln47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 1, i32 2" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln48_24 = zext i2 %lshr_ln" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 14 'zext' 'zext_ln48_24' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln48_24" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 15 'getelementptr' 'a_0_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_894_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %lshr_ln" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 16 'bitconcatenate' 'tmp_894_cast' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln48_27 = zext i3 %tmp_894_cast" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 17 'zext' 'zext_ln48_27' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i64 %a_0, i32 0, i32 %zext_ln48_27" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 18 'getelementptr' 'a_0_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln48_24" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 19 'getelementptr' 'a_1_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i64 %a_1, i32 0, i32 %zext_ln48_27" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 20 'getelementptr' 'a_1_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%a_0_load = load i3 %a_0_addr" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 21 'load' 'a_0_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%a_1_load = load i3 %a_1_addr" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 22 'load' 'a_1_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%a_0_load_1 = load i3 %a_0_addr_1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 23 'load' 'a_0_load_1' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%a_1_load_1 = load i3 %a_1_addr_1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 24 'load' 'a_1_load_1' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln44 = store i4 %add_ln47, i4 %i_155" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 25 'store' 'store_ln44' <Predicate = (!icmp_ln47)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i4 %i" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 26 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln47_2 = trunc i4 %i" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 27 'trunc' 'trunc_ln47_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load = load i3 %a_0_addr" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 28 'load' 'a_0_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load = load i3 %a_1_addr" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 29 'load' 'a_1_load' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/1] (1.48ns)   --->   "%select_ln48 = select i1 %trunc_ln47, i64 %a_1_load, i64 %a_0_load" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 30 'select' 'select_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load_1 = load i3 %a_0_addr_1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 31 'load' 'a_0_load_1' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load_1 = load i3 %a_1_addr_1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 32 'load' 'a_1_load_1' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/1] (1.48ns)   --->   "%select_ln48_1 = select i1 %trunc_ln47, i64 %a_1_load_1, i64 %a_0_load_1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 33 'select' 'select_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.51>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%borrow = phi i1 %borrowReg, void %for.inc.i.split, i1 0, void %newFuncRoot"   --->   Operation 34 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc.i.split, void %for.end.i.exitStub" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 35 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %select_ln48, i64 %select_ln48_1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 36 'sub' 'tempReg' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %select_ln48_1, i64 %select_ln48" [src/config.h:105->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 37 'xor' 'xor_ln105' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_118 = xor i64 %tempReg, i64 %select_ln48_1" [src/config.h:105->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 38 'xor' 'xor_ln105_118' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_118, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 39 'or' 'or_ln105' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_119 = xor i64 %or_ln105, i64 %select_ln48" [src/config.h:105->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 40 'xor' 'xor_ln105_119' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_119, i32 63" [src/config.h:98->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!icmp_ln47)> <Delay = 0.99>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln48 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 57 'write' 'write_ln48' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.09>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 42 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:44->src/fpx.c:158]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 44 'specloopname' 'specloopname_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 45 'sub' 'sub_ln95' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 46 'or' 'or_ln95' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 47 'bitselect' 'tmp_235' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln48 = xor i1 %tmp_235, i1 1" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 48 'xor' 'xor_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln48 = and i1 %borrow, i1 %xor_ln48" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 49 'and' 'and_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln48, i1 %tmp" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 50 'or' 'borrowReg' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i1 %borrow" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 51 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.52ns)   --->   "%sub_ln48 = sub i64 %tempReg, i64 %zext_ln48" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 52 'sub' 'sub_ln48' <Predicate = (!icmp_ln47)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln48_25 = zext i3 %trunc_ln47_2" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 53 'zext' 'zext_ln48_25' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln48_25" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 54 'getelementptr' 't2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln48 = store i64 %sub_ln48, i3 %t2_addr" [src/generic/fp_generic.c:48->src/fpx.c:158]   --->   Operation 55 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc.i" [src/generic/fp_generic.c:47->src/fpx.c:158]   --->   Operation 56 'br' 'br_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ t2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ borrow_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_155                  (alloca           ) [ 01000]
store_ln44             (store            ) [ 00000]
br_ln0                 (br               ) [ 01111]
i                      (load             ) [ 01100]
icmp_ln47              (icmp             ) [ 01111]
add_ln47               (add              ) [ 00000]
lshr_ln                (partselect       ) [ 00000]
zext_ln48_24           (zext             ) [ 00000]
a_0_addr               (getelementptr    ) [ 01100]
tmp_894_cast           (bitconcatenate   ) [ 00000]
zext_ln48_27           (zext             ) [ 00000]
a_0_addr_1             (getelementptr    ) [ 01100]
a_1_addr               (getelementptr    ) [ 01100]
a_1_addr_1             (getelementptr    ) [ 01100]
store_ln44             (store            ) [ 00000]
trunc_ln47             (trunc            ) [ 00000]
trunc_ln47_2           (trunc            ) [ 01011]
a_0_load               (load             ) [ 00000]
a_1_load               (load             ) [ 00000]
select_ln48            (select           ) [ 01010]
a_0_load_1             (load             ) [ 00000]
a_1_load_1             (load             ) [ 00000]
select_ln48_1          (select           ) [ 01010]
borrow                 (phi              ) [ 01111]
br_ln47                (br               ) [ 00000]
tempReg                (sub              ) [ 01001]
xor_ln105              (xor              ) [ 00000]
xor_ln105_118          (xor              ) [ 00000]
or_ln105               (or               ) [ 00000]
xor_ln105_119          (xor              ) [ 00000]
tmp                    (bitselect        ) [ 01001]
specpipeline_ln44      (specpipeline     ) [ 00000]
speclooptripcount_ln44 (speclooptripcount) [ 00000]
specloopname_ln47      (specloopname     ) [ 00000]
sub_ln95               (sub              ) [ 00000]
or_ln95                (or               ) [ 00000]
tmp_235                (bitselect        ) [ 00000]
xor_ln48               (xor              ) [ 00000]
and_ln48               (and              ) [ 00000]
borrowReg              (or               ) [ 01011]
zext_ln48              (zext             ) [ 00000]
sub_ln48               (sub              ) [ 00000]
zext_ln48_25           (zext             ) [ 00000]
t2_addr                (getelementptr    ) [ 00000]
store_ln48             (store            ) [ 00000]
br_ln47                (br               ) [ 01011]
write_ln48             (write            ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="borrow_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="borrow_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_155_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_155/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="write_ln48_write_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln48/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="a_0_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="64" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="2" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="a_0_addr_1_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="a_1_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="2" slack="0"/>
<pin id="79" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="a_1_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="64" slack="0"/>
<pin id="97" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/1 a_0_load_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="64" slack="0"/>
<pin id="107" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/1 a_1_load_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="t2_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t2_addr/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln48_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="3" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/4 "/>
</bind>
</comp>

<comp id="124" class="1005" name="borrow_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="borrow_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="1" slack="2"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln44_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln47_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln47_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="lshr_ln_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="4" slack="0"/>
<pin id="160" dir="0" index="2" bw="1" slack="0"/>
<pin id="161" dir="0" index="3" bw="3" slack="0"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln48_24_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_24/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_894_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="2" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_894_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln48_27_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_27/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln44_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="4" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln47_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="1"/>
<pin id="194" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln47_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47_2/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln48_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln48_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="64" slack="0"/>
<pin id="210" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tempReg_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="0" index="1" bw="64" slack="1"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln105_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="0" index="1" bw="64" slack="1"/>
<pin id="221" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln105_118_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="1"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_118/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln105_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="0"/>
<pin id="230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln105_119_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_119/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="7" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln95_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln95_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_235_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_235/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln48_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="and_ln48_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="borrowReg_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="1"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln48_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_ln48_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln48_25_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="2"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_25/4 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_155_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_155 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="1"/>
<pin id="304" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln47_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="312" class="1005" name="a_0_addr_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="1"/>
<pin id="314" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="317" class="1005" name="a_0_addr_1_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="a_1_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="1"/>
<pin id="324" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="327" class="1005" name="a_1_addr_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="1"/>
<pin id="329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln47_2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="2"/>
<pin id="334" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln47_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="select_ln48_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48 "/>
</bind>
</comp>

<comp id="344" class="1005" name="select_ln48_1_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln48_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tempReg_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="363" class="1005" name="borrowReg_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="48" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="61" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="108"><net_src comp="75" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="68" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="110"><net_src comp="82" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="128" pin="4"/><net_sink comp="54" pin=2"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="142" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="157" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="157" pin="4"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="191"><net_src comp="151" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="203"><net_src comp="192" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="99" pin="7"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="89" pin="7"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="192" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="99" pin="3"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="89" pin="3"/><net_sink comp="206" pin=2"/></net>

<net id="226"><net_src comp="214" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="218" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="24" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="124" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="124" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="290"><net_src comp="285" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="298"><net_src comp="50" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="305"><net_src comp="142" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="311"><net_src comp="145" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="61" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="320"><net_src comp="68" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="325"><net_src comp="75" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="330"><net_src comp="82" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="335"><net_src comp="195" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="340"><net_src comp="198" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="347"><net_src comp="206" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="354"><net_src comp="214" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="361"><net_src comp="238" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="366"><net_src comp="276" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_0 | {}
	Port: a_1 | {}
	Port: t2 | {4 }
	Port: borrow_out | {3 }
 - Input state : 
	Port: fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1 : a_0 | {1 2 }
	Port: fp2sqr503_mont.86.87_Pipeline_VITIS_LOOP_47_1 : a_1 | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i : 1
		icmp_ln47 : 2
		add_ln47 : 2
		lshr_ln : 2
		zext_ln48_24 : 3
		a_0_addr : 4
		tmp_894_cast : 3
		zext_ln48_27 : 4
		a_0_addr_1 : 5
		a_1_addr : 4
		a_1_addr_1 : 5
		a_0_load : 5
		a_1_load : 5
		a_0_load_1 : 6
		a_1_load_1 : 6
		store_ln44 : 3
	State 2
		select_ln48 : 1
		select_ln48_1 : 1
	State 3
		xor_ln105_118 : 1
		or_ln105 : 1
		xor_ln105_119 : 1
		tmp : 1
		write_ln48 : 1
	State 4
		or_ln95 : 1
		tmp_235 : 1
		xor_ln48 : 2
		and_ln48 : 2
		borrowReg : 2
		sub_ln48 : 1
		t2_addr : 1
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     tempReg_fu_214     |    0    |    71   |
|    sub   |     sub_ln95_fu_246    |    0    |    71   |
|          |     sub_ln48_fu_285    |    0    |    71   |
|----------|------------------------|---------|---------|
|          |    xor_ln105_fu_218    |    0    |    64   |
|    xor   |  xor_ln105_118_fu_222  |    0    |    64   |
|          |  xor_ln105_119_fu_233  |    0    |    64   |
|          |     xor_ln48_fu_264    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln105_fu_227    |    0    |    64   |
|    or    |     or_ln95_fu_251     |    0    |    64   |
|          |    borrowReg_fu_276    |    0    |    2    |
|----------|------------------------|---------|---------|
|  select  |   select_ln48_fu_198   |    0    |    64   |
|          |  select_ln48_1_fu_206  |    0    |    64   |
|----------|------------------------|---------|---------|
|   icmp   |    icmp_ln47_fu_145    |    0    |    13   |
|----------|------------------------|---------|---------|
|    add   |     add_ln47_fu_151    |    0    |    13   |
|----------|------------------------|---------|---------|
|    and   |     and_ln48_fu_270    |    0    |    2    |
|----------|------------------------|---------|---------|
|   write  | write_ln48_write_fu_54 |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln_fu_157     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   zext_ln48_24_fu_167  |    0    |    0    |
|   zext   |   zext_ln48_27_fu_181  |    0    |    0    |
|          |    zext_ln48_fu_281    |    0    |    0    |
|          |   zext_ln48_25_fu_291  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|   tmp_894_cast_fu_173  |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln47_fu_192   |    0    |    0    |
|          |   trunc_ln47_2_fu_195  |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_238       |    0    |    0    |
|          |     tmp_235_fu_256     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   693   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  a_0_addr_1_reg_317 |    3   |
|   a_0_addr_reg_312  |    3   |
|  a_1_addr_1_reg_327 |    3   |
|   a_1_addr_reg_322  |    3   |
|  borrowReg_reg_363  |    1   |
|    borrow_reg_124   |    1   |
|    i_155_reg_295    |    4   |
|      i_reg_302      |    4   |
|  icmp_ln47_reg_308  |    1   |
|select_ln48_1_reg_344|   64   |
| select_ln48_reg_337 |   64   |
|   tempReg_reg_351   |   64   |
|     tmp_reg_358     |    1   |
| trunc_ln47_2_reg_332|    3   |
+---------------------+--------+
|        Total        |   219  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_99 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_99 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|  borrow_reg_124  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   14   ||   7.94  ||    0    ||    45   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   693  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    0   |   45   |
|  Register |    -   |   219  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   219  |   738  |
+-----------+--------+--------+--------+
