<p>Greetings NetFPGA community,</p>
<p>We are pleased to announce today the next release (<b>1.10.0</b>) of the NetFPGA-SUME code base.</p>
<p>This release includes:</p>
<p><b>Reference projects:</b></p>
<ul>
  <li>all reference projects and reference cores have been migrated to Vivado 2020.1, Ubuntu 2020.4 LTS and Python 3,</li>
  <li>new standard core: nic_output_queues - this core is based on the output queue ip core and enables a backpressure to the output port lookup,</li>
  <li>fix in 10g attachment unit core in TX queue: this enables more efficient version of TX queue and allows to handle deficit idle count (fix from P4-NetFPGA project),</li>
  <li>reference_nic project has a backpressure enabled in the output queues.</li>
</ul>
<br>
<p><b>Contrib Projects:</b></p>
<ul>
  <li>corundum: ports of verilog-pcie, verilog-ehternet, and corundum projects to NetFPGA SUME board.</li>
</ul>
<br>
<p><b>Driver:</b></p>
<ul>
  <li>new SUME riffa driver for FreeBSD.</li>
</ul>
<br>
<p>If you have not registered to the NetFPGA-SUME beta program, you will need to do so to access the repository: <a href="https://netfpga.org/site/#/SUME_reg_form/">Registration Form</a></p>
<p>You can find more information about NetFPGA-SUME code base in the <a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki">NetFPGA-SUME wiki</a></p>
<p>More information about the release:
<a href="https://github.com/NetFPGA/NetFPGA-SUME-public/wiki/Release-Notes">Release-Notes</a></p>
<p>We invite everyone from the community to use and improve our repository, and hope to see a lot of projects contributed to the repository.</p>
<p>Kind Regards,</p>
<p>The NetFPGA team</p>
<ul>
  <li>Follow us on <a href="https://www.facebook.com/netfpga/" target="_blank">Facebook</a></li>
  <li>Follow us on <a href="https://twitter.com/netfpga" target="_blank">Twitter</a></li>
</ul>
