
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lookbib_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401bc0 <sqrt@plt+0x60>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <_Znam@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 41c000 <_ZdlPvm@@Base+0x12610>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <_Znam@plt>:
  401760:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <__fxstat@plt>:
  401770:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <memcpy@plt>:
  401790:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <fread@plt>:
  4017a0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <tolower@plt>:
  4017b0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <isalnum@plt>:
  4017c0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <strlen@plt>:
  4017d0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <fprintf@plt>:
  4017e0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <fileno@plt>:
  4017f0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <open@plt>:
  401810:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <islower@plt>:
  401820:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <fclose@plt>:
  401830:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <isspace@plt>:
  401840:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <memcmp@plt>:
  401850:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <strtol@plt>:
  401860:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <free@plt>:
  401870:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <strchr@plt>:
  401880:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <isatty@plt>:
  401890:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <_exit@plt>:
  4018a0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <read@plt>:
  4018b0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <strerror@plt>:
  4018c0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <strcpy@plt>:
  4018d0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <isxdigit@plt>:
  4018e0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <putchar@plt>:
  4018f0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <__libc_start_main@plt>:
  401900:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <memchr@plt>:
  401910:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <isgraph@plt>:
  401920:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <getc@plt>:
  401930:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <mmap@plt>:
  401940:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <strncmp@plt>:
  401950:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <isprint@plt>:
  401960:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <isupper@plt>:
  401970:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <fputc@plt>:
  401980:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <munmap@plt>:
  401990:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <fflush@plt>:
  4019a0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <isalpha@plt>:
  4019b0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <_ZdaPv@plt>:
  4019c0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <__errno_location@plt>:
  4019d0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <fopen@plt>:
  4019e0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <__cxa_throw_bad_array_new_length@plt>:
  4019f0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <close@plt>:
  401a00:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <strcmp@plt>:
  401a10:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <fgets@plt>:
  401a20:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <toupper@plt>:
  401a30:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <__xstat@plt>:
  401a40:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <write@plt>:
  401a50:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <malloc@plt>:
  401a60:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <ispunct@plt>:
  401a70:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <iscntrl@plt>:
  401a80:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <abort@plt>:
  401a90:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <getenv@plt>:
  401aa0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <__gxx_personality_v0@plt>:
  401ab0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <exit@plt>:
  401ac0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <fwrite@plt>:
  401ad0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <_Unwind_Resume@plt>:
  401ae0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <fdopen@plt>:
  401af0:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <__gmon_start__@plt>:
  401b00:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <__cxa_pure_virtual@plt>:
  401b10:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <setbuf@plt>:
  401b20:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <strcat@plt>:
  401b30:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <fseek@plt>:
  401b40:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <printf@plt>:
  401b50:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <sqrt@plt>:
  401b60:	adrp	x16, 41d000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

Disassembly of section .text:

0000000000401b70 <_Znwm@@Base-0x7dc4>:
  401b70:	mov	x29, #0x0                   	// #0
  401b74:	mov	x30, #0x0                   	// #0
  401b78:	mov	x5, x0
  401b7c:	ldr	x1, [sp]
  401b80:	add	x2, sp, #0x8
  401b84:	mov	x6, sp
  401b88:	movz	x0, #0x0, lsl #48
  401b8c:	movk	x0, #0x0, lsl #32
  401b90:	movk	x0, #0x40, lsl #16
  401b94:	movk	x0, #0x1d70
  401b98:	movz	x3, #0x0, lsl #48
  401b9c:	movk	x3, #0x0, lsl #32
  401ba0:	movk	x3, #0x40, lsl #16
  401ba4:	movk	x3, #0x9ba0
  401ba8:	movz	x4, #0x0, lsl #48
  401bac:	movk	x4, #0x0, lsl #32
  401bb0:	movk	x4, #0x40, lsl #16
  401bb4:	movk	x4, #0x9c20
  401bb8:	bl	401900 <__libc_start_main@plt>
  401bbc:	bl	401a90 <abort@plt>
  401bc0:	adrp	x0, 41c000 <_ZdlPvm@@Base+0x12610>
  401bc4:	ldr	x0, [x0, #4064]
  401bc8:	cbz	x0, 401bd0 <sqrt@plt+0x70>
  401bcc:	b	401b00 <__gmon_start__@plt>
  401bd0:	ret
  401bd4:	stp	x29, x30, [sp, #-32]!
  401bd8:	mov	x29, sp
  401bdc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401be0:	add	x0, x0, #0x260
  401be4:	str	x0, [sp, #24]
  401be8:	ldr	x0, [sp, #24]
  401bec:	str	x0, [sp, #24]
  401bf0:	ldr	x1, [sp, #24]
  401bf4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401bf8:	add	x0, x0, #0x260
  401bfc:	cmp	x1, x0
  401c00:	b.eq	401c3c <sqrt@plt+0xdc>  // b.none
  401c04:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401c08:	add	x0, x0, #0xc60
  401c0c:	ldr	x0, [x0]
  401c10:	str	x0, [sp, #16]
  401c14:	ldr	x0, [sp, #16]
  401c18:	str	x0, [sp, #16]
  401c1c:	ldr	x0, [sp, #16]
  401c20:	cmp	x0, #0x0
  401c24:	b.eq	401c40 <sqrt@plt+0xe0>  // b.none
  401c28:	ldr	x1, [sp, #16]
  401c2c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401c30:	add	x0, x0, #0x260
  401c34:	blr	x1
  401c38:	b	401c40 <sqrt@plt+0xe0>
  401c3c:	nop
  401c40:	ldp	x29, x30, [sp], #32
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-48]!
  401c4c:	mov	x29, sp
  401c50:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401c54:	add	x0, x0, #0x260
  401c58:	str	x0, [sp, #40]
  401c5c:	ldr	x0, [sp, #40]
  401c60:	str	x0, [sp, #40]
  401c64:	ldr	x1, [sp, #40]
  401c68:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401c6c:	add	x0, x0, #0x260
  401c70:	sub	x0, x1, x0
  401c74:	asr	x0, x0, #3
  401c78:	lsr	x1, x0, #63
  401c7c:	add	x0, x1, x0
  401c80:	asr	x0, x0, #1
  401c84:	str	x0, [sp, #32]
  401c88:	ldr	x0, [sp, #32]
  401c8c:	cmp	x0, #0x0
  401c90:	b.eq	401cd0 <sqrt@plt+0x170>  // b.none
  401c94:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401c98:	add	x0, x0, #0xc68
  401c9c:	ldr	x0, [x0]
  401ca0:	str	x0, [sp, #24]
  401ca4:	ldr	x0, [sp, #24]
  401ca8:	str	x0, [sp, #24]
  401cac:	ldr	x0, [sp, #24]
  401cb0:	cmp	x0, #0x0
  401cb4:	b.eq	401cd4 <sqrt@plt+0x174>  // b.none
  401cb8:	ldr	x2, [sp, #24]
  401cbc:	ldr	x1, [sp, #32]
  401cc0:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401cc4:	add	x0, x0, #0x260
  401cc8:	blr	x2
  401ccc:	b	401cd4 <sqrt@plt+0x174>
  401cd0:	nop
  401cd4:	ldp	x29, x30, [sp], #48
  401cd8:	ret
  401cdc:	stp	x29, x30, [sp, #-16]!
  401ce0:	mov	x29, sp
  401ce4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401ce8:	add	x0, x0, #0x278
  401cec:	ldrb	w0, [x0]
  401cf0:	and	x0, x0, #0xff
  401cf4:	cmp	x0, #0x0
  401cf8:	b.ne	401d14 <sqrt@plt+0x1b4>  // b.any
  401cfc:	bl	401bd4 <sqrt@plt+0x74>
  401d00:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401d04:	add	x0, x0, #0x278
  401d08:	mov	w1, #0x1                   	// #1
  401d0c:	strb	w1, [x0]
  401d10:	b	401d18 <sqrt@plt+0x1b8>
  401d14:	nop
  401d18:	ldp	x29, x30, [sp], #16
  401d1c:	ret
  401d20:	stp	x29, x30, [sp, #-16]!
  401d24:	mov	x29, sp
  401d28:	bl	401c48 <sqrt@plt+0xe8>
  401d2c:	nop
  401d30:	ldp	x29, x30, [sp], #16
  401d34:	ret
  401d38:	stp	x29, x30, [sp, #-32]!
  401d3c:	mov	x29, sp
  401d40:	str	x0, [sp, #24]
  401d44:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401d48:	add	x0, x0, #0x468
  401d4c:	ldr	x0, [x0]
  401d50:	mov	x2, x0
  401d54:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401d58:	add	x1, x0, #0xc78
  401d5c:	ldr	x0, [sp, #24]
  401d60:	bl	4017e0 <fprintf@plt>
  401d64:	nop
  401d68:	ldp	x29, x30, [sp], #32
  401d6c:	ret
  401d70:	sub	sp, sp, #0x4e0
  401d74:	stp	x29, x30, [sp]
  401d78:	mov	x29, sp
  401d7c:	str	x19, [sp, #16]
  401d80:	str	w0, [sp, #44]
  401d84:	str	x1, [sp, #32]
  401d88:	ldr	x0, [sp, #32]
  401d8c:	ldr	x1, [x0]
  401d90:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401d94:	add	x0, x0, #0x468
  401d98:	str	x1, [x0]
  401d9c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401da0:	add	x0, x0, #0x270
  401da4:	ldr	x2, [x0]
  401da8:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401dac:	add	x1, x0, #0x288
  401db0:	mov	x0, x2
  401db4:	bl	401b20 <setbuf@plt>
  401db8:	mov	x4, #0x0                   	// #0
  401dbc:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401dc0:	add	x3, x0, #0xcb8
  401dc4:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401dc8:	add	x2, x0, #0xd18
  401dcc:	ldr	x1, [sp, #32]
  401dd0:	ldr	w0, [sp, #44]
  401dd4:	bl	4095f8 <sqrt@plt+0x7a98>
  401dd8:	str	w0, [sp, #1216]
  401ddc:	ldr	w0, [sp, #1216]
  401de0:	cmn	w0, #0x1
  401de4:	cset	w0, ne  // ne = any
  401de8:	and	w0, w0, #0xff
  401dec:	cmp	w0, #0x0
  401df0:	b.eq	401fac <sqrt@plt+0x44c>  // b.none
  401df4:	ldr	w0, [sp, #1216]
  401df8:	cmp	w0, #0x100
  401dfc:	b.eq	401f64 <sqrt@plt+0x404>  // b.none
  401e00:	ldr	w0, [sp, #1216]
  401e04:	cmp	w0, #0x100
  401e08:	b.gt	401f94 <sqrt@plt+0x434>
  401e0c:	ldr	w0, [sp, #1216]
  401e10:	cmp	w0, #0x76
  401e14:	b.eq	401f40 <sqrt@plt+0x3e0>  // b.none
  401e18:	ldr	w0, [sp, #1216]
  401e1c:	cmp	w0, #0x76
  401e20:	b.gt	401f94 <sqrt@plt+0x434>
  401e24:	ldr	w0, [sp, #1216]
  401e28:	cmp	w0, #0x74
  401e2c:	b.eq	401e9c <sqrt@plt+0x33c>  // b.none
  401e30:	ldr	w0, [sp, #1216]
  401e34:	cmp	w0, #0x74
  401e38:	b.gt	401f94 <sqrt@plt+0x434>
  401e3c:	ldr	w0, [sp, #1216]
  401e40:	cmp	w0, #0x69
  401e44:	b.eq	401e80 <sqrt@plt+0x320>  // b.none
  401e48:	ldr	w0, [sp, #1216]
  401e4c:	cmp	w0, #0x69
  401e50:	b.gt	401f94 <sqrt@plt+0x434>
  401e54:	ldr	w0, [sp, #1216]
  401e58:	cmp	w0, #0x3f
  401e5c:	b.eq	401f7c <sqrt@plt+0x41c>  // b.none
  401e60:	ldr	w0, [sp, #1216]
  401e64:	cmp	w0, #0x56
  401e68:	b.ne	401f94 <sqrt@plt+0x434>  // b.any
  401e6c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  401e70:	add	x0, x0, #0x288
  401e74:	mov	w1, #0x1                   	// #1
  401e78:	str	w1, [x0]
  401e7c:	b	401fa8 <sqrt@plt+0x448>
  401e80:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401e84:	add	x0, x0, #0x470
  401e88:	ldr	x1, [x0]
  401e8c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401e90:	add	x0, x0, #0x230
  401e94:	str	x1, [x0]
  401e98:	b	401fa8 <sqrt@plt+0x448>
  401e9c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401ea0:	add	x0, x0, #0x470
  401ea4:	ldr	x0, [x0]
  401ea8:	add	x1, sp, #0x480
  401eac:	mov	w2, #0xa                   	// #10
  401eb0:	bl	401860 <strtol@plt>
  401eb4:	str	x0, [sp, #1240]
  401eb8:	ldr	x0, [sp, #1240]
  401ebc:	cmp	x0, #0x0
  401ec0:	b.ne	401f14 <sqrt@plt+0x3b4>  // b.any
  401ec4:	ldr	x1, [sp, #1152]
  401ec8:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401ecc:	add	x0, x0, #0x470
  401ed0:	ldr	x0, [x0]
  401ed4:	cmp	x1, x0
  401ed8:	b.ne	401f14 <sqrt@plt+0x3b4>  // b.any
  401edc:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401ee0:	add	x0, x0, #0x470
  401ee4:	ldr	x1, [x0]
  401ee8:	add	x0, sp, #0x498
  401eec:	bl	407560 <sqrt@plt+0x5a00>
  401ef0:	add	x1, sp, #0x498
  401ef4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401ef8:	add	x3, x0, #0x3d8
  401efc:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  401f00:	add	x2, x0, #0x3d8
  401f04:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401f08:	add	x0, x0, #0xd20
  401f0c:	bl	407cf0 <sqrt@plt+0x6190>
  401f10:	b	401fa8 <sqrt@plt+0x448>
  401f14:	ldr	x0, [sp, #1240]
  401f18:	cmp	x0, #0x0
  401f1c:	b.gt	401f28 <sqrt@plt+0x3c8>
  401f20:	mov	x0, #0x1                   	// #1
  401f24:	str	x0, [sp, #1240]
  401f28:	ldr	x0, [sp, #1240]
  401f2c:	mov	w1, w0
  401f30:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401f34:	add	x0, x0, #0x228
  401f38:	str	w1, [x0]
  401f3c:	b	401fa8 <sqrt@plt+0x448>
  401f40:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401f44:	add	x0, x0, #0x258
  401f48:	ldr	x0, [x0]
  401f4c:	mov	x1, x0
  401f50:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401f54:	add	x0, x0, #0xd40
  401f58:	bl	401b50 <printf@plt>
  401f5c:	mov	w0, #0x0                   	// #0
  401f60:	bl	401ac0 <exit@plt>
  401f64:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401f68:	add	x0, x0, #0x268
  401f6c:	ldr	x0, [x0]
  401f70:	bl	401d38 <sqrt@plt+0x1d8>
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401ac0 <exit@plt>
  401f7c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401f80:	add	x0, x0, #0x270
  401f84:	ldr	x0, [x0]
  401f88:	bl	401d38 <sqrt@plt+0x1d8>
  401f8c:	mov	w0, #0x1                   	// #1
  401f90:	bl	401ac0 <exit@plt>
  401f94:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  401f98:	add	x2, x0, #0xd60
  401f9c:	mov	w1, #0x5c                  	// #92
  401fa0:	mov	w0, #0x0                   	// #0
  401fa4:	bl	402380 <sqrt@plt+0x820>
  401fa8:	b	401db8 <sqrt@plt+0x258>
  401fac:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401fb0:	add	x0, x0, #0x238
  401fb4:	ldr	w0, [x0]
  401fb8:	ldr	w1, [sp, #44]
  401fbc:	cmp	w1, w0
  401fc0:	b.gt	401fdc <sqrt@plt+0x47c>
  401fc4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401fc8:	add	x0, x0, #0x270
  401fcc:	ldr	x0, [x0]
  401fd0:	bl	401d38 <sqrt@plt+0x1d8>
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	bl	401ac0 <exit@plt>
  401fdc:	add	x0, sp, #0x488
  401fe0:	bl	40664c <sqrt@plt+0x4aec>
  401fe4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  401fe8:	add	x0, x0, #0x238
  401fec:	ldr	w0, [x0]
  401ff0:	str	w0, [sp, #1236]
  401ff4:	ldr	w1, [sp, #1236]
  401ff8:	ldr	w0, [sp, #44]
  401ffc:	cmp	w1, w0
  402000:	b.ge	402034 <sqrt@plt+0x4d4>  // b.tcont
  402004:	ldrsw	x0, [sp, #1236]
  402008:	lsl	x0, x0, #3
  40200c:	ldr	x1, [sp, #32]
  402010:	add	x0, x1, x0
  402014:	ldr	x1, [x0]
  402018:	add	x0, sp, #0x488
  40201c:	mov	w2, #0x0                   	// #0
  402020:	bl	406710 <sqrt@plt+0x4bb0>
  402024:	ldr	w0, [sp, #1236]
  402028:	add	w0, w0, #0x1
  40202c:	str	w0, [sp, #1236]
  402030:	b	401ff4 <sqrt@plt+0x494>
  402034:	add	x0, sp, #0x488
  402038:	bl	406844 <sqrt@plt+0x4ce4>
  40203c:	cmp	w0, #0x0
  402040:	cset	w0, eq  // eq = none
  402044:	and	w0, w0, #0xff
  402048:	cmp	w0, #0x0
  40204c:	b.eq	402074 <sqrt@plt+0x514>  // b.none
  402050:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402054:	add	x3, x0, #0x3d8
  402058:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40205c:	add	x2, x0, #0x3d8
  402060:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402064:	add	x1, x0, #0x3d8
  402068:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  40206c:	add	x0, x0, #0xd80
  402070:	bl	407d68 <sqrt@plt+0x6208>
  402074:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  402078:	add	x0, x0, #0x260
  40207c:	ldr	x0, [x0]
  402080:	bl	4017f0 <fileno@plt>
  402084:	bl	401890 <isatty@plt>
  402088:	str	w0, [sp, #1212]
  40208c:	ldr	w0, [sp, #1212]
  402090:	cmp	w0, #0x0
  402094:	b.eq	4020cc <sqrt@plt+0x56c>  // b.none
  402098:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  40209c:	add	x0, x0, #0x270
  4020a0:	ldr	x0, [x0]
  4020a4:	mov	x3, x0
  4020a8:	mov	x2, #0x2                   	// #2
  4020ac:	mov	x1, #0x1                   	// #1
  4020b0:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  4020b4:	add	x0, x0, #0xd90
  4020b8:	bl	401ad0 <fwrite@plt>
  4020bc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4020c0:	add	x0, x0, #0x270
  4020c4:	ldr	x0, [x0]
  4020c8:	bl	4019a0 <fflush@plt>
  4020cc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4020d0:	add	x0, x0, #0x260
  4020d4:	ldr	x1, [x0]
  4020d8:	add	x0, sp, #0x70
  4020dc:	mov	x2, x1
  4020e0:	mov	w1, #0x400                 	// #1024
  4020e4:	bl	401a20 <fgets@plt>
  4020e8:	cmp	x0, #0x0
  4020ec:	cset	w0, eq  // eq = none
  4020f0:	and	w0, w0, #0xff
  4020f4:	cmp	w0, #0x0
  4020f8:	b.eq	40210c <sqrt@plt+0x5ac>  // b.none
  4020fc:	ldr	w0, [sp, #1212]
  402100:	cmp	w0, #0x0
  402104:	b.ne	4022c0 <sqrt@plt+0x760>  // b.any
  402108:	b	4022d8 <sqrt@plt+0x778>
  40210c:	add	x0, sp, #0x70
  402110:	str	x0, [sp, #1224]
  402114:	ldr	x0, [sp, #1224]
  402118:	ldrb	w0, [x0]
  40211c:	mov	w1, w0
  402120:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  402124:	add	x0, x0, #0xdc8
  402128:	bl	4023b8 <sqrt@plt+0x858>
  40212c:	cmp	w0, #0x0
  402130:	cset	w0, ne  // ne = any
  402134:	and	w0, w0, #0xff
  402138:	cmp	w0, #0x0
  40213c:	b.eq	402150 <sqrt@plt+0x5f0>  // b.none
  402140:	ldr	x0, [sp, #1224]
  402144:	add	x0, x0, #0x1
  402148:	str	x0, [sp, #1224]
  40214c:	b	402114 <sqrt@plt+0x5b4>
  402150:	ldr	x0, [sp, #1224]
  402154:	ldrb	w0, [x0]
  402158:	cmp	w0, #0x0
  40215c:	b.eq	4022b8 <sqrt@plt+0x758>  // b.none
  402160:	add	x2, sp, #0x70
  402164:	add	x1, sp, #0x488
  402168:	add	x0, sp, #0x30
  40216c:	bl	406890 <sqrt@plt+0x4d30>
  402170:	str	wzr, [sp, #1220]
  402174:	add	x2, sp, #0x474
  402178:	add	x1, sp, #0x478
  40217c:	add	x0, sp, #0x30
  402180:	mov	x3, #0x0                   	// #0
  402184:	bl	4069c8 <sqrt@plt+0x4e68>
  402188:	cmp	w0, #0x0
  40218c:	cset	w0, ne  // ne = any
  402190:	and	w0, w0, #0xff
  402194:	cmp	w0, #0x0
  402198:	b.eq	402260 <sqrt@plt+0x700>  // b.none
  40219c:	ldr	x4, [sp, #1144]
  4021a0:	ldr	w0, [sp, #1140]
  4021a4:	sxtw	x1, w0
  4021a8:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4021ac:	add	x0, x0, #0x268
  4021b0:	ldr	x0, [x0]
  4021b4:	mov	x3, x0
  4021b8:	mov	x2, x1
  4021bc:	mov	x1, #0x1                   	// #1
  4021c0:	mov	x0, x4
  4021c4:	bl	401ad0 <fwrite@plt>
  4021c8:	mov	x1, x0
  4021cc:	ldr	w0, [sp, #1140]
  4021d0:	sxtw	x0, w0
  4021d4:	cmp	x1, x0
  4021d8:	cset	w0, ne  // ne = any
  4021dc:	and	w0, w0, #0xff
  4021e0:	cmp	w0, #0x0
  4021e4:	b.eq	402220 <sqrt@plt+0x6c0>  // b.none
  4021e8:	bl	4019d0 <__errno_location@plt>
  4021ec:	ldr	w0, [x0]
  4021f0:	bl	4018c0 <strerror@plt>
  4021f4:	mov	x1, x0
  4021f8:	add	x0, sp, #0x4a8
  4021fc:	bl	407560 <sqrt@plt+0x5a00>
  402200:	add	x1, sp, #0x4a8
  402204:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402208:	add	x3, x0, #0x3d8
  40220c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402210:	add	x2, x0, #0x3d8
  402214:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402218:	add	x0, x0, #0xd98
  40221c:	bl	407d68 <sqrt@plt+0x6208>
  402220:	ldr	x1, [sp, #1144]
  402224:	ldr	w0, [sp, #1140]
  402228:	sxtw	x0, w0
  40222c:	sub	x0, x0, #0x1
  402230:	add	x0, x1, x0
  402234:	ldrb	w0, [x0]
  402238:	cmp	w0, #0xa
  40223c:	b.eq	402248 <sqrt@plt+0x6e8>  // b.none
  402240:	mov	w0, #0xa                   	// #10
  402244:	bl	4018f0 <putchar@plt>
  402248:	mov	w0, #0xa                   	// #10
  40224c:	bl	4018f0 <putchar@plt>
  402250:	ldr	w0, [sp, #1220]
  402254:	add	w0, w0, #0x1
  402258:	str	w0, [sp, #1220]
  40225c:	b	402174 <sqrt@plt+0x614>
  402260:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  402264:	add	x0, x0, #0x268
  402268:	ldr	x0, [x0]
  40226c:	bl	4019a0 <fflush@plt>
  402270:	ldr	w0, [sp, #1212]
  402274:	cmp	w0, #0x0
  402278:	b.eq	4022ac <sqrt@plt+0x74c>  // b.none
  40227c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  402280:	add	x0, x0, #0x270
  402284:	ldr	x3, [x0]
  402288:	ldr	w2, [sp, #1220]
  40228c:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402290:	add	x1, x0, #0xdb8
  402294:	mov	x0, x3
  402298:	bl	4017e0 <fprintf@plt>
  40229c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4022a0:	add	x0, x0, #0x270
  4022a4:	ldr	x0, [x0]
  4022a8:	bl	4019a0 <fflush@plt>
  4022ac:	add	x0, sp, #0x30
  4022b0:	bl	40694c <sqrt@plt+0x4dec>
  4022b4:	b	40208c <sqrt@plt+0x52c>
  4022b8:	nop
  4022bc:	b	40208c <sqrt@plt+0x52c>
  4022c0:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4022c4:	add	x0, x0, #0x270
  4022c8:	ldr	x0, [x0]
  4022cc:	mov	x1, x0
  4022d0:	mov	w0, #0xa                   	// #10
  4022d4:	bl	401800 <putc@plt>
  4022d8:	mov	w19, #0x0                   	// #0
  4022dc:	add	x0, sp, #0x488
  4022e0:	bl	40667c <sqrt@plt+0x4b1c>
  4022e4:	mov	w0, w19
  4022e8:	b	402310 <sqrt@plt+0x7b0>
  4022ec:	mov	x19, x0
  4022f0:	add	x0, sp, #0x30
  4022f4:	bl	40694c <sqrt@plt+0x4dec>
  4022f8:	b	402300 <sqrt@plt+0x7a0>
  4022fc:	mov	x19, x0
  402300:	add	x0, sp, #0x488
  402304:	bl	40667c <sqrt@plt+0x4b1c>
  402308:	mov	x0, x19
  40230c:	bl	401ae0 <_Unwind_Resume@plt>
  402310:	ldr	x19, [sp, #16]
  402314:	ldp	x29, x30, [sp]
  402318:	add	sp, sp, #0x4e0
  40231c:	ret
  402320:	stp	x29, x30, [sp, #-32]!
  402324:	mov	x29, sp
  402328:	str	w0, [sp, #28]
  40232c:	str	w1, [sp, #24]
  402330:	ldr	w0, [sp, #28]
  402334:	cmp	w0, #0x1
  402338:	b.ne	402358 <sqrt@plt+0x7f8>  // b.any
  40233c:	ldr	w1, [sp, #24]
  402340:	mov	w0, #0xffff                	// #65535
  402344:	cmp	w1, w0
  402348:	b.ne	402358 <sqrt@plt+0x7f8>  // b.any
  40234c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  402350:	add	x0, x0, #0x280
  402354:	bl	407128 <sqrt@plt+0x55c8>
  402358:	nop
  40235c:	ldp	x29, x30, [sp], #32
  402360:	ret
  402364:	stp	x29, x30, [sp, #-16]!
  402368:	mov	x29, sp
  40236c:	mov	w1, #0xffff                	// #65535
  402370:	mov	w0, #0x1                   	// #1
  402374:	bl	402320 <sqrt@plt+0x7c0>
  402378:	ldp	x29, x30, [sp], #16
  40237c:	ret
  402380:	stp	x29, x30, [sp, #-32]!
  402384:	mov	x29, sp
  402388:	str	w0, [sp, #28]
  40238c:	str	w1, [sp, #24]
  402390:	str	x2, [sp, #16]
  402394:	ldr	w0, [sp, #28]
  402398:	cmp	w0, #0x0
  40239c:	b.ne	4023ac <sqrt@plt+0x84c>  // b.any
  4023a0:	ldr	x1, [sp, #16]
  4023a4:	ldr	w0, [sp, #24]
  4023a8:	bl	406d38 <sqrt@plt+0x51d8>
  4023ac:	nop
  4023b0:	ldp	x29, x30, [sp], #32
  4023b4:	ret
  4023b8:	sub	sp, sp, #0x10
  4023bc:	str	x0, [sp, #8]
  4023c0:	strb	w1, [sp, #7]
  4023c4:	ldrb	w0, [sp, #7]
  4023c8:	ldr	x1, [sp, #8]
  4023cc:	sxtw	x0, w0
  4023d0:	ldrb	w0, [x1, x0]
  4023d4:	add	sp, sp, #0x10
  4023d8:	ret
  4023dc:	stp	x29, x30, [sp, #-48]!
  4023e0:	mov	x29, sp
  4023e4:	str	x0, [sp, #40]
  4023e8:	str	x1, [sp, #32]
  4023ec:	str	w2, [sp, #28]
  4023f0:	ldr	x0, [sp, #40]
  4023f4:	ldr	w2, [sp, #28]
  4023f8:	ldr	x1, [sp, #32]
  4023fc:	bl	406adc <sqrt@plt+0x4f7c>
  402400:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  402404:	add	x1, x0, #0x148
  402408:	ldr	x0, [sp, #40]
  40240c:	str	x1, [x0]
  402410:	ldr	x0, [sp, #40]
  402414:	str	xzr, [x0, #32]
  402418:	ldr	x0, [sp, #40]
  40241c:	str	xzr, [x0, #80]
  402420:	ldr	x0, [sp, #40]
  402424:	str	xzr, [x0, #88]
  402428:	ldr	x0, [sp, #40]
  40242c:	str	wzr, [x0, #96]
  402430:	ldr	x0, [sp, #40]
  402434:	str	xzr, [x0, #136]
  402438:	ldr	x0, [sp, #40]
  40243c:	str	xzr, [x0, #144]
  402440:	ldr	x0, [sp, #40]
  402444:	str	wzr, [x0, #152]
  402448:	ldr	x0, [sp, #40]
  40244c:	str	xzr, [x0, #160]
  402450:	nop
  402454:	ldp	x29, x30, [sp], #48
  402458:	ret
  40245c:	stp	x29, x30, [sp, #-64]!
  402460:	mov	x29, sp
  402464:	str	x0, [sp, #24]
  402468:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40246c:	add	x1, x0, #0x148
  402470:	ldr	x0, [sp, #24]
  402474:	str	x1, [x0]
  402478:	ldr	x0, [sp, #24]
  40247c:	ldr	x0, [x0, #80]
  402480:	cmp	x0, #0x0
  402484:	b.eq	402494 <sqrt@plt+0x934>  // b.none
  402488:	ldr	x0, [sp, #24]
  40248c:	ldr	x0, [x0, #80]
  402490:	bl	401870 <free@plt>
  402494:	ldr	x0, [sp, #24]
  402498:	ldr	x0, [x0, #88]
  40249c:	cmp	x0, #0x0
  4024a0:	b.eq	402508 <sqrt@plt+0x9a8>  // b.none
  4024a4:	ldr	x0, [sp, #24]
  4024a8:	ldr	x2, [x0, #88]
  4024ac:	ldr	x0, [sp, #24]
  4024b0:	ldr	w0, [x0, #96]
  4024b4:	mov	w1, w0
  4024b8:	mov	x0, x2
  4024bc:	bl	406ca0 <sqrt@plt+0x5140>
  4024c0:	lsr	w0, w0, #31
  4024c4:	and	w0, w0, #0xff
  4024c8:	cmp	w0, #0x0
  4024cc:	b.eq	402508 <sqrt@plt+0x9a8>  // b.none
  4024d0:	bl	4019d0 <__errno_location@plt>
  4024d4:	ldr	w0, [x0]
  4024d8:	bl	4018c0 <strerror@plt>
  4024dc:	mov	x1, x0
  4024e0:	add	x0, sp, #0x20
  4024e4:	bl	407560 <sqrt@plt+0x5a00>
  4024e8:	add	x1, sp, #0x20
  4024ec:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4024f0:	add	x3, x0, #0x3d8
  4024f4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4024f8:	add	x2, x0, #0x3d8
  4024fc:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402500:	add	x0, x0, #0xdd0
  402504:	bl	407cf0 <sqrt@plt+0x6190>
  402508:	ldr	x0, [sp, #24]
  40250c:	ldr	x0, [x0, #32]
  402510:	cmp	x0, #0x0
  402514:	b.eq	402558 <sqrt@plt+0x9f8>  // b.none
  402518:	ldr	x0, [sp, #24]
  40251c:	ldr	x0, [x0, #32]
  402520:	str	x0, [sp, #48]
  402524:	ldr	x0, [sp, #24]
  402528:	ldr	x0, [x0, #32]
  40252c:	ldr	x1, [x0, #24]
  402530:	ldr	x0, [sp, #24]
  402534:	str	x1, [x0, #32]
  402538:	ldr	x0, [sp, #48]
  40253c:	cmp	x0, #0x0
  402540:	b.eq	402508 <sqrt@plt+0x9a8>  // b.none
  402544:	ldr	x1, [x0]
  402548:	add	x1, x1, #0x10
  40254c:	ldr	x1, [x1]
  402550:	blr	x1
  402554:	b	402508 <sqrt@plt+0x9a8>
  402558:	ldr	x0, [sp, #24]
  40255c:	ldr	x0, [x0, #144]
  402560:	cmp	x0, #0x0
  402564:	b.eq	402574 <sqrt@plt+0xa14>  // b.none
  402568:	ldr	x0, [sp, #24]
  40256c:	ldr	x0, [x0, #144]
  402570:	bl	4019c0 <_ZdaPv@plt>
  402574:	ldr	x0, [sp, #24]
  402578:	ldr	x0, [x0, #136]
  40257c:	cmp	x0, #0x0
  402580:	b.eq	402590 <sqrt@plt+0xa30>  // b.none
  402584:	ldr	x0, [sp, #24]
  402588:	ldr	x0, [x0, #136]
  40258c:	bl	4019c0 <_ZdaPv@plt>
  402590:	ldr	x0, [sp, #24]
  402594:	ldr	x0, [x0, #160]
  402598:	cmp	x0, #0x0
  40259c:	b.eq	402620 <sqrt@plt+0xac0>  // b.none
  4025a0:	str	wzr, [sp, #60]
  4025a4:	ldr	x0, [sp, #24]
  4025a8:	ldr	w0, [x0, #168]
  4025ac:	ldr	w1, [sp, #60]
  4025b0:	cmp	w1, w0
  4025b4:	b.ge	402604 <sqrt@plt+0xaa4>  // b.tcont
  4025b8:	ldr	x0, [sp, #24]
  4025bc:	ldr	x1, [x0, #160]
  4025c0:	ldrsw	x0, [sp, #60]
  4025c4:	lsl	x0, x0, #3
  4025c8:	add	x0, x1, x0
  4025cc:	ldr	x0, [x0]
  4025d0:	cmp	x0, #0x0
  4025d4:	b.eq	4025f4 <sqrt@plt+0xa94>  // b.none
  4025d8:	ldr	x0, [sp, #24]
  4025dc:	ldr	x1, [x0, #160]
  4025e0:	ldrsw	x0, [sp, #60]
  4025e4:	lsl	x0, x0, #3
  4025e8:	add	x0, x1, x0
  4025ec:	ldr	x0, [x0]
  4025f0:	bl	4019c0 <_ZdaPv@plt>
  4025f4:	ldr	w0, [sp, #60]
  4025f8:	add	w0, w0, #0x1
  4025fc:	str	w0, [sp, #60]
  402600:	b	4025a4 <sqrt@plt+0xa44>
  402604:	ldr	x0, [sp, #24]
  402608:	ldr	x0, [x0, #160]
  40260c:	cmp	x0, #0x0
  402610:	b.eq	402620 <sqrt@plt+0xac0>  // b.none
  402614:	ldr	x0, [sp, #24]
  402618:	ldr	x0, [x0, #160]
  40261c:	bl	4019c0 <_ZdaPv@plt>
  402620:	ldr	x0, [sp, #24]
  402624:	bl	406b34 <sqrt@plt+0x4fd4>
  402628:	nop
  40262c:	ldp	x29, x30, [sp], #64
  402630:	ret
  402634:	stp	x29, x30, [sp, #-32]!
  402638:	mov	x29, sp
  40263c:	str	x0, [sp, #24]
  402640:	ldr	x0, [sp, #24]
  402644:	bl	40245c <sqrt@plt+0x8fc>
  402648:	mov	x1, #0xc0                  	// #192
  40264c:	ldr	x0, [sp, #24]
  402650:	bl	4099f0 <_ZdlPvm@@Base>
  402654:	ldp	x29, x30, [sp], #32
  402658:	ret
  40265c:	stp	x29, x30, [sp, #-464]!
  402660:	mov	x29, sp
  402664:	str	x19, [sp, #16]
  402668:	str	x0, [sp, #40]
  40266c:	str	w1, [sp, #36]
  402670:	add	x1, sp, #0x24
  402674:	add	x0, sp, #0xb8
  402678:	bl	404b20 <sqrt@plt+0x2fc0>
  40267c:	add	x0, sp, #0xb8
  402680:	bl	404b6c <sqrt@plt+0x300c>
  402684:	ldr	w0, [sp, #36]
  402688:	add	x1, sp, #0x38
  40268c:	bl	409c38 <_ZdlPvm@@Base+0x248>
  402690:	lsr	w0, w0, #31
  402694:	and	w0, w0, #0xff
  402698:	cmp	w0, #0x0
  40269c:	b.eq	4026ec <sqrt@plt+0xb8c>  // b.none
  4026a0:	ldr	x0, [sp, #40]
  4026a4:	ldr	x1, [x0, #8]
  4026a8:	add	x0, sp, #0xc0
  4026ac:	bl	407560 <sqrt@plt+0x5a00>
  4026b0:	bl	4019d0 <__errno_location@plt>
  4026b4:	ldr	w0, [x0]
  4026b8:	bl	4018c0 <strerror@plt>
  4026bc:	mov	x1, x0
  4026c0:	add	x0, sp, #0xd0
  4026c4:	bl	407560 <sqrt@plt+0x5a00>
  4026c8:	add	x2, sp, #0xd0
  4026cc:	add	x1, sp, #0xc0
  4026d0:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4026d4:	add	x3, x0, #0x3d8
  4026d8:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  4026dc:	add	x0, x0, #0xde0
  4026e0:	bl	407cf0 <sqrt@plt+0x6190>
  4026e4:	mov	w19, #0x0                   	// #0
  4026e8:	b	402b98 <sqrt@plt+0x1038>
  4026ec:	ldr	w0, [sp, #72]
  4026f0:	and	w0, w0, #0xf000
  4026f4:	cmp	w0, #0x8, lsl #12
  4026f8:	b.eq	402734 <sqrt@plt+0xbd4>  // b.none
  4026fc:	ldr	x0, [sp, #40]
  402700:	ldr	x1, [x0, #8]
  402704:	add	x0, sp, #0xe0
  402708:	bl	407560 <sqrt@plt+0x5a00>
  40270c:	add	x1, sp, #0xe0
  402710:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402714:	add	x3, x0, #0x3d8
  402718:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40271c:	add	x2, x0, #0x3d8
  402720:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402724:	add	x0, x0, #0xdf8
  402728:	bl	407cf0 <sqrt@plt+0x6190>
  40272c:	mov	w19, #0x0                   	// #0
  402730:	b	402b98 <sqrt@plt+0x1038>
  402734:	ldr	x1, [sp, #144]
  402738:	ldr	x0, [sp, #40]
  40273c:	str	x1, [x0, #184]
  402740:	ldr	x0, [sp, #104]
  402744:	str	w0, [sp, #440]
  402748:	ldr	w0, [sp, #440]
  40274c:	cmp	w0, #0x0
  402750:	b.ne	40278c <sqrt@plt+0xc2c>  // b.any
  402754:	ldr	x0, [sp, #40]
  402758:	ldr	x1, [x0, #8]
  40275c:	add	x0, sp, #0xf0
  402760:	bl	407560 <sqrt@plt+0x5a00>
  402764:	add	x1, sp, #0xf0
  402768:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40276c:	add	x3, x0, #0x3d8
  402770:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402774:	add	x2, x0, #0x3d8
  402778:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  40277c:	add	x0, x0, #0xe18
  402780:	bl	407cf0 <sqrt@plt+0x6190>
  402784:	mov	w19, #0x0                   	// #0
  402788:	b	402b98 <sqrt@plt+0x1038>
  40278c:	ldr	w0, [sp, #36]
  402790:	ldr	w1, [sp, #440]
  402794:	bl	406c3c <sqrt@plt+0x50dc>
  402798:	mov	x1, x0
  40279c:	ldr	x0, [sp, #40]
  4027a0:	str	x1, [x0, #88]
  4027a4:	ldr	x0, [sp, #40]
  4027a8:	ldr	x0, [x0, #88]
  4027ac:	cmp	x0, #0x0
  4027b0:	b.eq	4027d0 <sqrt@plt+0xc70>  // b.none
  4027b4:	ldr	x0, [sp, #40]
  4027b8:	ldr	x0, [x0, #88]
  4027bc:	str	x0, [sp, #456]
  4027c0:	ldr	x0, [sp, #40]
  4027c4:	ldr	w1, [sp, #440]
  4027c8:	str	w1, [x0, #96]
  4027cc:	b	402930 <sqrt@plt+0xdd0>
  4027d0:	ldrsw	x0, [sp, #440]
  4027d4:	bl	401a60 <malloc@plt>
  4027d8:	mov	x1, x0
  4027dc:	ldr	x0, [sp, #40]
  4027e0:	str	x1, [x0, #80]
  4027e4:	ldr	x0, [sp, #40]
  4027e8:	ldr	x0, [x0, #80]
  4027ec:	str	x0, [sp, #456]
  4027f0:	ldr	x0, [sp, #40]
  4027f4:	ldr	x0, [x0, #80]
  4027f8:	cmp	x0, #0x0
  4027fc:	b.ne	402838 <sqrt@plt+0xcd8>  // b.any
  402800:	ldr	x0, [sp, #40]
  402804:	ldr	x1, [x0, #8]
  402808:	add	x0, sp, #0x100
  40280c:	bl	407560 <sqrt@plt+0x5a00>
  402810:	add	x1, sp, #0x100
  402814:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402818:	add	x3, x0, #0x3d8
  40281c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402820:	add	x2, x0, #0x3d8
  402824:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402828:	add	x0, x0, #0xe30
  40282c:	bl	407cf0 <sqrt@plt+0x6190>
  402830:	mov	w19, #0x0                   	// #0
  402834:	b	402b98 <sqrt@plt+0x1038>
  402838:	ldr	x0, [sp, #40]
  40283c:	ldr	x0, [x0, #80]
  402840:	str	x0, [sp, #448]
  402844:	ldr	w0, [sp, #440]
  402848:	str	w0, [sp, #444]
  40284c:	ldr	w0, [sp, #444]
  402850:	cmp	w0, #0x0
  402854:	b.le	402930 <sqrt@plt+0xdd0>
  402858:	ldr	w0, [sp, #36]
  40285c:	ldrsw	x1, [sp, #444]
  402860:	mov	x2, x1
  402864:	ldr	x1, [sp, #448]
  402868:	bl	4018b0 <read@plt>
  40286c:	str	w0, [sp, #436]
  402870:	ldr	w0, [sp, #436]
  402874:	cmp	w0, #0x0
  402878:	b.ne	4028b4 <sqrt@plt+0xd54>  // b.any
  40287c:	ldr	x0, [sp, #40]
  402880:	ldr	x1, [x0, #8]
  402884:	add	x0, sp, #0x110
  402888:	bl	407560 <sqrt@plt+0x5a00>
  40288c:	add	x1, sp, #0x110
  402890:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402894:	add	x3, x0, #0x3d8
  402898:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40289c:	add	x2, x0, #0x3d8
  4028a0:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  4028a4:	add	x0, x0, #0xe50
  4028a8:	bl	407cf0 <sqrt@plt+0x6190>
  4028ac:	mov	w19, #0x0                   	// #0
  4028b0:	b	402b98 <sqrt@plt+0x1038>
  4028b4:	ldr	w0, [sp, #436]
  4028b8:	cmp	w0, #0x0
  4028bc:	b.ge	40290c <sqrt@plt+0xdac>  // b.tcont
  4028c0:	ldr	x0, [sp, #40]
  4028c4:	ldr	x1, [x0, #8]
  4028c8:	add	x0, sp, #0x120
  4028cc:	bl	407560 <sqrt@plt+0x5a00>
  4028d0:	bl	4019d0 <__errno_location@plt>
  4028d4:	ldr	w0, [x0]
  4028d8:	bl	4018c0 <strerror@plt>
  4028dc:	mov	x1, x0
  4028e0:	add	x0, sp, #0x130
  4028e4:	bl	407560 <sqrt@plt+0x5a00>
  4028e8:	add	x2, sp, #0x130
  4028ec:	add	x1, sp, #0x120
  4028f0:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4028f4:	add	x3, x0, #0x3d8
  4028f8:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  4028fc:	add	x0, x0, #0xe68
  402900:	bl	407cf0 <sqrt@plt+0x6190>
  402904:	mov	w19, #0x0                   	// #0
  402908:	b	402b98 <sqrt@plt+0x1038>
  40290c:	ldr	w1, [sp, #444]
  402910:	ldr	w0, [sp, #436]
  402914:	sub	w0, w1, w0
  402918:	str	w0, [sp, #444]
  40291c:	ldrsw	x0, [sp, #436]
  402920:	ldr	x1, [sp, #448]
  402924:	add	x0, x1, x0
  402928:	str	x0, [sp, #448]
  40292c:	b	40284c <sqrt@plt+0xcec>
  402930:	ldr	x0, [sp, #40]
  402934:	add	x0, x0, #0x28
  402938:	ldr	x1, [sp, #456]
  40293c:	ldp	x2, x3, [x1]
  402940:	stp	x2, x3, [x0]
  402944:	ldp	x2, x3, [x1, #16]
  402948:	stp	x2, x3, [x0, #16]
  40294c:	ldr	w1, [x1, #32]
  402950:	str	w1, [x0, #32]
  402954:	ldr	x0, [sp, #40]
  402958:	ldr	w1, [x0, #40]
  40295c:	mov	w0, #0x1964                	// #6500
  402960:	movk	w0, #0x2302, lsl #16
  402964:	cmp	w1, w0
  402968:	b.eq	4029a4 <sqrt@plt+0xe44>  // b.none
  40296c:	ldr	x0, [sp, #40]
  402970:	ldr	x1, [x0, #8]
  402974:	add	x0, sp, #0x140
  402978:	bl	407560 <sqrt@plt+0x5a00>
  40297c:	add	x1, sp, #0x140
  402980:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402984:	add	x3, x0, #0x3d8
  402988:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40298c:	add	x2, x0, #0x3d8
  402990:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402994:	add	x0, x0, #0xe80
  402998:	bl	407cf0 <sqrt@plt+0x6190>
  40299c:	mov	w19, #0x0                   	// #0
  4029a0:	b	402b98 <sqrt@plt+0x1038>
  4029a4:	ldr	x0, [sp, #40]
  4029a8:	ldr	w0, [x0, #44]
  4029ac:	cmp	w0, #0x1
  4029b0:	b.eq	402a0c <sqrt@plt+0xeac>  // b.none
  4029b4:	ldr	x0, [sp, #40]
  4029b8:	ldr	x1, [x0, #8]
  4029bc:	add	x0, sp, #0x150
  4029c0:	bl	407560 <sqrt@plt+0x5a00>
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	ldr	w1, [x0, #44]
  4029cc:	add	x0, sp, #0x160
  4029d0:	bl	4075c4 <sqrt@plt+0x5a64>
  4029d4:	add	x0, sp, #0x170
  4029d8:	mov	w1, #0x1                   	// #1
  4029dc:	bl	4075c4 <sqrt@plt+0x5a64>
  4029e0:	add	x2, sp, #0x170
  4029e4:	add	x1, sp, #0x160
  4029e8:	add	x0, sp, #0x150
  4029ec:	mov	x3, x2
  4029f0:	mov	x2, x1
  4029f4:	mov	x1, x0
  4029f8:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  4029fc:	add	x0, x0, #0xeb0
  402a00:	bl	407cf0 <sqrt@plt+0x6190>
  402a04:	mov	w19, #0x0                   	// #0
  402a08:	b	402b98 <sqrt@plt+0x1038>
  402a0c:	ldr	x0, [sp, #40]
  402a10:	ldr	w0, [x0, #48]
  402a14:	sxtw	x1, w0
  402a18:	mov	x0, x1
  402a1c:	lsl	x0, x0, #1
  402a20:	add	x1, x0, x1
  402a24:	ldr	x0, [sp, #40]
  402a28:	ldr	w0, [x0, #56]
  402a2c:	sxtw	x0, w0
  402a30:	add	x1, x1, x0
  402a34:	ldr	x0, [sp, #40]
  402a38:	ldr	w0, [x0, #52]
  402a3c:	sxtw	x0, w0
  402a40:	add	x0, x1, x0
  402a44:	lsl	w0, w0, #2
  402a48:	ldr	x1, [sp, #40]
  402a4c:	ldr	w1, [x1, #60]
  402a50:	add	w0, w0, w1
  402a54:	add	w0, w0, #0x24
  402a58:	str	w0, [sp, #432]
  402a5c:	ldr	w1, [sp, #432]
  402a60:	ldr	w0, [sp, #440]
  402a64:	cmp	w1, w0
  402a68:	b.eq	402ac0 <sqrt@plt+0xf60>  // b.none
  402a6c:	ldr	x0, [sp, #40]
  402a70:	ldr	x1, [x0, #8]
  402a74:	add	x0, sp, #0x180
  402a78:	bl	407560 <sqrt@plt+0x5a00>
  402a7c:	add	x0, sp, #0x190
  402a80:	ldr	w1, [sp, #440]
  402a84:	bl	4075c4 <sqrt@plt+0x5a64>
  402a88:	add	x0, sp, #0x1a0
  402a8c:	ldr	w1, [sp, #432]
  402a90:	bl	4075c4 <sqrt@plt+0x5a64>
  402a94:	add	x2, sp, #0x1a0
  402a98:	add	x1, sp, #0x190
  402a9c:	add	x0, sp, #0x180
  402aa0:	mov	x3, x2
  402aa4:	mov	x2, x1
  402aa8:	mov	x1, x0
  402aac:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402ab0:	add	x0, x0, #0xee8
  402ab4:	bl	407cf0 <sqrt@plt+0x6190>
  402ab8:	mov	w19, #0x0                   	// #0
  402abc:	b	402b98 <sqrt@plt+0x1038>
  402ac0:	ldr	x0, [sp, #456]
  402ac4:	add	x1, x0, #0x24
  402ac8:	ldr	x0, [sp, #40]
  402acc:	str	x1, [x0, #104]
  402ad0:	ldr	x0, [sp, #40]
  402ad4:	ldr	x2, [x0, #104]
  402ad8:	ldr	x0, [sp, #40]
  402adc:	ldr	w0, [x0, #48]
  402ae0:	sxtw	x1, w0
  402ae4:	mov	x0, x1
  402ae8:	lsl	x0, x0, #1
  402aec:	add	x0, x0, x1
  402af0:	lsl	x0, x0, #2
  402af4:	add	x1, x2, x0
  402af8:	ldr	x0, [sp, #40]
  402afc:	str	x1, [x0, #120]
  402b00:	ldr	x0, [sp, #40]
  402b04:	ldr	x1, [x0, #120]
  402b08:	ldr	x0, [sp, #40]
  402b0c:	ldr	w0, [x0, #56]
  402b10:	sxtw	x0, w0
  402b14:	lsl	x0, x0, #2
  402b18:	add	x1, x1, x0
  402b1c:	ldr	x0, [sp, #40]
  402b20:	str	x1, [x0, #112]
  402b24:	ldr	x0, [sp, #40]
  402b28:	ldr	x1, [x0, #112]
  402b2c:	ldr	x0, [sp, #40]
  402b30:	ldr	w0, [x0, #52]
  402b34:	sxtw	x0, w0
  402b38:	lsl	x0, x0, #2
  402b3c:	add	x1, x1, x0
  402b40:	ldr	x0, [sp, #40]
  402b44:	str	x1, [x0, #128]
  402b48:	ldr	x0, [sp, #40]
  402b4c:	ldr	x0, [x0, #128]
  402b50:	mov	w1, #0x0                   	// #0
  402b54:	bl	401880 <strchr@plt>
  402b58:	add	x0, x0, #0x1
  402b5c:	mov	w1, #0x0                   	// #0
  402b60:	bl	401880 <strchr@plt>
  402b64:	add	x1, x0, #0x1
  402b68:	ldr	x0, [sp, #40]
  402b6c:	str	x1, [x0, #176]
  402b70:	ldr	x0, [sp, #40]
  402b74:	ldr	w0, [x0, #64]
  402b78:	sxtw	x0, w0
  402b7c:	bl	401760 <_Znam@plt>
  402b80:	mov	x1, x0
  402b84:	ldr	x0, [sp, #40]
  402b88:	str	x1, [x0, #136]
  402b8c:	ldr	x0, [sp, #40]
  402b90:	bl	4043fc <sqrt@plt+0x289c>
  402b94:	mov	w19, #0x1                   	// #1
  402b98:	add	x0, sp, #0xb8
  402b9c:	bl	404b44 <sqrt@plt+0x2fe4>
  402ba0:	mov	w0, w19
  402ba4:	b	402bbc <sqrt@plt+0x105c>
  402ba8:	mov	x19, x0
  402bac:	add	x0, sp, #0xb8
  402bb0:	bl	404b44 <sqrt@plt+0x2fe4>
  402bb4:	mov	x0, x19
  402bb8:	bl	401ae0 <_Unwind_Resume@plt>
  402bbc:	ldr	x19, [sp, #16]
  402bc0:	ldp	x29, x30, [sp], #464
  402bc4:	ret
  402bc8:	sub	sp, sp, #0x30
  402bcc:	str	x0, [sp, #8]
  402bd0:	ldr	x0, [sp, #8]
  402bd4:	ldr	x0, [x0, #104]
  402bd8:	cmp	x0, #0x0
  402bdc:	b.ne	402bec <sqrt@plt+0x108c>  // b.any
  402be0:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402be4:	add	x0, x0, #0xf18
  402be8:	b	402e3c <sqrt@plt+0x12dc>
  402bec:	ldr	x0, [sp, #8]
  402bf0:	ldr	x1, [x0, #120]
  402bf4:	ldr	x0, [sp, #8]
  402bf8:	ldr	w0, [x0, #56]
  402bfc:	sxtw	x0, w0
  402c00:	lsl	x0, x0, #2
  402c04:	sub	x0, x0, #0x4
  402c08:	add	x0, x1, x0
  402c0c:	ldr	w0, [x0]
  402c10:	cmp	w0, #0x0
  402c14:	b.lt	402c24 <sqrt@plt+0x10c4>  // b.tstop
  402c18:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402c1c:	add	x0, x0, #0xf28
  402c20:	b	402e3c <sqrt@plt+0x12dc>
  402c24:	str	wzr, [sp, #44]
  402c28:	ldr	x0, [sp, #8]
  402c2c:	ldr	w0, [x0, #52]
  402c30:	ldr	w1, [sp, #44]
  402c34:	cmp	w1, w0
  402c38:	b.ge	402d2c <sqrt@plt+0x11cc>  // b.tcont
  402c3c:	ldr	x0, [sp, #8]
  402c40:	ldr	x1, [x0, #112]
  402c44:	ldrsw	x0, [sp, #44]
  402c48:	lsl	x0, x0, #2
  402c4c:	add	x0, x1, x0
  402c50:	ldr	w0, [x0]
  402c54:	str	w0, [sp, #28]
  402c58:	ldr	x0, [sp, #8]
  402c5c:	ldr	w0, [x0, #56]
  402c60:	ldr	w1, [sp, #28]
  402c64:	cmp	w1, w0
  402c68:	b.lt	402c78 <sqrt@plt+0x1118>  // b.tstop
  402c6c:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402c70:	add	x0, x0, #0xf48
  402c74:	b	402e3c <sqrt@plt+0x12dc>
  402c78:	ldr	w0, [sp, #28]
  402c7c:	cmp	w0, #0x0
  402c80:	b.lt	402d1c <sqrt@plt+0x11bc>  // b.tstop
  402c84:	ldr	x0, [sp, #8]
  402c88:	ldr	x1, [x0, #120]
  402c8c:	ldrsw	x0, [sp, #28]
  402c90:	lsl	x0, x0, #2
  402c94:	add	x0, x1, x0
  402c98:	str	x0, [sp, #32]
  402c9c:	ldr	x0, [sp, #32]
  402ca0:	ldr	w0, [x0]
  402ca4:	cmp	w0, #0x0
  402ca8:	b.lt	402d1c <sqrt@plt+0x11bc>  // b.tstop
  402cac:	ldr	x0, [sp, #32]
  402cb0:	ldr	w1, [x0]
  402cb4:	ldr	x0, [sp, #8]
  402cb8:	ldr	w0, [x0, #48]
  402cbc:	cmp	w1, w0
  402cc0:	b.lt	402cd0 <sqrt@plt+0x1170>  // b.tstop
  402cc4:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402cc8:	add	x0, x0, #0xf58
  402ccc:	b	402e3c <sqrt@plt+0x12dc>
  402cd0:	ldr	x0, [sp, #32]
  402cd4:	ldr	w1, [x0]
  402cd8:	ldr	x0, [sp, #32]
  402cdc:	add	x0, x0, #0x4
  402ce0:	ldr	w0, [x0]
  402ce4:	cmp	w1, w0
  402ce8:	b.lt	402d0c <sqrt@plt+0x11ac>  // b.tstop
  402cec:	ldr	x0, [sp, #32]
  402cf0:	add	x0, x0, #0x4
  402cf4:	ldr	w0, [x0]
  402cf8:	cmp	w0, #0x0
  402cfc:	b.lt	402d0c <sqrt@plt+0x11ac>  // b.tstop
  402d00:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402d04:	add	x0, x0, #0xf68
  402d08:	b	402e3c <sqrt@plt+0x12dc>
  402d0c:	ldr	x0, [sp, #32]
  402d10:	add	x0, x0, #0x4
  402d14:	str	x0, [sp, #32]
  402d18:	b	402c9c <sqrt@plt+0x113c>
  402d1c:	ldr	w0, [sp, #44]
  402d20:	add	w0, w0, #0x1
  402d24:	str	w0, [sp, #44]
  402d28:	b	402c28 <sqrt@plt+0x10c8>
  402d2c:	str	wzr, [sp, #44]
  402d30:	ldr	x0, [sp, #8]
  402d34:	ldr	w0, [x0, #48]
  402d38:	ldr	w1, [sp, #44]
  402d3c:	cmp	w1, w0
  402d40:	b.ge	402e04 <sqrt@plt+0x12a4>  // b.tcont
  402d44:	ldr	x0, [sp, #8]
  402d48:	ldr	x2, [x0, #104]
  402d4c:	ldrsw	x1, [sp, #44]
  402d50:	mov	x0, x1
  402d54:	lsl	x0, x0, #1
  402d58:	add	x0, x0, x1
  402d5c:	lsl	x0, x0, #2
  402d60:	add	x0, x2, x0
  402d64:	ldr	w1, [x0]
  402d68:	ldr	x0, [sp, #8]
  402d6c:	ldr	w0, [x0, #60]
  402d70:	cmp	w1, w0
  402d74:	b.lt	402d84 <sqrt@plt+0x1224>  // b.tstop
  402d78:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402d7c:	add	x0, x0, #0xf80
  402d80:	b	402e3c <sqrt@plt+0x12dc>
  402d84:	ldr	x0, [sp, #8]
  402d88:	ldr	x2, [x0, #104]
  402d8c:	ldrsw	x1, [sp, #44]
  402d90:	mov	x0, x1
  402d94:	lsl	x0, x0, #1
  402d98:	add	x0, x0, x1
  402d9c:	lsl	x0, x0, #2
  402da0:	add	x0, x2, x0
  402da4:	ldr	w0, [x0, #8]
  402da8:	cmp	w0, #0x0
  402dac:	b.ge	402dbc <sqrt@plt+0x125c>  // b.tcont
  402db0:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402db4:	add	x0, x0, #0xf98
  402db8:	b	402e3c <sqrt@plt+0x12dc>
  402dbc:	ldr	x0, [sp, #8]
  402dc0:	ldr	x2, [x0, #104]
  402dc4:	ldrsw	x1, [sp, #44]
  402dc8:	mov	x0, x1
  402dcc:	lsl	x0, x0, #1
  402dd0:	add	x0, x0, x1
  402dd4:	lsl	x0, x0, #2
  402dd8:	add	x0, x2, x0
  402ddc:	ldr	w0, [x0, #4]
  402de0:	cmp	w0, #0x0
  402de4:	b.ge	402df4 <sqrt@plt+0x1294>  // b.tcont
  402de8:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402dec:	add	x0, x0, #0xfb0
  402df0:	b	402e3c <sqrt@plt+0x12dc>
  402df4:	ldr	w0, [sp, #44]
  402df8:	add	w0, w0, #0x1
  402dfc:	str	w0, [sp, #44]
  402e00:	b	402d30 <sqrt@plt+0x11d0>
  402e04:	ldr	x0, [sp, #8]
  402e08:	ldr	x1, [x0, #128]
  402e0c:	ldr	x0, [sp, #8]
  402e10:	ldr	w0, [x0, #60]
  402e14:	sxtw	x0, w0
  402e18:	sub	x0, x0, #0x1
  402e1c:	add	x0, x1, x0
  402e20:	ldrb	w0, [x0]
  402e24:	cmp	w0, #0x0
  402e28:	b.eq	402e38 <sqrt@plt+0x12d8>  // b.none
  402e2c:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402e30:	add	x0, x0, #0xfc8
  402e34:	b	402e3c <sqrt@plt+0x12dc>
  402e38:	mov	x0, #0x0                   	// #0
  402e3c:	add	sp, sp, #0x30
  402e40:	ret
  402e44:	stp	x29, x30, [sp, #-80]!
  402e48:	mov	x29, sp
  402e4c:	str	x0, [sp, #24]
  402e50:	ldr	x0, [sp, #24]
  402e54:	bl	402bc8 <sqrt@plt+0x1068>
  402e58:	str	x0, [sp, #72]
  402e5c:	ldr	x0, [sp, #72]
  402e60:	cmp	x0, #0x0
  402e64:	b.ne	402e70 <sqrt@plt+0x1310>  // b.any
  402e68:	mov	w0, #0x1                   	// #1
  402e6c:	b	402eac <sqrt@plt+0x134c>
  402e70:	ldr	x0, [sp, #24]
  402e74:	ldr	x1, [x0, #8]
  402e78:	add	x0, sp, #0x28
  402e7c:	bl	407560 <sqrt@plt+0x5a00>
  402e80:	add	x0, sp, #0x38
  402e84:	ldr	x1, [sp, #72]
  402e88:	bl	407560 <sqrt@plt+0x5a00>
  402e8c:	add	x2, sp, #0x38
  402e90:	add	x1, sp, #0x28
  402e94:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  402e98:	add	x3, x0, #0x3d8
  402e9c:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402ea0:	add	x0, x0, #0xfe8
  402ea4:	bl	407cf0 <sqrt@plt+0x6190>
  402ea8:	mov	w0, #0x0                   	// #0
  402eac:	ldp	x29, x30, [sp], #80
  402eb0:	ret
  402eb4:	sub	sp, sp, #0x10
  402eb8:	str	x0, [sp, #8]
  402ebc:	ldr	x0, [sp, #8]
  402ec0:	ldr	w1, [x0, #16]
  402ec4:	ldr	x0, [sp, #8]
  402ec8:	ldr	w0, [x0, #60]
  402ecc:	add	w0, w1, w0
  402ed0:	add	w0, w0, #0x1
  402ed4:	add	sp, sp, #0x10
  402ed8:	ret
  402edc:	stp	x29, x30, [sp, #-48]!
  402ee0:	mov	x29, sp
  402ee4:	stp	x19, x20, [sp, #16]
  402ee8:	str	x0, [sp, #40]
  402eec:	str	x1, [sp, #32]
  402ef0:	mov	x0, #0x70                  	// #112
  402ef4:	bl	409934 <_Znwm@@Base>
  402ef8:	mov	x19, x0
  402efc:	ldr	x2, [sp, #32]
  402f00:	ldr	x1, [sp, #40]
  402f04:	mov	x0, x19
  402f08:	bl	4030d0 <sqrt@plt+0x1570>
  402f0c:	mov	x0, x19
  402f10:	b	402f2c <sqrt@plt+0x13cc>
  402f14:	mov	x20, x0
  402f18:	mov	x1, #0x70                  	// #112
  402f1c:	mov	x0, x19
  402f20:	bl	4099f0 <_ZdlPvm@@Base>
  402f24:	mov	x0, x20
  402f28:	bl	401ae0 <_Unwind_Resume@plt>
  402f2c:	ldp	x19, x20, [sp, #16]
  402f30:	ldp	x29, x30, [sp], #48
  402f34:	ret
  402f38:	stp	x29, x30, [sp, #-80]!
  402f3c:	mov	x29, sp
  402f40:	stp	x19, x20, [sp, #16]
  402f44:	str	x0, [sp, #40]
  402f48:	str	w1, [sp, #36]
  402f4c:	ldr	x0, [sp, #40]
  402f50:	bl	4017d0 <strlen@plt>
  402f54:	add	x0, x0, #0x3
  402f58:	bl	401760 <_Znam@plt>
  402f5c:	str	x0, [sp, #72]
  402f60:	ldr	x1, [sp, #40]
  402f64:	ldr	x0, [sp, #72]
  402f68:	bl	4018d0 <strcpy@plt>
  402f6c:	ldr	x0, [sp, #72]
  402f70:	bl	4017d0 <strlen@plt>
  402f74:	mov	x1, x0
  402f78:	ldr	x0, [sp, #72]
  402f7c:	add	x2, x0, x1
  402f80:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  402f84:	add	x1, x0, #0xff8
  402f88:	mov	x0, x2
  402f8c:	ldrh	w2, [x1]
  402f90:	strh	w2, [x0]
  402f94:	ldrb	w1, [x1, #2]
  402f98:	strb	w1, [x0, #2]
  402f9c:	mov	w1, #0x0                   	// #0
  402fa0:	ldr	x0, [sp, #72]
  402fa4:	bl	401810 <open@plt>
  402fa8:	str	w0, [sp, #68]
  402fac:	ldr	w0, [sp, #68]
  402fb0:	cmp	w0, #0x0
  402fb4:	b.ge	402fc0 <sqrt@plt+0x1460>  // b.tcont
  402fb8:	mov	x0, #0x0                   	// #0
  402fbc:	b	4030c4 <sqrt@plt+0x1564>
  402fc0:	mov	x0, #0xc0                  	// #192
  402fc4:	bl	409934 <_Znwm@@Base>
  402fc8:	mov	x19, x0
  402fcc:	ldr	w2, [sp, #36]
  402fd0:	ldr	x1, [sp, #72]
  402fd4:	mov	x0, x19
  402fd8:	bl	4023dc <sqrt@plt+0x87c>
  402fdc:	str	x19, [sp, #56]
  402fe0:	ldr	x0, [sp, #72]
  402fe4:	cmp	x0, #0x0
  402fe8:	b.eq	402ff4 <sqrt@plt+0x1494>  // b.none
  402fec:	ldr	x0, [sp, #72]
  402ff0:	bl	4019c0 <_ZdaPv@plt>
  402ff4:	ldr	w1, [sp, #68]
  402ff8:	ldr	x0, [sp, #56]
  402ffc:	bl	40265c <sqrt@plt+0xafc>
  403000:	cmp	w0, #0x0
  403004:	cset	w0, eq  // eq = none
  403008:	and	w0, w0, #0xff
  40300c:	cmp	w0, #0x0
  403010:	b.eq	403040 <sqrt@plt+0x14e0>  // b.none
  403014:	ldr	w0, [sp, #68]
  403018:	bl	401a00 <close@plt>
  40301c:	ldr	x0, [sp, #56]
  403020:	cmp	x0, #0x0
  403024:	b.eq	403038 <sqrt@plt+0x14d8>  // b.none
  403028:	ldr	x1, [x0]
  40302c:	add	x1, x1, #0x10
  403030:	ldr	x1, [x1]
  403034:	blr	x1
  403038:	mov	x0, #0x0                   	// #0
  40303c:	b	4030c4 <sqrt@plt+0x1564>
  403040:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  403044:	add	x0, x0, #0x288
  403048:	ldr	w0, [x0]
  40304c:	cmp	w0, #0x0
  403050:	b.eq	40306c <sqrt@plt+0x150c>  // b.none
  403054:	ldr	x0, [sp, #56]
  403058:	bl	402e44 <sqrt@plt+0x12e4>
  40305c:	cmp	w0, #0x0
  403060:	b.ne	40306c <sqrt@plt+0x150c>  // b.any
  403064:	mov	w0, #0x1                   	// #1
  403068:	b	403070 <sqrt@plt+0x1510>
  40306c:	mov	w0, #0x0                   	// #0
  403070:	cmp	w0, #0x0
  403074:	b.eq	40309c <sqrt@plt+0x153c>  // b.none
  403078:	ldr	x0, [sp, #56]
  40307c:	cmp	x0, #0x0
  403080:	b.eq	403094 <sqrt@plt+0x1534>  // b.none
  403084:	ldr	x1, [x0]
  403088:	add	x1, x1, #0x10
  40308c:	ldr	x1, [x1]
  403090:	blr	x1
  403094:	mov	x0, #0x0                   	// #0
  403098:	b	4030c4 <sqrt@plt+0x1564>
  40309c:	ldr	x0, [sp, #56]
  4030a0:	bl	4048cc <sqrt@plt+0x2d6c>
  4030a4:	ldr	x0, [sp, #56]
  4030a8:	b	4030c4 <sqrt@plt+0x1564>
  4030ac:	mov	x20, x0
  4030b0:	mov	x1, #0xc0                  	// #192
  4030b4:	mov	x0, x19
  4030b8:	bl	4099f0 <_ZdlPvm@@Base>
  4030bc:	mov	x0, x20
  4030c0:	bl	401ae0 <_Unwind_Resume@plt>
  4030c4:	ldp	x19, x20, [sp, #16]
  4030c8:	ldp	x29, x30, [sp], #80
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-80]!
  4030d4:	mov	x29, sp
  4030d8:	str	x19, [sp, #16]
  4030dc:	str	x0, [sp, #56]
  4030e0:	str	x1, [sp, #48]
  4030e4:	str	x2, [sp, #40]
  4030e8:	ldr	x0, [sp, #56]
  4030ec:	bl	404b80 <sqrt@plt+0x3020>
  4030f0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4030f4:	add	x1, x0, #0x120
  4030f8:	ldr	x0, [sp, #56]
  4030fc:	str	x1, [x0]
  403100:	ldr	x0, [sp, #56]
  403104:	ldr	x1, [sp, #48]
  403108:	str	x1, [x0, #16]
  40310c:	ldr	x0, [sp, #56]
  403110:	str	xzr, [x0, #24]
  403114:	ldr	x0, [sp, #56]
  403118:	str	xzr, [x0, #32]
  40311c:	ldr	x0, [sp, #56]
  403120:	str	xzr, [x0, #48]
  403124:	ldr	x0, [sp, #56]
  403128:	str	xzr, [x0, #56]
  40312c:	ldr	x0, [sp, #56]
  403130:	str	wzr, [x0, #64]
  403134:	ldr	x0, [sp, #56]
  403138:	add	x19, x0, #0x48
  40313c:	ldr	x0, [sp, #40]
  403140:	bl	4017d0 <strlen@plt>
  403144:	mov	w2, w0
  403148:	ldr	x0, [sp, #48]
  40314c:	ldr	x1, [x0, #176]
  403150:	ldr	x0, [sp, #48]
  403154:	ldr	w0, [x0, #64]
  403158:	mov	w4, w0
  40315c:	mov	x3, x1
  403160:	ldr	x1, [sp, #40]
  403164:	mov	x0, x19
  403168:	bl	405cd0 <sqrt@plt+0x4170>
  40316c:	ldr	x0, [sp, #40]
  403170:	bl	409b50 <_ZdlPvm@@Base+0x160>
  403174:	mov	x1, x0
  403178:	ldr	x0, [sp, #56]
  40317c:	str	x1, [x0, #104]
  403180:	ldr	x0, [sp, #56]
  403184:	ldr	x19, [x0, #16]
  403188:	ldr	x0, [sp, #40]
  40318c:	bl	4017d0 <strlen@plt>
  403190:	mov	w1, w0
  403194:	ldr	x0, [sp, #56]
  403198:	add	x0, x0, #0x30
  40319c:	mov	x3, x0
  4031a0:	mov	w2, w1
  4031a4:	ldr	x1, [sp, #40]
  4031a8:	mov	x0, x19
  4031ac:	bl	40411c <sqrt@plt+0x25bc>
  4031b0:	mov	x1, x0
  4031b4:	ldr	x0, [sp, #56]
  4031b8:	str	x1, [x0, #40]
  4031bc:	ldr	x0, [sp, #56]
  4031c0:	ldr	x0, [x0, #40]
  4031c4:	cmp	x0, #0x0
  4031c8:	b.ne	40323c <sqrt@plt+0x16dc>  // b.any
  4031cc:	ldr	x0, [sp, #56]
  4031d0:	adrp	x1, 41d000 <_Znam@GLIBCXX_3.4>
  4031d4:	add	x1, x1, #0x220
  4031d8:	str	x1, [x0, #40]
  4031dc:	ldr	x0, [sp, #56]
  4031e0:	ldr	x0, [x0, #16]
  4031e4:	ldr	x1, [x0, #8]
  4031e8:	add	x0, sp, #0x40
  4031ec:	bl	407560 <sqrt@plt+0x5a00>
  4031f0:	add	x1, sp, #0x40
  4031f4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4031f8:	add	x3, x0, #0x3d8
  4031fc:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403200:	add	x2, x0, #0x3d8
  403204:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  403208:	add	x0, x0, #0x0
  40320c:	bl	407d2c <sqrt@plt+0x61cc>
  403210:	b	40323c <sqrt@plt+0x16dc>
  403214:	mov	x19, x0
  403218:	ldr	x0, [sp, #56]
  40321c:	add	x0, x0, #0x48
  403220:	bl	405f8c <sqrt@plt+0x442c>
  403224:	b	40322c <sqrt@plt+0x16cc>
  403228:	mov	x19, x0
  40322c:	ldr	x0, [sp, #56]
  403230:	bl	406bf0 <sqrt@plt+0x5090>
  403234:	mov	x0, x19
  403238:	bl	401ae0 <_Unwind_Resume@plt>
  40323c:	nop
  403240:	ldr	x19, [sp, #16]
  403244:	ldp	x29, x30, [sp], #80
  403248:	ret
  40324c:	stp	x29, x30, [sp, #-32]!
  403250:	mov	x29, sp
  403254:	str	x0, [sp, #24]
  403258:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40325c:	add	x1, x0, #0x120
  403260:	ldr	x0, [sp, #24]
  403264:	str	x1, [x0]
  403268:	ldr	x0, [sp, #24]
  40326c:	ldr	x0, [x0, #48]
  403270:	cmp	x0, #0x0
  403274:	b.eq	403284 <sqrt@plt+0x1724>  // b.none
  403278:	ldr	x0, [sp, #24]
  40327c:	ldr	x0, [x0, #48]
  403280:	bl	4019c0 <_ZdaPv@plt>
  403284:	ldr	x0, [sp, #24]
  403288:	ldr	x0, [x0, #56]
  40328c:	cmp	x0, #0x0
  403290:	b.eq	4032a0 <sqrt@plt+0x1740>  // b.none
  403294:	ldr	x0, [sp, #24]
  403298:	ldr	x0, [x0, #56]
  40329c:	bl	4019c0 <_ZdaPv@plt>
  4032a0:	ldr	x0, [sp, #24]
  4032a4:	ldr	x0, [x0, #104]
  4032a8:	cmp	x0, #0x0
  4032ac:	b.eq	4032bc <sqrt@plt+0x175c>  // b.none
  4032b0:	ldr	x0, [sp, #24]
  4032b4:	ldr	x0, [x0, #104]
  4032b8:	bl	4019c0 <_ZdaPv@plt>
  4032bc:	ldr	x0, [sp, #24]
  4032c0:	ldr	x0, [x0, #24]
  4032c4:	cmp	x0, #0x0
  4032c8:	b.eq	4032dc <sqrt@plt+0x177c>  // b.none
  4032cc:	ldr	x1, [x0]
  4032d0:	add	x1, x1, #0x8
  4032d4:	ldr	x1, [x1]
  4032d8:	blr	x1
  4032dc:	ldr	x0, [sp, #24]
  4032e0:	add	x0, x0, #0x48
  4032e4:	bl	405f8c <sqrt@plt+0x442c>
  4032e8:	ldr	x0, [sp, #24]
  4032ec:	bl	406bf0 <sqrt@plt+0x5090>
  4032f0:	nop
  4032f4:	ldp	x29, x30, [sp], #32
  4032f8:	ret
  4032fc:	stp	x29, x30, [sp, #-32]!
  403300:	mov	x29, sp
  403304:	str	x0, [sp, #24]
  403308:	ldr	x0, [sp, #24]
  40330c:	bl	40324c <sqrt@plt+0x16ec>
  403310:	mov	x1, #0x70                  	// #112
  403314:	ldr	x0, [sp, #24]
  403318:	bl	4099f0 <_ZdlPvm@@Base>
  40331c:	ldp	x29, x30, [sp], #32
  403320:	ret
  403324:	stp	x29, x30, [sp, #-80]!
  403328:	mov	x29, sp
  40332c:	str	x0, [sp, #56]
  403330:	str	x1, [sp, #48]
  403334:	str	x2, [sp, #40]
  403338:	str	x3, [sp, #32]
  40333c:	str	x4, [sp, #24]
  403340:	ldr	x0, [sp, #56]
  403344:	ldr	x0, [x0, #40]
  403348:	cmp	x0, #0x0
  40334c:	b.eq	4033e0 <sqrt@plt+0x1880>  // b.none
  403350:	ldr	x0, [sp, #56]
  403354:	ldr	x0, [x0, #40]
  403358:	ldr	w0, [x0]
  40335c:	str	w0, [sp, #76]
  403360:	ldr	w0, [sp, #76]
  403364:	cmn	w0, #0x1
  403368:	b.eq	4033c0 <sqrt@plt+0x1860>  // b.none
  40336c:	ldr	x0, [sp, #56]
  403370:	ldr	x0, [x0, #40]
  403374:	add	x1, x0, #0x4
  403378:	ldr	x0, [sp, #56]
  40337c:	str	x1, [x0, #40]
  403380:	ldr	x0, [sp, #56]
  403384:	add	x0, x0, #0x48
  403388:	ldr	x5, [sp, #24]
  40338c:	ldr	x4, [sp, #32]
  403390:	ldr	x3, [sp, #40]
  403394:	mov	x2, x0
  403398:	ldr	w1, [sp, #76]
  40339c:	ldr	x0, [sp, #56]
  4033a0:	bl	4034dc <sqrt@plt+0x197c>
  4033a4:	cmp	w0, #0x0
  4033a8:	cset	w0, ne  // ne = any
  4033ac:	and	w0, w0, #0xff
  4033b0:	cmp	w0, #0x0
  4033b4:	b.eq	403350 <sqrt@plt+0x17f0>  // b.none
  4033b8:	mov	w0, #0x1                   	// #1
  4033bc:	b	4034d4 <sqrt@plt+0x1974>
  4033c0:	nop
  4033c4:	ldr	x0, [sp, #56]
  4033c8:	str	xzr, [x0, #40]
  4033cc:	ldr	x0, [sp, #56]
  4033d0:	ldr	x0, [x0, #16]
  4033d4:	ldr	x1, [x0, #32]
  4033d8:	ldr	x0, [sp, #56]
  4033dc:	str	x1, [x0, #32]
  4033e0:	ldr	x0, [sp, #56]
  4033e4:	ldr	x0, [x0, #32]
  4033e8:	cmp	x0, #0x0
  4033ec:	b.eq	4034d0 <sqrt@plt+0x1970>  // b.none
  4033f0:	ldr	x0, [sp, #56]
  4033f4:	ldr	x0, [x0, #24]
  4033f8:	cmp	x0, #0x0
  4033fc:	b.ne	403438 <sqrt@plt+0x18d8>  // b.any
  403400:	ldr	x0, [sp, #56]
  403404:	ldr	x3, [x0, #32]
  403408:	ldr	x0, [sp, #56]
  40340c:	ldr	x0, [x0, #32]
  403410:	ldr	x0, [x0]
  403414:	ldr	x2, [x0]
  403418:	ldr	x0, [sp, #56]
  40341c:	ldr	x0, [x0, #104]
  403420:	mov	x1, x0
  403424:	mov	x0, x3
  403428:	blr	x2
  40342c:	mov	x1, x0
  403430:	ldr	x0, [sp, #56]
  403434:	str	x1, [x0, #24]
  403438:	ldr	x0, [sp, #56]
  40343c:	ldr	x6, [x0, #24]
  403440:	ldr	x0, [sp, #56]
  403444:	ldr	x0, [x0, #24]
  403448:	ldr	x0, [x0]
  40344c:	add	x0, x0, #0x10
  403450:	ldr	x5, [x0]
  403454:	ldr	x0, [sp, #56]
  403458:	add	x0, x0, #0x48
  40345c:	ldr	x4, [sp, #24]
  403460:	ldr	x3, [sp, #32]
  403464:	ldr	x2, [sp, #40]
  403468:	mov	x1, x0
  40346c:	mov	x0, x6
  403470:	blr	x5
  403474:	cmp	w0, #0x0
  403478:	cset	w0, ne  // ne = any
  40347c:	and	w0, w0, #0xff
  403480:	cmp	w0, #0x0
  403484:	b.eq	403490 <sqrt@plt+0x1930>  // b.none
  403488:	mov	w0, #0x1                   	// #1
  40348c:	b	4034d4 <sqrt@plt+0x1974>
  403490:	ldr	x0, [sp, #56]
  403494:	ldr	x0, [x0, #24]
  403498:	cmp	x0, #0x0
  40349c:	b.eq	4034b0 <sqrt@plt+0x1950>  // b.none
  4034a0:	ldr	x1, [x0]
  4034a4:	add	x1, x1, #0x8
  4034a8:	ldr	x1, [x1]
  4034ac:	blr	x1
  4034b0:	ldr	x0, [sp, #56]
  4034b4:	str	xzr, [x0, #24]
  4034b8:	ldr	x0, [sp, #56]
  4034bc:	ldr	x0, [x0, #32]
  4034c0:	ldr	x1, [x0, #24]
  4034c4:	ldr	x0, [sp, #56]
  4034c8:	str	x1, [x0, #32]
  4034cc:	b	4033e0 <sqrt@plt+0x1880>
  4034d0:	mov	w0, #0x0                   	// #0
  4034d4:	ldp	x29, x30, [sp], #80
  4034d8:	ret
  4034dc:	stp	x29, x30, [sp, #-432]!
  4034e0:	mov	x29, sp
  4034e4:	str	x0, [sp, #56]
  4034e8:	str	w1, [sp, #52]
  4034ec:	str	x2, [sp, #40]
  4034f0:	str	x3, [sp, #32]
  4034f4:	str	x4, [sp, #24]
  4034f8:	str	x5, [sp, #16]
  4034fc:	ldr	w0, [sp, #52]
  403500:	cmp	w0, #0x0
  403504:	b.lt	403520 <sqrt@plt+0x19c0>  // b.tstop
  403508:	ldr	x0, [sp, #56]
  40350c:	ldr	x0, [x0, #16]
  403510:	ldr	w0, [x0, #48]
  403514:	ldr	w1, [sp, #52]
  403518:	cmp	w1, w0
  40351c:	b.lt	40354c <sqrt@plt+0x19ec>  // b.tstop
  403520:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403524:	add	x3, x0, #0x3d8
  403528:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40352c:	add	x2, x0, #0x3d8
  403530:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403534:	add	x1, x0, #0x3d8
  403538:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40353c:	add	x0, x0, #0x40
  403540:	bl	407cf0 <sqrt@plt+0x6190>
  403544:	mov	w0, #0x0                   	// #0
  403548:	b	403b3c <sqrt@plt+0x1fdc>
  40354c:	ldr	x0, [sp, #56]
  403550:	ldr	x0, [x0, #16]
  403554:	ldr	x2, [x0, #104]
  403558:	ldrsw	x1, [sp, #52]
  40355c:	mov	x0, x1
  403560:	lsl	x0, x0, #1
  403564:	add	x0, x0, x1
  403568:	lsl	x0, x0, #2
  40356c:	add	x0, x2, x0
  403570:	str	x0, [sp, #400]
  403574:	ldr	x0, [sp, #56]
  403578:	ldr	x2, [x0, #16]
  40357c:	ldr	x0, [sp, #56]
  403580:	ldr	x0, [x0, #16]
  403584:	ldr	x1, [x0, #128]
  403588:	ldr	x0, [sp, #400]
  40358c:	ldr	w0, [x0]
  403590:	sxtw	x0, w0
  403594:	add	x0, x1, x0
  403598:	mov	x1, x0
  40359c:	mov	x0, x2
  4035a0:	bl	403b44 <sqrt@plt+0x1fe4>
  4035a4:	str	x0, [sp, #392]
  4035a8:	mov	w1, #0x0                   	// #0
  4035ac:	ldr	x0, [sp, #392]
  4035b0:	bl	401810 <open@plt>
  4035b4:	str	w0, [sp, #388]
  4035b8:	ldr	w0, [sp, #388]
  4035bc:	cmp	w0, #0x0
  4035c0:	b.ge	40360c <sqrt@plt+0x1aac>  // b.tcont
  4035c4:	add	x0, sp, #0xc8
  4035c8:	ldr	x1, [sp, #392]
  4035cc:	bl	407560 <sqrt@plt+0x5a00>
  4035d0:	bl	4019d0 <__errno_location@plt>
  4035d4:	ldr	w0, [x0]
  4035d8:	bl	4018c0 <strerror@plt>
  4035dc:	mov	x1, x0
  4035e0:	add	x0, sp, #0xd8
  4035e4:	bl	407560 <sqrt@plt+0x5a00>
  4035e8:	add	x2, sp, #0xd8
  4035ec:	add	x1, sp, #0xc8
  4035f0:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4035f4:	add	x3, x0, #0x3d8
  4035f8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4035fc:	add	x0, x0, #0x50
  403600:	bl	407cf0 <sqrt@plt+0x6190>
  403604:	mov	w0, #0x0                   	// #0
  403608:	b	403b3c <sqrt@plt+0x1fdc>
  40360c:	add	x0, sp, #0x48
  403610:	mov	x1, x0
  403614:	ldr	w0, [sp, #388]
  403618:	bl	409c38 <_ZdlPvm@@Base+0x248>
  40361c:	lsr	w0, w0, #31
  403620:	and	w0, w0, #0xff
  403624:	cmp	w0, #0x0
  403628:	b.eq	403674 <sqrt@plt+0x1b14>  // b.none
  40362c:	bl	4019d0 <__errno_location@plt>
  403630:	ldr	w0, [x0]
  403634:	bl	4018c0 <strerror@plt>
  403638:	mov	x1, x0
  40363c:	add	x0, sp, #0xe8
  403640:	bl	407560 <sqrt@plt+0x5a00>
  403644:	add	x1, sp, #0xe8
  403648:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40364c:	add	x3, x0, #0x3d8
  403650:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403654:	add	x2, x0, #0x3d8
  403658:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40365c:	add	x0, x0, #0x68
  403660:	bl	407cf0 <sqrt@plt+0x6190>
  403664:	ldr	w0, [sp, #388]
  403668:	bl	401a00 <close@plt>
  40366c:	mov	w0, #0x0                   	// #0
  403670:	b	403b3c <sqrt@plt+0x1fdc>
  403674:	ldr	x0, [sp, #160]
  403678:	str	x0, [sp, #376]
  40367c:	ldr	x0, [sp, #56]
  403680:	ldr	x0, [x0, #16]
  403684:	ldr	x0, [x0, #184]
  403688:	ldr	x1, [sp, #376]
  40368c:	cmp	x1, x0
  403690:	b.le	4036d0 <sqrt@plt+0x1b70>
  403694:	ldr	x0, [sp, #56]
  403698:	ldr	x4, [x0, #16]
  40369c:	ldr	x0, [sp, #56]
  4036a0:	ldr	x0, [x0, #16]
  4036a4:	ldr	w1, [x0, #16]
  4036a8:	ldr	x0, [sp, #400]
  4036ac:	ldr	w0, [x0]
  4036b0:	add	w0, w1, w0
  4036b4:	mov	w3, w0
  4036b8:	ldr	x2, [sp, #392]
  4036bc:	ldr	w1, [sp, #388]
  4036c0:	mov	x0, x4
  4036c4:	bl	4047fc <sqrt@plt+0x2c9c>
  4036c8:	mov	w0, #0x0                   	// #0
  4036cc:	b	403b3c <sqrt@plt+0x1fdc>
  4036d0:	str	wzr, [sp, #428]
  4036d4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4036d8:	add	x1, x0, #0x78
  4036dc:	ldr	w0, [sp, #388]
  4036e0:	bl	401af0 <fdopen@plt>
  4036e4:	str	x0, [sp, #368]
  4036e8:	ldr	x0, [sp, #368]
  4036ec:	cmp	x0, #0x0
  4036f0:	b.ne	403728 <sqrt@plt+0x1bc8>  // b.any
  4036f4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4036f8:	add	x3, x0, #0x3d8
  4036fc:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403700:	add	x2, x0, #0x3d8
  403704:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403708:	add	x1, x0, #0x3d8
  40370c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  403710:	add	x0, x0, #0x80
  403714:	bl	407cf0 <sqrt@plt+0x6190>
  403718:	ldr	w0, [sp, #388]
  40371c:	bl	401a00 <close@plt>
  403720:	mov	w0, #0x0                   	// #0
  403724:	b	403b3c <sqrt@plt+0x1fdc>
  403728:	ldr	x0, [sp, #400]
  40372c:	ldr	w0, [x0, #4]
  403730:	cmp	w0, #0x0
  403734:	b.eq	403764 <sqrt@plt+0x1c04>  // b.none
  403738:	ldr	x0, [sp, #400]
  40373c:	ldr	w0, [x0, #4]
  403740:	sxtw	x0, w0
  403744:	mov	w2, #0x0                   	// #0
  403748:	mov	x1, x0
  40374c:	ldr	x0, [sp, #368]
  403750:	bl	401b40 <fseek@plt>
  403754:	cmp	w0, #0x0
  403758:	b.ge	403764 <sqrt@plt+0x1c04>  // b.tcont
  40375c:	mov	w0, #0x1                   	// #1
  403760:	b	403768 <sqrt@plt+0x1c08>
  403764:	mov	w0, #0x0                   	// #0
  403768:	cmp	w0, #0x0
  40376c:	b.eq	4037b4 <sqrt@plt+0x1c54>  // b.none
  403770:	add	x0, sp, #0xf8
  403774:	ldr	x1, [sp, #392]
  403778:	bl	407560 <sqrt@plt+0x5a00>
  40377c:	bl	4019d0 <__errno_location@plt>
  403780:	ldr	w0, [x0]
  403784:	bl	4018c0 <strerror@plt>
  403788:	mov	x1, x0
  40378c:	add	x0, sp, #0x108
  403790:	bl	407560 <sqrt@plt+0x5a00>
  403794:	add	x2, sp, #0x108
  403798:	add	x1, sp, #0xf8
  40379c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4037a0:	add	x3, x0, #0x3d8
  4037a4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4037a8:	add	x0, x0, #0x90
  4037ac:	bl	407cf0 <sqrt@plt+0x6190>
  4037b0:	b	403b30 <sqrt@plt+0x1fd0>
  4037b4:	ldr	x0, [sp, #400]
  4037b8:	ldr	w0, [x0, #8]
  4037bc:	str	w0, [sp, #424]
  4037c0:	str	wzr, [sp, #420]
  4037c4:	ldr	w0, [sp, #424]
  4037c8:	cmp	w0, #0x0
  4037cc:	b.ne	403898 <sqrt@plt+0x1d38>  // b.any
  4037d0:	ldr	x0, [sp, #368]
  4037d4:	bl	4017f0 <fileno@plt>
  4037d8:	mov	w2, w0
  4037dc:	add	x0, sp, #0x48
  4037e0:	mov	x1, x0
  4037e4:	mov	w0, w2
  4037e8:	bl	409c38 <_ZdlPvm@@Base+0x248>
  4037ec:	lsr	w0, w0, #31
  4037f0:	and	w0, w0, #0xff
  4037f4:	cmp	w0, #0x0
  4037f8:	b.eq	403848 <sqrt@plt+0x1ce8>  // b.none
  4037fc:	add	x0, sp, #0x118
  403800:	ldr	x1, [sp, #392]
  403804:	bl	407560 <sqrt@plt+0x5a00>
  403808:	bl	4019d0 <__errno_location@plt>
  40380c:	ldr	w0, [x0]
  403810:	bl	4018c0 <strerror@plt>
  403814:	mov	x1, x0
  403818:	add	x0, sp, #0x128
  40381c:	bl	407560 <sqrt@plt+0x5a00>
  403820:	add	x2, sp, #0x128
  403824:	add	x1, sp, #0x118
  403828:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40382c:	add	x3, x0, #0x3d8
  403830:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  403834:	add	x0, x0, #0xa8
  403838:	bl	407cf0 <sqrt@plt+0x6190>
  40383c:	mov	w0, #0x1                   	// #1
  403840:	str	w0, [sp, #420]
  403844:	b	403898 <sqrt@plt+0x1d38>
  403848:	ldr	w0, [sp, #88]
  40384c:	and	w0, w0, #0xf000
  403850:	cmp	w0, #0x8, lsl #12
  403854:	b.eq	403890 <sqrt@plt+0x1d30>  // b.none
  403858:	add	x0, sp, #0x138
  40385c:	ldr	x1, [sp, #392]
  403860:	bl	407560 <sqrt@plt+0x5a00>
  403864:	add	x1, sp, #0x138
  403868:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40386c:	add	x3, x0, #0x3d8
  403870:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403874:	add	x2, x0, #0x3d8
  403878:	adrp	x0, 409000 <sqrt@plt+0x74a0>
  40387c:	add	x0, x0, #0xdf8
  403880:	bl	407cf0 <sqrt@plt+0x6190>
  403884:	mov	w0, #0x1                   	// #1
  403888:	str	w0, [sp, #420]
  40388c:	b	403898 <sqrt@plt+0x1d38>
  403890:	ldr	x0, [sp, #120]
  403894:	str	w0, [sp, #424]
  403898:	ldr	w0, [sp, #420]
  40389c:	cmp	w0, #0x0
  4038a0:	b.ne	403b30 <sqrt@plt+0x1fd0>  // b.any
  4038a4:	ldr	w0, [sp, #424]
  4038a8:	add	w1, w0, #0x1
  4038ac:	ldr	x0, [sp, #56]
  4038b0:	ldr	w0, [x0, #64]
  4038b4:	cmp	w1, w0
  4038b8:	b.lt	403904 <sqrt@plt+0x1da4>  // b.tstop
  4038bc:	ldr	x0, [sp, #56]
  4038c0:	ldr	x0, [x0, #56]
  4038c4:	cmp	x0, #0x0
  4038c8:	b.eq	4038d8 <sqrt@plt+0x1d78>  // b.none
  4038cc:	ldr	x0, [sp, #56]
  4038d0:	ldr	x0, [x0, #56]
  4038d4:	bl	4019c0 <_ZdaPv@plt>
  4038d8:	ldr	w0, [sp, #424]
  4038dc:	add	w1, w0, #0x2
  4038e0:	ldr	x0, [sp, #56]
  4038e4:	str	w1, [x0, #64]
  4038e8:	ldr	x0, [sp, #56]
  4038ec:	ldr	w0, [x0, #64]
  4038f0:	sxtw	x0, w0
  4038f4:	bl	401760 <_Znam@plt>
  4038f8:	mov	x1, x0
  4038fc:	ldr	x0, [sp, #56]
  403900:	str	x1, [x0, #56]
  403904:	ldr	x0, [sp, #56]
  403908:	ldr	x0, [x0, #56]
  40390c:	add	x0, x0, #0x1
  403910:	ldrsw	x1, [sp, #424]
  403914:	ldr	x3, [sp, #368]
  403918:	mov	x2, x1
  40391c:	mov	x1, #0x1                   	// #1
  403920:	bl	4017a0 <fread@plt>
  403924:	mov	x1, x0
  403928:	ldrsw	x0, [sp, #424]
  40392c:	cmp	x1, x0
  403930:	cset	w0, ne  // ne = any
  403934:	and	w0, w0, #0xff
  403938:	cmp	w0, #0x0
  40393c:	b.eq	403984 <sqrt@plt+0x1e24>  // b.none
  403940:	add	x0, sp, #0x148
  403944:	ldr	x1, [sp, #392]
  403948:	bl	407560 <sqrt@plt+0x5a00>
  40394c:	bl	4019d0 <__errno_location@plt>
  403950:	ldr	w0, [x0]
  403954:	bl	4018c0 <strerror@plt>
  403958:	mov	x1, x0
  40395c:	add	x0, sp, #0x158
  403960:	bl	407560 <sqrt@plt+0x5a00>
  403964:	add	x2, sp, #0x158
  403968:	add	x1, sp, #0x148
  40396c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  403970:	add	x3, x0, #0x3d8
  403974:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  403978:	add	x0, x0, #0xc0
  40397c:	bl	407cf0 <sqrt@plt+0x6190>
  403980:	b	403b30 <sqrt@plt+0x1fd0>
  403984:	ldr	x0, [sp, #56]
  403988:	ldr	x0, [x0, #56]
  40398c:	mov	w1, #0xa                   	// #10
  403990:	strb	w1, [x0]
  403994:	mov	w0, #0x1                   	// #1
  403998:	str	w0, [sp, #416]
  40399c:	mov	w0, #0x1                   	// #1
  4039a0:	str	w0, [sp, #412]
  4039a4:	ldr	w1, [sp, #424]
  4039a8:	ldr	w0, [sp, #416]
  4039ac:	cmp	w1, w0
  4039b0:	b.lt	403a8c <sqrt@plt+0x1f2c>  // b.tstop
  4039b4:	ldr	x0, [sp, #56]
  4039b8:	ldr	x1, [x0, #56]
  4039bc:	ldrsw	x0, [sp, #416]
  4039c0:	add	x0, x1, x0
  4039c4:	ldrb	w0, [x0]
  4039c8:	cmp	w0, #0xd
  4039cc:	b.ne	403a38 <sqrt@plt+0x1ed8>  // b.any
  4039d0:	ldr	x0, [sp, #56]
  4039d4:	ldr	x1, [x0, #56]
  4039d8:	ldr	w0, [sp, #416]
  4039dc:	add	w0, w0, #0x1
  4039e0:	str	w0, [sp, #416]
  4039e4:	ldrsw	x0, [sp, #416]
  4039e8:	add	x0, x1, x0
  4039ec:	ldrb	w0, [x0]
  4039f0:	cmp	w0, #0xa
  4039f4:	cset	w0, ne  // ne = any
  4039f8:	and	w0, w0, #0xff
  4039fc:	cmp	w0, #0x0
  403a00:	b.eq	403a2c <sqrt@plt+0x1ecc>  // b.none
  403a04:	ldr	x0, [sp, #56]
  403a08:	ldr	x1, [x0, #56]
  403a0c:	ldr	w0, [sp, #412]
  403a10:	add	w2, w0, #0x1
  403a14:	str	w2, [sp, #412]
  403a18:	sxtw	x0, w0
  403a1c:	add	x0, x1, x0
  403a20:	mov	w1, #0xd                   	// #13
  403a24:	strb	w1, [x0]
  403a28:	b	403a38 <sqrt@plt+0x1ed8>
  403a2c:	ldr	w0, [sp, #424]
  403a30:	sub	w0, w0, #0x1
  403a34:	str	w0, [sp, #424]
  403a38:	ldr	w1, [sp, #416]
  403a3c:	ldr	w0, [sp, #412]
  403a40:	cmp	w1, w0
  403a44:	b.eq	403a70 <sqrt@plt+0x1f10>  // b.none
  403a48:	ldr	x0, [sp, #56]
  403a4c:	ldr	x1, [x0, #56]
  403a50:	ldrsw	x0, [sp, #416]
  403a54:	add	x1, x1, x0
  403a58:	ldr	x0, [sp, #56]
  403a5c:	ldr	x2, [x0, #56]
  403a60:	ldrsw	x0, [sp, #412]
  403a64:	add	x0, x2, x0
  403a68:	ldrb	w1, [x1]
  403a6c:	strb	w1, [x0]
  403a70:	ldr	w0, [sp, #416]
  403a74:	add	w0, w0, #0x1
  403a78:	str	w0, [sp, #416]
  403a7c:	ldr	w0, [sp, #412]
  403a80:	add	w0, w0, #0x1
  403a84:	str	w0, [sp, #412]
  403a88:	b	4039a4 <sqrt@plt+0x1e44>
  403a8c:	ldr	x0, [sp, #56]
  403a90:	ldr	x1, [x0, #56]
  403a94:	ldrsw	x0, [sp, #424]
  403a98:	add	x0, x0, #0x1
  403a9c:	add	x0, x1, x0
  403aa0:	mov	w1, #0xa                   	// #10
  403aa4:	strb	w1, [x0]
  403aa8:	ldr	x0, [sp, #56]
  403aac:	ldr	x0, [x0, #56]
  403ab0:	add	x5, x0, #0x1
  403ab4:	ldr	x0, [sp, #56]
  403ab8:	ldr	x1, [x0, #56]
  403abc:	ldrsw	x0, [sp, #424]
  403ac0:	add	x0, x0, #0x2
  403ac4:	add	x0, x1, x0
  403ac8:	ldr	x4, [sp, #24]
  403acc:	ldr	x3, [sp, #32]
  403ad0:	mov	x2, x0
  403ad4:	mov	x1, x5
  403ad8:	ldr	x0, [sp, #40]
  403adc:	bl	406024 <sqrt@plt+0x44c4>
  403ae0:	str	w0, [sp, #428]
  403ae4:	ldr	w0, [sp, #428]
  403ae8:	cmp	w0, #0x0
  403aec:	b.eq	403b30 <sqrt@plt+0x1fd0>  // b.none
  403af0:	ldr	x0, [sp, #16]
  403af4:	cmp	x0, #0x0
  403af8:	b.eq	403b30 <sqrt@plt+0x1fd0>  // b.none
  403afc:	ldr	x0, [sp, #56]
  403b00:	ldr	x0, [x0, #16]
  403b04:	ldr	w1, [x0, #16]
  403b08:	ldr	x0, [sp, #400]
  403b0c:	ldr	w0, [x0]
  403b10:	add	w1, w1, w0
  403b14:	ldr	x0, [sp, #400]
  403b18:	ldr	w2, [x0, #4]
  403b1c:	add	x0, sp, #0x168
  403b20:	bl	404aec <sqrt@plt+0x2f8c>
  403b24:	ldr	x0, [sp, #16]
  403b28:	ldr	x1, [sp, #360]
  403b2c:	str	x1, [x0]
  403b30:	ldr	x0, [sp, #368]
  403b34:	bl	401830 <fclose@plt>
  403b38:	ldr	w0, [sp, #428]
  403b3c:	ldp	x29, x30, [sp], #432
  403b40:	ret
  403b44:	stp	x29, x30, [sp, #-64]!
  403b48:	mov	x29, sp
  403b4c:	str	x19, [sp, #16]
  403b50:	str	x0, [sp, #40]
  403b54:	str	x1, [sp, #32]
  403b58:	ldr	x0, [sp, #32]
  403b5c:	ldrb	w0, [x0]
  403b60:	cmp	w0, #0x2f
  403b64:	b.ne	403b70 <sqrt@plt+0x2010>  // b.any
  403b68:	ldr	x0, [sp, #32]
  403b6c:	b	403c90 <sqrt@plt+0x2130>
  403b70:	ldr	x0, [sp, #40]
  403b74:	ldr	x0, [x0, #128]
  403b78:	str	x0, [sp, #56]
  403b7c:	ldr	x0, [sp, #56]
  403b80:	ldrb	w0, [x0]
  403b84:	cmp	w0, #0x0
  403b88:	b.eq	403bc0 <sqrt@plt+0x2060>  // b.none
  403b8c:	mov	w1, #0x0                   	// #0
  403b90:	ldr	x0, [sp, #56]
  403b94:	bl	401880 <strchr@plt>
  403b98:	sub	x0, x0, #0x1
  403b9c:	ldrb	w0, [x0]
  403ba0:	mov	w1, w0
  403ba4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  403ba8:	add	x0, x0, #0xe0
  403bac:	bl	401880 <strchr@plt>
  403bb0:	cmp	x0, #0x0
  403bb4:	b.ne	403bc0 <sqrt@plt+0x2060>  // b.any
  403bb8:	mov	w0, #0x1                   	// #1
  403bbc:	b	403bc4 <sqrt@plt+0x2064>
  403bc0:	mov	w0, #0x0                   	// #0
  403bc4:	str	w0, [sp, #52]
  403bc8:	ldr	x0, [sp, #56]
  403bcc:	bl	4017d0 <strlen@plt>
  403bd0:	mov	w19, w0
  403bd4:	ldr	x0, [sp, #32]
  403bd8:	bl	4017d0 <strlen@plt>
  403bdc:	add	w1, w19, w0
  403be0:	ldr	w0, [sp, #52]
  403be4:	add	w0, w1, w0
  403be8:	add	w0, w0, #0x1
  403bec:	str	w0, [sp, #48]
  403bf0:	ldr	x0, [sp, #40]
  403bf4:	ldr	w0, [x0, #152]
  403bf8:	ldr	w1, [sp, #48]
  403bfc:	cmp	w1, w0
  403c00:	b.le	403c40 <sqrt@plt+0x20e0>
  403c04:	ldr	x0, [sp, #40]
  403c08:	ldr	x0, [x0, #144]
  403c0c:	cmp	x0, #0x0
  403c10:	b.eq	403c20 <sqrt@plt+0x20c0>  // b.none
  403c14:	ldr	x0, [sp, #40]
  403c18:	ldr	x0, [x0, #144]
  403c1c:	bl	4019c0 <_ZdaPv@plt>
  403c20:	ldr	x0, [sp, #40]
  403c24:	ldr	w1, [sp, #48]
  403c28:	str	w1, [x0, #152]
  403c2c:	ldrsw	x0, [sp, #48]
  403c30:	bl	401760 <_Znam@plt>
  403c34:	mov	x1, x0
  403c38:	ldr	x0, [sp, #40]
  403c3c:	str	x1, [x0, #144]
  403c40:	ldr	x0, [sp, #40]
  403c44:	ldr	x0, [x0, #144]
  403c48:	ldr	x1, [sp, #56]
  403c4c:	bl	4018d0 <strcpy@plt>
  403c50:	ldr	w0, [sp, #52]
  403c54:	cmp	w0, #0x0
  403c58:	b.eq	403c78 <sqrt@plt+0x2118>  // b.none
  403c5c:	ldr	x0, [sp, #40]
  403c60:	ldr	x19, [x0, #144]
  403c64:	mov	x0, x19
  403c68:	bl	4017d0 <strlen@plt>
  403c6c:	add	x0, x19, x0
  403c70:	mov	w1, #0x2f                  	// #47
  403c74:	strh	w1, [x0]
  403c78:	ldr	x0, [sp, #40]
  403c7c:	ldr	x0, [x0, #144]
  403c80:	ldr	x1, [sp, #32]
  403c84:	bl	401b30 <strcat@plt>
  403c88:	ldr	x0, [sp, #40]
  403c8c:	ldr	x0, [x0, #144]
  403c90:	ldr	x19, [sp, #16]
  403c94:	ldp	x29, x30, [sp], #64
  403c98:	ret
  403c9c:	stp	x29, x30, [sp, #-80]!
  403ca0:	mov	x29, sp
  403ca4:	str	x0, [sp, #40]
  403ca8:	str	x1, [sp, #32]
  403cac:	str	x2, [sp, #24]
  403cb0:	ldr	x0, [sp, #32]
  403cb4:	ldr	x0, [x0]
  403cb8:	ldr	x1, [sp, #24]
  403cbc:	cmp	x1, x0
  403cc0:	b.ls	403cf0 <sqrt@plt+0x2190>  // b.plast
  403cc4:	ldr	x0, [sp, #32]
  403cc8:	ldr	x0, [x0]
  403ccc:	ldrb	w0, [x0]
  403cd0:	mov	w1, w0
  403cd4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  403cd8:	add	x0, x0, #0xfc8
  403cdc:	bl	4023b8 <sqrt@plt+0x858>
  403ce0:	cmp	w0, #0x0
  403ce4:	b.ne	403cf0 <sqrt@plt+0x2190>  // b.any
  403ce8:	mov	w0, #0x1                   	// #1
  403cec:	b	403cf4 <sqrt@plt+0x2194>
  403cf0:	mov	w0, #0x0                   	// #0
  403cf4:	cmp	w0, #0x0
  403cf8:	b.eq	403d14 <sqrt@plt+0x21b4>  // b.none
  403cfc:	ldr	x0, [sp, #32]
  403d00:	ldr	x0, [x0]
  403d04:	add	x1, x0, #0x1
  403d08:	ldr	x0, [sp, #32]
  403d0c:	str	x1, [x0]
  403d10:	b	403cb0 <sqrt@plt+0x2150>
  403d14:	ldr	x0, [sp, #32]
  403d18:	ldr	x0, [x0]
  403d1c:	ldr	x1, [sp, #24]
  403d20:	cmp	x1, x0
  403d24:	b.hi	403d30 <sqrt@plt+0x21d0>  // b.pmore
  403d28:	mov	x0, #0x0                   	// #0
  403d2c:	b	40405c <sqrt@plt+0x24fc>
  403d30:	ldr	x0, [sp, #32]
  403d34:	ldr	x0, [x0]
  403d38:	str	x0, [sp, #56]
  403d3c:	ldr	x0, [sp, #32]
  403d40:	ldr	x0, [x0]
  403d44:	ldr	x1, [sp, #24]
  403d48:	cmp	x1, x0
  403d4c:	b.ls	403d7c <sqrt@plt+0x221c>  // b.plast
  403d50:	ldr	x0, [sp, #32]
  403d54:	ldr	x0, [x0]
  403d58:	ldrb	w0, [x0]
  403d5c:	mov	w1, w0
  403d60:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  403d64:	add	x0, x0, #0xfc8
  403d68:	bl	4023b8 <sqrt@plt+0x858>
  403d6c:	cmp	w0, #0x0
  403d70:	b.eq	403d7c <sqrt@plt+0x221c>  // b.none
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	b	403d80 <sqrt@plt+0x2220>
  403d7c:	mov	w0, #0x0                   	// #0
  403d80:	cmp	w0, #0x0
  403d84:	b.eq	403da0 <sqrt@plt+0x2240>  // b.none
  403d88:	ldr	x0, [sp, #32]
  403d8c:	ldr	x0, [x0]
  403d90:	add	x1, x0, #0x1
  403d94:	ldr	x0, [sp, #32]
  403d98:	str	x1, [x0]
  403d9c:	b	403d3c <sqrt@plt+0x21dc>
  403da0:	ldr	x0, [sp, #32]
  403da4:	ldr	x1, [x0]
  403da8:	ldr	x0, [sp, #56]
  403dac:	sub	x0, x1, x0
  403db0:	str	w0, [sp, #76]
  403db4:	ldr	x0, [sp, #40]
  403db8:	ldr	w0, [x0, #68]
  403dbc:	ldr	w1, [sp, #76]
  403dc0:	cmp	w1, w0
  403dc4:	b.ge	403dd0 <sqrt@plt+0x2270>  // b.tcont
  403dc8:	mov	x0, #0x0                   	// #0
  403dcc:	b	40405c <sqrt@plt+0x24fc>
  403dd0:	ldr	x0, [sp, #40]
  403dd4:	ldr	w0, [x0, #64]
  403dd8:	ldr	w1, [sp, #76]
  403ddc:	cmp	w1, w0
  403de0:	b.le	403df0 <sqrt@plt+0x2290>
  403de4:	ldr	x0, [sp, #40]
  403de8:	ldr	w0, [x0, #64]
  403dec:	str	w0, [sp, #76]
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	str	w0, [sp, #72]
  403df8:	str	wzr, [sp, #68]
  403dfc:	ldr	w1, [sp, #68]
  403e00:	ldr	w0, [sp, #76]
  403e04:	cmp	w1, w0
  403e08:	b.ge	403eb8 <sqrt@plt+0x2358>  // b.tcont
  403e0c:	ldrsw	x0, [sp, #68]
  403e10:	ldr	x1, [sp, #56]
  403e14:	add	x0, x1, x0
  403e18:	ldrb	w0, [x0]
  403e1c:	mov	w1, w0
  403e20:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  403e24:	add	x0, x0, #0xbc8
  403e28:	bl	4023b8 <sqrt@plt+0x858>
  403e2c:	cmp	w0, #0x0
  403e30:	cset	w0, ne  // ne = any
  403e34:	and	w0, w0, #0xff
  403e38:	cmp	w0, #0x0
  403e3c:	b.eq	403e68 <sqrt@plt+0x2308>  // b.none
  403e40:	ldrsw	x0, [sp, #68]
  403e44:	ldr	x1, [sp, #56]
  403e48:	add	x1, x1, x0
  403e4c:	ldr	x0, [sp, #40]
  403e50:	ldr	x2, [x0, #136]
  403e54:	ldrsw	x0, [sp, #68]
  403e58:	add	x0, x2, x0
  403e5c:	ldrb	w1, [x1]
  403e60:	strb	w1, [x0]
  403e64:	b	403ea8 <sqrt@plt+0x2348>
  403e68:	ldrsw	x0, [sp, #68]
  403e6c:	ldr	x1, [sp, #56]
  403e70:	add	x0, x1, x0
  403e74:	ldrb	w0, [x0]
  403e78:	mov	w1, w0
  403e7c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  403e80:	add	x0, x0, #0x6b8
  403e84:	bl	404ac8 <sqrt@plt+0x2f68>
  403e88:	mov	w2, w0
  403e8c:	ldr	x0, [sp, #40]
  403e90:	ldr	x1, [x0, #136]
  403e94:	ldrsw	x0, [sp, #68]
  403e98:	add	x0, x1, x0
  403e9c:	and	w1, w2, #0xff
  403ea0:	strb	w1, [x0]
  403ea4:	str	wzr, [sp, #72]
  403ea8:	ldr	w0, [sp, #68]
  403eac:	add	w0, w0, #0x1
  403eb0:	str	w0, [sp, #68]
  403eb4:	b	403dfc <sqrt@plt+0x229c>
  403eb8:	ldr	w0, [sp, #72]
  403ebc:	cmp	w0, #0x0
  403ec0:	b.eq	403efc <sqrt@plt+0x239c>  // b.none
  403ec4:	ldr	w0, [sp, #76]
  403ec8:	cmp	w0, #0x4
  403ecc:	b.ne	403ef4 <sqrt@plt+0x2394>  // b.any
  403ed0:	ldr	x0, [sp, #56]
  403ed4:	ldrb	w0, [x0]
  403ed8:	cmp	w0, #0x31
  403edc:	b.ne	403ef4 <sqrt@plt+0x2394>  // b.any
  403ee0:	ldr	x0, [sp, #56]
  403ee4:	add	x0, x0, #0x1
  403ee8:	ldrb	w0, [x0]
  403eec:	cmp	w0, #0x39
  403ef0:	b.eq	403efc <sqrt@plt+0x239c>  // b.none
  403ef4:	mov	x0, #0x0                   	// #0
  403ef8:	b	40405c <sqrt@plt+0x24fc>
  403efc:	ldr	x0, [sp, #40]
  403f00:	ldr	x0, [x0, #136]
  403f04:	ldr	w1, [sp, #76]
  403f08:	bl	406cc8 <sqrt@plt+0x5168>
  403f0c:	str	w0, [sp, #52]
  403f10:	ldr	x0, [sp, #40]
  403f14:	ldr	x0, [x0, #160]
  403f18:	cmp	x0, #0x0
  403f1c:	b.eq	403ff8 <sqrt@plt+0x2498>  // b.none
  403f20:	ldr	x0, [sp, #40]
  403f24:	ldr	w0, [x0, #168]
  403f28:	mov	w1, w0
  403f2c:	ldr	w0, [sp, #52]
  403f30:	udiv	w2, w0, w1
  403f34:	mul	w1, w2, w1
  403f38:	sub	w0, w0, w1
  403f3c:	str	w0, [sp, #64]
  403f40:	ldr	x0, [sp, #40]
  403f44:	ldr	x1, [x0, #160]
  403f48:	ldrsw	x0, [sp, #64]
  403f4c:	lsl	x0, x0, #3
  403f50:	add	x0, x1, x0
  403f54:	ldr	x0, [x0]
  403f58:	cmp	x0, #0x0
  403f5c:	b.eq	403ff8 <sqrt@plt+0x2498>  // b.none
  403f60:	ldr	x0, [sp, #40]
  403f64:	ldr	x1, [x0, #160]
  403f68:	ldrsw	x0, [sp, #64]
  403f6c:	lsl	x0, x0, #3
  403f70:	add	x0, x1, x0
  403f74:	ldr	x0, [x0]
  403f78:	bl	4017d0 <strlen@plt>
  403f7c:	mov	x1, x0
  403f80:	ldrsw	x0, [sp, #76]
  403f84:	cmp	x1, x0
  403f88:	b.ne	403fd0 <sqrt@plt+0x2470>  // b.any
  403f8c:	ldr	x0, [sp, #40]
  403f90:	ldr	x1, [x0, #160]
  403f94:	ldrsw	x0, [sp, #64]
  403f98:	lsl	x0, x0, #3
  403f9c:	add	x0, x1, x0
  403fa0:	ldr	x3, [x0]
  403fa4:	ldr	x0, [sp, #40]
  403fa8:	ldr	x0, [x0, #136]
  403fac:	ldrsw	x1, [sp, #76]
  403fb0:	mov	x2, x1
  403fb4:	mov	x1, x0
  403fb8:	mov	x0, x3
  403fbc:	bl	401850 <memcmp@plt>
  403fc0:	cmp	w0, #0x0
  403fc4:	b.ne	403fd0 <sqrt@plt+0x2470>  // b.any
  403fc8:	mov	x0, #0x0                   	// #0
  403fcc:	b	40405c <sqrt@plt+0x24fc>
  403fd0:	ldr	w0, [sp, #64]
  403fd4:	cmp	w0, #0x0
  403fd8:	b.ne	403fe8 <sqrt@plt+0x2488>  // b.any
  403fdc:	ldr	x0, [sp, #40]
  403fe0:	ldr	w0, [x0, #168]
  403fe4:	str	w0, [sp, #64]
  403fe8:	ldr	w0, [sp, #64]
  403fec:	sub	w0, w0, #0x1
  403ff0:	str	w0, [sp, #64]
  403ff4:	b	403f40 <sqrt@plt+0x23e0>
  403ff8:	ldr	x0, [sp, #40]
  403ffc:	ldr	x2, [x0, #112]
  404000:	ldr	x0, [sp, #40]
  404004:	ldr	w0, [x0, #52]
  404008:	mov	w1, w0
  40400c:	ldr	w0, [sp, #52]
  404010:	udiv	w3, w0, w1
  404014:	mul	w1, w3, w1
  404018:	sub	w0, w0, w1
  40401c:	sxtw	x0, w0
  404020:	lsl	x0, x0, #2
  404024:	add	x0, x2, x0
  404028:	ldr	w0, [x0]
  40402c:	str	w0, [sp, #48]
  404030:	ldr	w0, [sp, #48]
  404034:	cmp	w0, #0x0
  404038:	b.lt	404054 <sqrt@plt+0x24f4>  // b.tstop
  40403c:	ldr	x0, [sp, #40]
  404040:	ldr	x1, [x0, #120]
  404044:	ldrsw	x0, [sp, #48]
  404048:	lsl	x0, x0, #2
  40404c:	add	x0, x1, x0
  404050:	b	40405c <sqrt@plt+0x24fc>
  404054:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  404058:	add	x0, x0, #0x220
  40405c:	ldp	x29, x30, [sp], #80
  404060:	ret
  404064:	sub	sp, sp, #0x20
  404068:	str	x0, [sp, #24]
  40406c:	str	x1, [sp, #16]
  404070:	str	x2, [sp, #8]
  404074:	ldr	x0, [sp, #16]
  404078:	ldr	w0, [x0]
  40407c:	cmp	w0, #0x0
  404080:	b.lt	4040fc <sqrt@plt+0x259c>  // b.tstop
  404084:	ldr	x0, [sp, #8]
  404088:	ldr	w0, [x0]
  40408c:	cmp	w0, #0x0
  404090:	b.lt	4040bc <sqrt@plt+0x255c>  // b.tstop
  404094:	ldr	x0, [sp, #8]
  404098:	ldr	w1, [x0]
  40409c:	ldr	x0, [sp, #16]
  4040a0:	ldr	w0, [x0]
  4040a4:	cmp	w1, w0
  4040a8:	b.ge	4040bc <sqrt@plt+0x255c>  // b.tcont
  4040ac:	ldr	x0, [sp, #8]
  4040b0:	add	x0, x0, #0x4
  4040b4:	str	x0, [sp, #8]
  4040b8:	b	404084 <sqrt@plt+0x2524>
  4040bc:	ldr	x0, [sp, #8]
  4040c0:	ldr	w1, [x0]
  4040c4:	ldr	x0, [sp, #16]
  4040c8:	ldr	w0, [x0]
  4040cc:	cmp	w1, w0
  4040d0:	b.ne	4040ec <sqrt@plt+0x258c>  // b.any
  4040d4:	ldr	x0, [sp, #24]
  4040d8:	add	x1, x0, #0x4
  4040dc:	str	x1, [sp, #24]
  4040e0:	ldr	x1, [sp, #8]
  4040e4:	ldr	w1, [x1]
  4040e8:	str	w1, [x0]
  4040ec:	ldr	x0, [sp, #16]
  4040f0:	add	x0, x0, #0x4
  4040f4:	str	x0, [sp, #16]
  4040f8:	b	404074 <sqrt@plt+0x2514>
  4040fc:	ldr	x0, [sp, #24]
  404100:	add	x1, x0, #0x4
  404104:	str	x1, [sp, #24]
  404108:	mov	w1, #0xffffffff            	// #-1
  40410c:	str	w1, [x0]
  404110:	nop
  404114:	add	sp, sp, #0x20
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-112]!
  404120:	mov	x29, sp
  404124:	str	x0, [sp, #40]
  404128:	str	x1, [sp, #32]
  40412c:	str	w2, [sp, #28]
  404130:	str	x3, [sp, #16]
  404134:	ldr	x1, [sp, #32]
  404138:	ldrsw	x0, [sp, #28]
  40413c:	add	x0, x1, x0
  404140:	str	x0, [sp, #72]
  404144:	ldr	x0, [sp, #16]
  404148:	ldr	x0, [x0]
  40414c:	cmp	x0, #0x0
  404150:	b.eq	404178 <sqrt@plt+0x2618>  // b.none
  404154:	ldr	x0, [sp, #16]
  404158:	ldr	x0, [x0]
  40415c:	cmp	x0, #0x0
  404160:	b.eq	404170 <sqrt@plt+0x2610>  // b.none
  404164:	ldr	x0, [sp, #16]
  404168:	ldr	x0, [x0]
  40416c:	bl	4019c0 <_ZdaPv@plt>
  404170:	ldr	x0, [sp, #16]
  404174:	str	xzr, [x0]
  404178:	str	xzr, [sp, #104]
  40417c:	ldr	x0, [sp, #32]
  404180:	ldr	x1, [sp, #72]
  404184:	cmp	x1, x0
  404188:	b.ls	4041b8 <sqrt@plt+0x2658>  // b.plast
  40418c:	add	x0, sp, #0x20
  404190:	ldr	x2, [sp, #72]
  404194:	mov	x1, x0
  404198:	ldr	x0, [sp, #40]
  40419c:	bl	403c9c <sqrt@plt+0x213c>
  4041a0:	str	x0, [sp, #104]
  4041a4:	ldr	x0, [sp, #104]
  4041a8:	cmp	x0, #0x0
  4041ac:	b.ne	4041b8 <sqrt@plt+0x2658>  // b.any
  4041b0:	mov	w0, #0x1                   	// #1
  4041b4:	b	4041bc <sqrt@plt+0x265c>
  4041b8:	mov	w0, #0x0                   	// #0
  4041bc:	cmp	w0, #0x0
  4041c0:	b.eq	4041c8 <sqrt@plt+0x2668>  // b.none
  4041c4:	b	40417c <sqrt@plt+0x261c>
  4041c8:	ldr	x0, [sp, #104]
  4041cc:	cmp	x0, #0x0
  4041d0:	b.ne	4041dc <sqrt@plt+0x267c>  // b.any
  4041d4:	mov	x0, #0x0                   	// #0
  4041d8:	b	4043f4 <sqrt@plt+0x2894>
  4041dc:	ldr	x0, [sp, #104]
  4041e0:	ldr	w0, [x0]
  4041e4:	cmp	w0, #0x0
  4041e8:	b.ge	4041f4 <sqrt@plt+0x2694>  // b.tcont
  4041ec:	ldr	x0, [sp, #104]
  4041f0:	b	4043f4 <sqrt@plt+0x2894>
  4041f4:	str	xzr, [sp, #96]
  4041f8:	ldr	x0, [sp, #32]
  4041fc:	ldr	x1, [sp, #72]
  404200:	cmp	x1, x0
  404204:	b.ls	404234 <sqrt@plt+0x26d4>  // b.plast
  404208:	add	x0, sp, #0x20
  40420c:	ldr	x2, [sp, #72]
  404210:	mov	x1, x0
  404214:	ldr	x0, [sp, #40]
  404218:	bl	403c9c <sqrt@plt+0x213c>
  40421c:	str	x0, [sp, #96]
  404220:	ldr	x0, [sp, #96]
  404224:	cmp	x0, #0x0
  404228:	b.ne	404234 <sqrt@plt+0x26d4>  // b.any
  40422c:	mov	w0, #0x1                   	// #1
  404230:	b	404238 <sqrt@plt+0x26d8>
  404234:	mov	w0, #0x0                   	// #0
  404238:	cmp	w0, #0x0
  40423c:	b.eq	404244 <sqrt@plt+0x26e4>  // b.none
  404240:	b	4041f8 <sqrt@plt+0x2698>
  404244:	ldr	x0, [sp, #96]
  404248:	cmp	x0, #0x0
  40424c:	b.ne	404258 <sqrt@plt+0x26f8>  // b.any
  404250:	ldr	x0, [sp, #104]
  404254:	b	4043f4 <sqrt@plt+0x2894>
  404258:	ldr	x0, [sp, #96]
  40425c:	ldr	w0, [x0]
  404260:	cmp	w0, #0x0
  404264:	b.ge	404270 <sqrt@plt+0x2710>  // b.tcont
  404268:	ldr	x0, [sp, #96]
  40426c:	b	4043f4 <sqrt@plt+0x2894>
  404270:	ldr	x0, [sp, #104]
  404274:	str	x0, [sp, #88]
  404278:	ldr	x0, [sp, #88]
  40427c:	ldr	w0, [x0]
  404280:	cmp	w0, #0x0
  404284:	b.lt	404298 <sqrt@plt+0x2738>  // b.tstop
  404288:	ldr	x0, [sp, #88]
  40428c:	add	x0, x0, #0x4
  404290:	str	x0, [sp, #88]
  404294:	b	404278 <sqrt@plt+0x2718>
  404298:	ldr	x1, [sp, #88]
  40429c:	ldr	x0, [sp, #104]
  4042a0:	sub	x0, x1, x0
  4042a4:	asr	x0, x0, #2
  4042a8:	str	w0, [sp, #84]
  4042ac:	ldr	x0, [sp, #96]
  4042b0:	str	x0, [sp, #88]
  4042b4:	ldr	x0, [sp, #88]
  4042b8:	ldr	w0, [x0]
  4042bc:	cmp	w0, #0x0
  4042c0:	b.lt	4042d4 <sqrt@plt+0x2774>  // b.tstop
  4042c4:	ldr	x0, [sp, #88]
  4042c8:	add	x0, x0, #0x4
  4042cc:	str	x0, [sp, #88]
  4042d0:	b	4042b4 <sqrt@plt+0x2754>
  4042d4:	ldr	x1, [sp, #88]
  4042d8:	ldr	x0, [sp, #96]
  4042dc:	sub	x0, x1, x0
  4042e0:	asr	x0, x0, #2
  4042e4:	mov	x1, x0
  4042e8:	ldrsw	x0, [sp, #84]
  4042ec:	cmp	x1, x0
  4042f0:	b.ge	404308 <sqrt@plt+0x27a8>  // b.tcont
  4042f4:	ldr	x1, [sp, #88]
  4042f8:	ldr	x0, [sp, #96]
  4042fc:	sub	x0, x1, x0
  404300:	asr	x0, x0, #2
  404304:	str	w0, [sp, #84]
  404308:	ldr	w0, [sp, #84]
  40430c:	add	w0, w0, #0x1
  404310:	sxtw	x0, w0
  404314:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  404318:	cmp	x0, x1
  40431c:	b.hi	404340 <sqrt@plt+0x27e0>  // b.pmore
  404320:	lsl	x0, x0, #2
  404324:	bl	401760 <_Znam@plt>
  404328:	str	x0, [sp, #64]
  40432c:	ldr	x2, [sp, #96]
  404330:	ldr	x1, [sp, #104]
  404334:	ldr	x0, [sp, #64]
  404338:	bl	404064 <sqrt@plt+0x2504>
  40433c:	b	404344 <sqrt@plt+0x27e4>
  404340:	bl	4019f0 <__cxa_throw_bad_array_new_length@plt>
  404344:	ldr	x0, [sp, #32]
  404348:	ldr	x1, [sp, #72]
  40434c:	cmp	x1, x0
  404350:	b.ls	4043e4 <sqrt@plt+0x2884>  // b.plast
  404354:	add	x0, sp, #0x20
  404358:	ldr	x2, [sp, #72]
  40435c:	mov	x1, x0
  404360:	ldr	x0, [sp, #40]
  404364:	bl	403c9c <sqrt@plt+0x213c>
  404368:	str	x0, [sp, #56]
  40436c:	ldr	x0, [sp, #56]
  404370:	cmp	x0, #0x0
  404374:	b.eq	404344 <sqrt@plt+0x27e4>  // b.none
  404378:	ldr	x0, [sp, #56]
  40437c:	ldr	w0, [x0]
  404380:	cmp	w0, #0x0
  404384:	b.ge	4043a4 <sqrt@plt+0x2844>  // b.tcont
  404388:	ldr	x0, [sp, #64]
  40438c:	cmp	x0, #0x0
  404390:	b.eq	40439c <sqrt@plt+0x283c>  // b.none
  404394:	ldr	x0, [sp, #64]
  404398:	bl	4019c0 <_ZdaPv@plt>
  40439c:	ldr	x0, [sp, #56]
  4043a0:	b	4043f4 <sqrt@plt+0x2894>
  4043a4:	ldr	x2, [sp, #56]
  4043a8:	ldr	x1, [sp, #64]
  4043ac:	ldr	x0, [sp, #64]
  4043b0:	bl	404064 <sqrt@plt+0x2504>
  4043b4:	ldr	x0, [sp, #64]
  4043b8:	ldr	w0, [x0]
  4043bc:	cmp	w0, #0x0
  4043c0:	b.ge	404344 <sqrt@plt+0x27e4>  // b.tcont
  4043c4:	ldr	x0, [sp, #64]
  4043c8:	cmp	x0, #0x0
  4043cc:	b.eq	4043d8 <sqrt@plt+0x2878>  // b.none
  4043d0:	ldr	x0, [sp, #64]
  4043d4:	bl	4019c0 <_ZdaPv@plt>
  4043d8:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4043dc:	add	x0, x0, #0x220
  4043e0:	b	4043f4 <sqrt@plt+0x2894>
  4043e4:	ldr	x0, [sp, #16]
  4043e8:	ldr	x1, [sp, #64]
  4043ec:	str	x1, [x0]
  4043f0:	ldr	x0, [sp, #64]
  4043f4:	ldp	x29, x30, [sp], #112
  4043f8:	ret
  4043fc:	stp	x29, x30, [sp, #-128]!
  404400:	mov	x29, sp
  404404:	str	x19, [sp, #16]
  404408:	str	x0, [sp, #40]
  40440c:	ldr	x0, [sp, #40]
  404410:	ldr	w0, [x0, #72]
  404414:	cmp	w0, #0x0
  404418:	b.le	4047ec <sqrt@plt+0x2c8c>
  40441c:	ldr	x0, [sp, #40]
  404420:	ldr	x0, [x0, #128]
  404424:	mov	w1, #0x0                   	// #0
  404428:	bl	401880 <strchr@plt>
  40442c:	add	x0, x0, #0x1
  404430:	mov	x1, x0
  404434:	ldr	x0, [sp, #40]
  404438:	bl	403b44 <sqrt@plt+0x1fe4>
  40443c:	str	x0, [sp, #96]
  404440:	bl	4019d0 <__errno_location@plt>
  404444:	str	wzr, [x0]
  404448:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40444c:	add	x1, x0, #0x78
  404450:	ldr	x0, [sp, #96]
  404454:	bl	4019e0 <fopen@plt>
  404458:	str	x0, [sp, #88]
  40445c:	ldr	x0, [sp, #88]
  404460:	cmp	x0, #0x0
  404464:	b.ne	4044ac <sqrt@plt+0x294c>  // b.any
  404468:	add	x0, sp, #0x38
  40446c:	ldr	x1, [sp, #96]
  404470:	bl	407560 <sqrt@plt+0x5a00>
  404474:	bl	4019d0 <__errno_location@plt>
  404478:	ldr	w0, [x0]
  40447c:	bl	4018c0 <strerror@plt>
  404480:	mov	x1, x0
  404484:	add	x0, sp, #0x48
  404488:	bl	407560 <sqrt@plt+0x5a00>
  40448c:	add	x2, sp, #0x48
  404490:	add	x1, sp, #0x38
  404494:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  404498:	add	x3, x0, #0x3d8
  40449c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4044a0:	add	x0, x0, #0x50
  4044a4:	bl	407cf0 <sqrt@plt+0x6190>
  4044a8:	b	4047f0 <sqrt@plt+0x2c90>
  4044ac:	ldr	x0, [sp, #40]
  4044b0:	ldr	w0, [x0, #72]
  4044b4:	lsl	w0, w0, #1
  4044b8:	add	w1, w0, #0x1
  4044bc:	ldr	x0, [sp, #40]
  4044c0:	str	w1, [x0, #168]
  4044c4:	ldr	x0, [sp, #40]
  4044c8:	ldr	w0, [x0, #168]
  4044cc:	bl	409a20 <_ZdlPvm@@Base+0x30>
  4044d0:	cmp	w0, #0x0
  4044d4:	cset	w0, eq  // eq = none
  4044d8:	and	w0, w0, #0xff
  4044dc:	cmp	w0, #0x0
  4044e0:	b.eq	4044fc <sqrt@plt+0x299c>  // b.none
  4044e4:	ldr	x0, [sp, #40]
  4044e8:	ldr	w0, [x0, #168]
  4044ec:	add	w1, w0, #0x1
  4044f0:	ldr	x0, [sp, #40]
  4044f4:	str	w1, [x0, #168]
  4044f8:	b	4044c4 <sqrt@plt+0x2964>
  4044fc:	ldr	x0, [sp, #40]
  404500:	ldr	w0, [x0, #168]
  404504:	sxtw	x0, w0
  404508:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  40450c:	cmp	x0, x1
  404510:	b.hi	404530 <sqrt@plt+0x29d0>  // b.pmore
  404514:	lsl	x0, x0, #3
  404518:	bl	401760 <_Znam@plt>
  40451c:	mov	x1, x0
  404520:	ldr	x0, [sp, #40]
  404524:	str	x1, [x0, #160]
  404528:	str	wzr, [sp, #124]
  40452c:	b	404534 <sqrt@plt+0x29d4>
  404530:	bl	4019f0 <__cxa_throw_bad_array_new_length@plt>
  404534:	ldr	x0, [sp, #40]
  404538:	ldr	w0, [x0, #168]
  40453c:	ldr	w1, [sp, #124]
  404540:	cmp	w1, w0
  404544:	b.ge	404570 <sqrt@plt+0x2a10>  // b.tcont
  404548:	ldr	x0, [sp, #40]
  40454c:	ldr	x1, [x0, #160]
  404550:	ldrsw	x0, [sp, #124]
  404554:	lsl	x0, x0, #3
  404558:	add	x0, x1, x0
  40455c:	str	xzr, [x0]
  404560:	ldr	w0, [sp, #124]
  404564:	add	w0, w0, #0x1
  404568:	str	w0, [sp, #124]
  40456c:	b	404534 <sqrt@plt+0x29d4>
  404570:	str	wzr, [sp, #120]
  404574:	str	wzr, [sp, #116]
  404578:	ldr	x0, [sp, #88]
  40457c:	bl	401930 <getc@plt>
  404580:	str	w0, [sp, #112]
  404584:	ldr	w0, [sp, #112]
  404588:	cmn	w0, #0x1
  40458c:	b.eq	4045b8 <sqrt@plt+0x2a58>  // b.none
  404590:	ldr	w0, [sp, #112]
  404594:	and	w0, w0, #0xff
  404598:	mov	w1, w0
  40459c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4045a0:	add	x0, x0, #0xfc8
  4045a4:	bl	4023b8 <sqrt@plt+0x858>
  4045a8:	cmp	w0, #0x0
  4045ac:	b.ne	4045b8 <sqrt@plt+0x2a58>  // b.any
  4045b0:	mov	w0, #0x1                   	// #1
  4045b4:	b	4045bc <sqrt@plt+0x2a5c>
  4045b8:	mov	w0, #0x0                   	// #0
  4045bc:	cmp	w0, #0x0
  4045c0:	b.eq	4045d4 <sqrt@plt+0x2a74>  // b.none
  4045c4:	ldr	x0, [sp, #88]
  4045c8:	bl	401930 <getc@plt>
  4045cc:	str	w0, [sp, #112]
  4045d0:	b	404584 <sqrt@plt+0x2a24>
  4045d4:	ldr	w0, [sp, #112]
  4045d8:	cmn	w0, #0x1
  4045dc:	b.eq	4047cc <sqrt@plt+0x2c6c>  // b.none
  4045e0:	ldr	x0, [sp, #40]
  4045e4:	ldr	w0, [x0, #64]
  4045e8:	ldr	w1, [sp, #116]
  4045ec:	cmp	w1, w0
  4045f0:	b.ge	404634 <sqrt@plt+0x2ad4>  // b.tcont
  4045f4:	ldr	w0, [sp, #112]
  4045f8:	and	w0, w0, #0xff
  4045fc:	mov	w1, w0
  404600:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404604:	add	x0, x0, #0x6b8
  404608:	bl	404ac8 <sqrt@plt+0x2f68>
  40460c:	mov	w3, w0
  404610:	ldr	x0, [sp, #40]
  404614:	ldr	x1, [x0, #136]
  404618:	ldr	w0, [sp, #116]
  40461c:	add	w2, w0, #0x1
  404620:	str	w2, [sp, #116]
  404624:	sxtw	x0, w0
  404628:	add	x0, x1, x0
  40462c:	and	w1, w3, #0xff
  404630:	strb	w1, [x0]
  404634:	ldr	x0, [sp, #88]
  404638:	bl	401930 <getc@plt>
  40463c:	str	w0, [sp, #112]
  404640:	ldr	w0, [sp, #112]
  404644:	cmn	w0, #0x1
  404648:	b.eq	404674 <sqrt@plt+0x2b14>  // b.none
  40464c:	ldr	w0, [sp, #112]
  404650:	and	w0, w0, #0xff
  404654:	mov	w1, w0
  404658:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  40465c:	add	x0, x0, #0xfc8
  404660:	bl	4023b8 <sqrt@plt+0x858>
  404664:	cmp	w0, #0x0
  404668:	b.eq	404674 <sqrt@plt+0x2b14>  // b.none
  40466c:	mov	w0, #0x1                   	// #1
  404670:	b	404678 <sqrt@plt+0x2b18>
  404674:	mov	w0, #0x0                   	// #0
  404678:	cmp	w0, #0x0
  40467c:	b.eq	404684 <sqrt@plt+0x2b24>  // b.none
  404680:	b	4045e0 <sqrt@plt+0x2a80>
  404684:	ldr	x0, [sp, #40]
  404688:	ldr	w0, [x0, #68]
  40468c:	ldr	w1, [sp, #116]
  404690:	cmp	w1, w0
  404694:	b.lt	40478c <sqrt@plt+0x2c2c>  // b.tstop
  404698:	ldr	x0, [sp, #40]
  40469c:	ldr	x0, [x0, #136]
  4046a0:	ldr	w1, [sp, #116]
  4046a4:	bl	406cc8 <sqrt@plt+0x5168>
  4046a8:	ldr	x1, [sp, #40]
  4046ac:	ldr	w1, [x1, #168]
  4046b0:	udiv	w2, w0, w1
  4046b4:	mul	w1, w2, w1
  4046b8:	sub	w0, w0, w1
  4046bc:	str	w0, [sp, #108]
  4046c0:	ldr	x0, [sp, #40]
  4046c4:	ldr	x1, [x0, #160]
  4046c8:	ldrsw	x0, [sp, #108]
  4046cc:	lsl	x0, x0, #3
  4046d0:	add	x0, x1, x0
  4046d4:	ldr	x0, [x0]
  4046d8:	cmp	x0, #0x0
  4046dc:	b.eq	404708 <sqrt@plt+0x2ba8>  // b.none
  4046e0:	ldr	w0, [sp, #108]
  4046e4:	cmp	w0, #0x0
  4046e8:	b.ne	4046f8 <sqrt@plt+0x2b98>  // b.any
  4046ec:	ldr	x0, [sp, #40]
  4046f0:	ldr	w0, [x0, #168]
  4046f4:	str	w0, [sp, #108]
  4046f8:	ldr	w0, [sp, #108]
  4046fc:	sub	w0, w0, #0x1
  404700:	str	w0, [sp, #108]
  404704:	b	4046c0 <sqrt@plt+0x2b60>
  404708:	ldr	w0, [sp, #116]
  40470c:	add	w0, w0, #0x1
  404710:	sxtw	x2, w0
  404714:	ldr	x0, [sp, #40]
  404718:	ldr	x1, [x0, #160]
  40471c:	ldrsw	x0, [sp, #108]
  404720:	lsl	x0, x0, #3
  404724:	add	x19, x1, x0
  404728:	mov	x0, x2
  40472c:	bl	401760 <_Znam@plt>
  404730:	str	x0, [x19]
  404734:	ldr	x0, [sp, #40]
  404738:	ldr	x1, [x0, #160]
  40473c:	ldrsw	x0, [sp, #108]
  404740:	lsl	x0, x0, #3
  404744:	add	x0, x1, x0
  404748:	ldr	x3, [x0]
  40474c:	ldr	x0, [sp, #40]
  404750:	ldr	x0, [x0, #136]
  404754:	ldrsw	x1, [sp, #116]
  404758:	mov	x2, x1
  40475c:	mov	x1, x0
  404760:	mov	x0, x3
  404764:	bl	401790 <memcpy@plt>
  404768:	ldr	x0, [sp, #40]
  40476c:	ldr	x1, [x0, #160]
  404770:	ldrsw	x0, [sp, #108]
  404774:	lsl	x0, x0, #3
  404778:	add	x0, x1, x0
  40477c:	ldr	x1, [x0]
  404780:	ldrsw	x0, [sp, #116]
  404784:	add	x0, x1, x0
  404788:	strb	wzr, [x0]
  40478c:	ldr	w0, [sp, #120]
  404790:	add	w0, w0, #0x1
  404794:	str	w0, [sp, #120]
  404798:	ldr	x0, [sp, #40]
  40479c:	ldr	w0, [x0, #72]
  4047a0:	ldr	w1, [sp, #120]
  4047a4:	cmp	w1, w0
  4047a8:	cset	w0, ge  // ge = tcont
  4047ac:	and	w0, w0, #0xff
  4047b0:	cmp	w0, #0x0
  4047b4:	b.ne	4047d4 <sqrt@plt+0x2c74>  // b.any
  4047b8:	str	wzr, [sp, #116]
  4047bc:	ldr	w0, [sp, #112]
  4047c0:	cmn	w0, #0x1
  4047c4:	b.eq	4047dc <sqrt@plt+0x2c7c>  // b.none
  4047c8:	b	404578 <sqrt@plt+0x2a18>
  4047cc:	nop
  4047d0:	b	4047e0 <sqrt@plt+0x2c80>
  4047d4:	nop
  4047d8:	b	4047e0 <sqrt@plt+0x2c80>
  4047dc:	nop
  4047e0:	ldr	x0, [sp, #88]
  4047e4:	bl	401830 <fclose@plt>
  4047e8:	b	4047f0 <sqrt@plt+0x2c90>
  4047ec:	nop
  4047f0:	ldr	x19, [sp, #16]
  4047f4:	ldp	x29, x30, [sp], #128
  4047f8:	ret
  4047fc:	stp	x29, x30, [sp, #-96]!
  404800:	mov	x29, sp
  404804:	str	x0, [sp, #40]
  404808:	str	w1, [sp, #36]
  40480c:	str	x2, [sp, #24]
  404810:	str	w3, [sp, #32]
  404814:	ldr	x0, [sp, #40]
  404818:	add	x0, x0, #0x20
  40481c:	str	x0, [sp, #88]
  404820:	ldr	x0, [sp, #88]
  404824:	ldr	x0, [x0]
  404828:	cmp	x0, #0x0
  40482c:	b.eq	404868 <sqrt@plt+0x2d08>  // b.none
  404830:	ldr	x0, [sp, #88]
  404834:	ldr	x0, [x0]
  404838:	ldr	x1, [sp, #24]
  40483c:	bl	406ba0 <sqrt@plt+0x5040>
  404840:	cmp	w0, #0x0
  404844:	cset	w0, ne  // ne = any
  404848:	and	w0, w0, #0xff
  40484c:	cmp	w0, #0x0
  404850:	b.ne	4048c0 <sqrt@plt+0x2d60>  // b.any
  404854:	ldr	x0, [sp, #88]
  404858:	ldr	x0, [x0]
  40485c:	add	x0, x0, #0x18
  404860:	str	x0, [sp, #88]
  404864:	b	404820 <sqrt@plt+0x2cc0>
  404868:	ldr	w2, [sp, #32]
  40486c:	ldr	x1, [sp, #24]
  404870:	ldr	w0, [sp, #36]
  404874:	bl	406220 <sqrt@plt+0x46c0>
  404878:	mov	x1, x0
  40487c:	ldr	x0, [sp, #88]
  404880:	str	x1, [x0]
  404884:	add	x0, sp, #0x38
  404888:	ldr	x1, [sp, #24]
  40488c:	bl	407560 <sqrt@plt+0x5a00>
  404890:	ldr	x0, [sp, #40]
  404894:	ldr	x1, [x0, #8]
  404898:	add	x0, sp, #0x48
  40489c:	bl	407560 <sqrt@plt+0x5a00>
  4048a0:	add	x2, sp, #0x48
  4048a4:	add	x1, sp, #0x38
  4048a8:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4048ac:	add	x3, x0, #0x3d8
  4048b0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4048b4:	add	x0, x0, #0xe8
  4048b8:	bl	407d2c <sqrt@plt+0x61cc>
  4048bc:	b	4048c4 <sqrt@plt+0x2d64>
  4048c0:	nop
  4048c4:	ldp	x29, x30, [sp], #96
  4048c8:	ret
  4048cc:	stp	x29, x30, [sp, #-256]!
  4048d0:	mov	x29, sp
  4048d4:	str	x0, [sp, #24]
  4048d8:	ldr	x0, [sp, #24]
  4048dc:	ldr	x1, [x0, #128]
  4048e0:	ldr	x0, [sp, #24]
  4048e4:	ldr	w0, [x0, #60]
  4048e8:	sxtw	x0, w0
  4048ec:	add	x0, x1, x0
  4048f0:	str	x0, [sp, #240]
  4048f4:	ldr	x0, [sp, #24]
  4048f8:	ldr	x0, [x0, #176]
  4048fc:	mov	w1, #0x0                   	// #0
  404900:	bl	401880 <strchr@plt>
  404904:	add	x0, x0, #0x1
  404908:	str	x0, [sp, #248]
  40490c:	ldr	x1, [sp, #248]
  404910:	ldr	x0, [sp, #240]
  404914:	cmp	x1, x0
  404918:	b.cs	404a50 <sqrt@plt+0x2ef0>  // b.hs, b.nlast
  40491c:	ldr	x1, [sp, #248]
  404920:	ldr	x0, [sp, #24]
  404924:	bl	403b44 <sqrt@plt+0x1fe4>
  404928:	str	x0, [sp, #232]
  40492c:	add	x0, sp, #0x20
  404930:	mov	x1, x0
  404934:	ldr	x0, [sp, #232]
  404938:	bl	409c28 <_ZdlPvm@@Base+0x238>
  40493c:	lsr	w0, w0, #31
  404940:	and	w0, w0, #0xff
  404944:	cmp	w0, #0x0
  404948:	b.eq	404990 <sqrt@plt+0x2e30>  // b.none
  40494c:	add	x0, sp, #0xa0
  404950:	ldr	x1, [sp, #232]
  404954:	bl	407560 <sqrt@plt+0x5a00>
  404958:	bl	4019d0 <__errno_location@plt>
  40495c:	ldr	w0, [x0]
  404960:	bl	4018c0 <strerror@plt>
  404964:	mov	x1, x0
  404968:	add	x0, sp, #0xb0
  40496c:	bl	407560 <sqrt@plt+0x5a00>
  404970:	add	x2, sp, #0xb0
  404974:	add	x1, sp, #0xa0
  404978:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40497c:	add	x3, x0, #0x3d8
  404980:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  404984:	add	x0, x0, #0xa8
  404988:	bl	407cf0 <sqrt@plt+0x6190>
  40498c:	b	404a38 <sqrt@plt+0x2ed8>
  404990:	ldr	x1, [sp, #120]
  404994:	ldr	x0, [sp, #24]
  404998:	ldr	x0, [x0, #184]
  40499c:	cmp	x1, x0
  4049a0:	b.le	404a38 <sqrt@plt+0x2ed8>
  4049a4:	mov	w1, #0x0                   	// #0
  4049a8:	ldr	x0, [sp, #232]
  4049ac:	bl	401810 <open@plt>
  4049b0:	str	w0, [sp, #228]
  4049b4:	ldr	w0, [sp, #228]
  4049b8:	cmp	w0, #0x0
  4049bc:	b.ge	404a04 <sqrt@plt+0x2ea4>  // b.tcont
  4049c0:	add	x0, sp, #0xc0
  4049c4:	ldr	x1, [sp, #232]
  4049c8:	bl	407560 <sqrt@plt+0x5a00>
  4049cc:	bl	4019d0 <__errno_location@plt>
  4049d0:	ldr	w0, [x0]
  4049d4:	bl	4018c0 <strerror@plt>
  4049d8:	mov	x1, x0
  4049dc:	add	x0, sp, #0xd0
  4049e0:	bl	407560 <sqrt@plt+0x5a00>
  4049e4:	add	x2, sp, #0xd0
  4049e8:	add	x1, sp, #0xc0
  4049ec:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4049f0:	add	x3, x0, #0x3d8
  4049f4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4049f8:	add	x0, x0, #0x50
  4049fc:	bl	407cf0 <sqrt@plt+0x6190>
  404a00:	b	404a38 <sqrt@plt+0x2ed8>
  404a04:	ldr	x0, [sp, #24]
  404a08:	ldr	w0, [x0, #16]
  404a0c:	mov	w2, w0
  404a10:	ldr	x0, [sp, #24]
  404a14:	ldr	x0, [x0, #128]
  404a18:	ldr	x1, [sp, #248]
  404a1c:	sub	x0, x1, x0
  404a20:	add	w0, w2, w0
  404a24:	mov	w3, w0
  404a28:	ldr	x2, [sp, #232]
  404a2c:	ldr	w1, [sp, #228]
  404a30:	ldr	x0, [sp, #24]
  404a34:	bl	4047fc <sqrt@plt+0x2c9c>
  404a38:	mov	w1, #0x0                   	// #0
  404a3c:	ldr	x0, [sp, #248]
  404a40:	bl	401880 <strchr@plt>
  404a44:	add	x0, x0, #0x1
  404a48:	str	x0, [sp, #248]
  404a4c:	b	40490c <sqrt@plt+0x2dac>
  404a50:	nop
  404a54:	ldp	x29, x30, [sp], #256
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-32]!
  404a60:	mov	x29, sp
  404a64:	str	w0, [sp, #28]
  404a68:	str	w1, [sp, #24]
  404a6c:	ldr	w0, [sp, #28]
  404a70:	cmp	w0, #0x1
  404a74:	b.ne	404aa0 <sqrt@plt+0x2f40>  // b.any
  404a78:	ldr	w1, [sp, #24]
  404a7c:	mov	w0, #0xffff                	// #65535
  404a80:	cmp	w1, w0
  404a84:	b.ne	404aa0 <sqrt@plt+0x2f40>  // b.any
  404a88:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404a8c:	add	x0, x0, #0x290
  404a90:	bl	407128 <sqrt@plt+0x55c8>
  404a94:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404a98:	add	x0, x0, #0x298
  404a9c:	bl	406e2c <sqrt@plt+0x52cc>
  404aa0:	nop
  404aa4:	ldp	x29, x30, [sp], #32
  404aa8:	ret
  404aac:	stp	x29, x30, [sp, #-16]!
  404ab0:	mov	x29, sp
  404ab4:	mov	w1, #0xffff                	// #65535
  404ab8:	mov	w0, #0x1                   	// #1
  404abc:	bl	404a5c <sqrt@plt+0x2efc>
  404ac0:	ldp	x29, x30, [sp], #16
  404ac4:	ret
  404ac8:	sub	sp, sp, #0x10
  404acc:	str	x0, [sp, #8]
  404ad0:	strb	w1, [sp, #7]
  404ad4:	ldrb	w0, [sp, #7]
  404ad8:	ldr	x1, [sp, #8]
  404adc:	sxtw	x0, w0
  404ae0:	ldrb	w0, [x1, x0]
  404ae4:	add	sp, sp, #0x10
  404ae8:	ret
  404aec:	sub	sp, sp, #0x10
  404af0:	str	x0, [sp, #8]
  404af4:	str	w1, [sp, #4]
  404af8:	str	w2, [sp]
  404afc:	ldr	x0, [sp, #8]
  404b00:	ldr	w1, [sp, #4]
  404b04:	str	w1, [x0]
  404b08:	ldr	x0, [sp, #8]
  404b0c:	ldr	w1, [sp]
  404b10:	str	w1, [x0, #4]
  404b14:	nop
  404b18:	add	sp, sp, #0x10
  404b1c:	ret
  404b20:	sub	sp, sp, #0x10
  404b24:	str	x0, [sp, #8]
  404b28:	str	x1, [sp]
  404b2c:	ldr	x0, [sp, #8]
  404b30:	ldr	x1, [sp]
  404b34:	str	x1, [x0]
  404b38:	nop
  404b3c:	add	sp, sp, #0x10
  404b40:	ret
  404b44:	stp	x29, x30, [sp, #-32]!
  404b48:	mov	x29, sp
  404b4c:	str	x0, [sp, #24]
  404b50:	ldr	x0, [sp, #24]
  404b54:	ldr	x0, [x0]
  404b58:	ldr	w0, [x0]
  404b5c:	bl	401a00 <close@plt>
  404b60:	nop
  404b64:	ldp	x29, x30, [sp], #32
  404b68:	ret
  404b6c:	sub	sp, sp, #0x10
  404b70:	str	x0, [sp, #8]
  404b74:	nop
  404b78:	add	sp, sp, #0x10
  404b7c:	ret
  404b80:	sub	sp, sp, #0x10
  404b84:	str	x0, [sp, #8]
  404b88:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  404b8c:	add	x1, x0, #0x3b0
  404b90:	ldr	x0, [sp, #8]
  404b94:	str	x1, [x0]
  404b98:	nop
  404b9c:	add	sp, sp, #0x10
  404ba0:	ret
  404ba4:	stp	x29, x30, [sp, #-48]!
  404ba8:	mov	x29, sp
  404bac:	str	x0, [sp, #24]
  404bb0:	str	wzr, [sp, #44]
  404bb4:	ldr	w0, [sp, #44]
  404bb8:	cmp	w0, #0xff
  404bbc:	b.gt	404c24 <sqrt@plt+0x30c4>
  404bc0:	ldr	w0, [sp, #44]
  404bc4:	and	w0, w0, #0xff
  404bc8:	mov	w1, w0
  404bcc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404bd0:	add	x0, x0, #0xfc8
  404bd4:	bl	4023b8 <sqrt@plt+0x858>
  404bd8:	cmp	w0, #0x0
  404bdc:	b.eq	404c00 <sqrt@plt+0x30a0>  // b.none
  404be0:	ldr	w0, [sp, #44]
  404be4:	and	w0, w0, #0xff
  404be8:	mov	w1, w0
  404bec:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404bf0:	add	x0, x0, #0x6b8
  404bf4:	bl	404ac8 <sqrt@plt+0x2f68>
  404bf8:	and	w2, w0, #0xff
  404bfc:	b	404c04 <sqrt@plt+0x30a4>
  404c00:	mov	w2, #0x0                   	// #0
  404c04:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404c08:	add	x1, x0, #0x2b0
  404c0c:	ldrsw	x0, [sp, #44]
  404c10:	strb	w2, [x1, x0]
  404c14:	ldr	w0, [sp, #44]
  404c18:	add	w0, w0, #0x1
  404c1c:	str	w0, [sp, #44]
  404c20:	b	404bb4 <sqrt@plt+0x3054>
  404c24:	str	wzr, [sp, #44]
  404c28:	ldr	w0, [sp, #44]
  404c2c:	cmp	w0, #0xff
  404c30:	b.gt	404d9c <sqrt@plt+0x323c>
  404c34:	ldr	w0, [sp, #44]
  404c38:	and	w0, w0, #0xff
  404c3c:	mov	w1, w0
  404c40:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404c44:	add	x0, x0, #0xac8
  404c48:	bl	4023b8 <sqrt@plt+0x858>
  404c4c:	cmp	w0, #0x0
  404c50:	cset	w0, ne  // ne = any
  404c54:	and	w0, w0, #0xff
  404c58:	cmp	w0, #0x0
  404c5c:	b.eq	404cf0 <sqrt@plt+0x3190>  // b.none
  404c60:	ldr	w0, [sp, #44]
  404c64:	and	w3, w0, #0xff
  404c68:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404c6c:	add	x2, x0, #0x3b0
  404c70:	ldrsw	x1, [sp, #44]
  404c74:	mov	x0, x1
  404c78:	lsl	x0, x0, #1
  404c7c:	add	x0, x0, x1
  404c80:	add	x0, x2, x0
  404c84:	mov	w1, w3
  404c88:	strb	w1, [x0]
  404c8c:	ldr	w0, [sp, #44]
  404c90:	and	w0, w0, #0xff
  404c94:	mov	w1, w0
  404c98:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404c9c:	add	x0, x0, #0x7b8
  404ca0:	bl	404ac8 <sqrt@plt+0x2f68>
  404ca4:	and	w3, w0, #0xff
  404ca8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404cac:	add	x2, x0, #0x3b0
  404cb0:	ldrsw	x1, [sp, #44]
  404cb4:	mov	x0, x1
  404cb8:	lsl	x0, x0, #1
  404cbc:	add	x0, x0, x1
  404cc0:	add	x0, x2, x0
  404cc4:	mov	w1, w3
  404cc8:	strb	w1, [x0, #1]
  404ccc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404cd0:	add	x2, x0, #0x3b0
  404cd4:	ldrsw	x1, [sp, #44]
  404cd8:	mov	x0, x1
  404cdc:	lsl	x0, x0, #1
  404ce0:	add	x0, x0, x1
  404ce4:	add	x0, x2, x0
  404ce8:	strb	wzr, [x0, #2]
  404cec:	b	404d8c <sqrt@plt+0x322c>
  404cf0:	ldr	w0, [sp, #44]
  404cf4:	and	w0, w0, #0xff
  404cf8:	mov	w1, w0
  404cfc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404d00:	add	x0, x0, #0xbc8
  404d04:	bl	4023b8 <sqrt@plt+0x858>
  404d08:	cmp	w0, #0x0
  404d0c:	cset	w0, ne  // ne = any
  404d10:	and	w0, w0, #0xff
  404d14:	cmp	w0, #0x0
  404d18:	b.eq	404d6c <sqrt@plt+0x320c>  // b.none
  404d1c:	ldr	w0, [sp, #44]
  404d20:	and	w3, w0, #0xff
  404d24:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404d28:	add	x2, x0, #0x3b0
  404d2c:	ldrsw	x1, [sp, #44]
  404d30:	mov	x0, x1
  404d34:	lsl	x0, x0, #1
  404d38:	add	x0, x0, x1
  404d3c:	add	x0, x2, x0
  404d40:	mov	w1, w3
  404d44:	strb	w1, [x0]
  404d48:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404d4c:	add	x2, x0, #0x3b0
  404d50:	ldrsw	x1, [sp, #44]
  404d54:	mov	x0, x1
  404d58:	lsl	x0, x0, #1
  404d5c:	add	x0, x0, x1
  404d60:	add	x0, x2, x0
  404d64:	strb	wzr, [x0, #1]
  404d68:	b	404d8c <sqrt@plt+0x322c>
  404d6c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404d70:	add	x2, x0, #0x3b0
  404d74:	ldrsw	x1, [sp, #44]
  404d78:	mov	x0, x1
  404d7c:	lsl	x0, x0, #1
  404d80:	add	x0, x0, x1
  404d84:	add	x0, x2, x0
  404d88:	strb	wzr, [x0]
  404d8c:	ldr	w0, [sp, #44]
  404d90:	add	w0, w0, #0x1
  404d94:	str	w0, [sp, #44]
  404d98:	b	404c28 <sqrt@plt+0x30c8>
  404d9c:	nop
  404da0:	ldp	x29, x30, [sp], #48
  404da4:	ret
  404da8:	stp	x29, x30, [sp, #-64]!
  404dac:	mov	x29, sp
  404db0:	str	x0, [sp, #40]
  404db4:	str	x1, [sp, #32]
  404db8:	str	w2, [sp, #28]
  404dbc:	ldr	x0, [sp, #40]
  404dc0:	ldr	w1, [sp, #28]
  404dc4:	str	w1, [x0, #8]
  404dc8:	ldr	x0, [sp, #40]
  404dcc:	ldr	w0, [x0, #8]
  404dd0:	sxtw	x0, w0
  404dd4:	bl	401760 <_Znam@plt>
  404dd8:	mov	x1, x0
  404ddc:	ldr	x0, [sp, #40]
  404de0:	str	x1, [x0]
  404de4:	str	wzr, [sp, #60]
  404de8:	ldr	x0, [sp, #40]
  404dec:	ldr	w0, [x0, #8]
  404df0:	ldr	w1, [sp, #60]
  404df4:	cmp	w1, w0
  404df8:	b.ge	404e44 <sqrt@plt+0x32e4>  // b.tcont
  404dfc:	ldrsw	x0, [sp, #60]
  404e00:	ldr	x1, [sp, #32]
  404e04:	add	x0, x1, x0
  404e08:	ldrb	w0, [x0]
  404e0c:	mov	w3, w0
  404e10:	ldr	x0, [sp, #40]
  404e14:	ldr	x1, [x0]
  404e18:	ldrsw	x0, [sp, #60]
  404e1c:	add	x0, x1, x0
  404e20:	adrp	x1, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404e24:	add	x2, x1, #0x2b0
  404e28:	sxtw	x1, w3
  404e2c:	ldrb	w1, [x2, x1]
  404e30:	strb	w1, [x0]
  404e34:	ldr	w0, [sp, #60]
  404e38:	add	w0, w0, #0x1
  404e3c:	str	w0, [sp, #60]
  404e40:	b	404de8 <sqrt@plt+0x3288>
  404e44:	str	wzr, [sp, #60]
  404e48:	ldr	w0, [sp, #60]
  404e4c:	cmp	w0, #0xff
  404e50:	b.gt	404e80 <sqrt@plt+0x3320>
  404e54:	ldr	x0, [sp, #40]
  404e58:	ldr	w1, [x0, #8]
  404e5c:	ldr	x2, [sp, #40]
  404e60:	ldrsw	x0, [sp, #60]
  404e64:	lsl	x0, x0, #2
  404e68:	add	x0, x2, x0
  404e6c:	str	w1, [x0, #12]
  404e70:	ldr	w0, [sp, #60]
  404e74:	add	w0, w0, #0x1
  404e78:	str	w0, [sp, #60]
  404e7c:	b	404e48 <sqrt@plt+0x32e8>
  404e80:	str	wzr, [sp, #60]
  404e84:	ldr	x0, [sp, #40]
  404e88:	ldr	w0, [x0, #8]
  404e8c:	ldr	w1, [sp, #60]
  404e90:	cmp	w1, w0
  404e94:	b.ge	404f30 <sqrt@plt+0x33d0>  // b.tcont
  404e98:	ldr	x0, [sp, #40]
  404e9c:	ldr	x1, [x0]
  404ea0:	ldrsw	x0, [sp, #60]
  404ea4:	add	x0, x1, x0
  404ea8:	ldrb	w0, [x0]
  404eac:	sxtw	x1, w0
  404eb0:	mov	x0, x1
  404eb4:	lsl	x0, x0, #1
  404eb8:	add	x0, x0, x1
  404ebc:	adrp	x1, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  404ec0:	add	x1, x1, #0x3b0
  404ec4:	add	x0, x0, x1
  404ec8:	str	x0, [sp, #48]
  404ecc:	ldr	x0, [sp, #48]
  404ed0:	ldrb	w0, [x0]
  404ed4:	cmp	w0, #0x0
  404ed8:	b.eq	404f20 <sqrt@plt+0x33c0>  // b.none
  404edc:	ldr	x0, [sp, #40]
  404ee0:	ldr	w1, [x0, #8]
  404ee4:	ldr	w0, [sp, #60]
  404ee8:	sub	w0, w1, w0
  404eec:	ldr	x1, [sp, #48]
  404ef0:	ldrb	w1, [x1]
  404ef4:	mov	w3, w1
  404ef8:	sub	w1, w0, #0x1
  404efc:	ldr	x2, [sp, #40]
  404f00:	sxtw	x0, w3
  404f04:	lsl	x0, x0, #2
  404f08:	add	x0, x2, x0
  404f0c:	str	w1, [x0, #12]
  404f10:	ldr	x0, [sp, #48]
  404f14:	add	x0, x0, #0x1
  404f18:	str	x0, [sp, #48]
  404f1c:	b	404ecc <sqrt@plt+0x336c>
  404f20:	ldr	w0, [sp, #60]
  404f24:	add	w0, w0, #0x1
  404f28:	str	w0, [sp, #60]
  404f2c:	b	404e84 <sqrt@plt+0x3324>
  404f30:	nop
  404f34:	ldp	x29, x30, [sp], #64
  404f38:	ret
  404f3c:	sub	sp, sp, #0x60
  404f40:	str	x0, [sp, #24]
  404f44:	str	x1, [sp, #16]
  404f48:	str	x2, [sp, #8]
  404f4c:	ldr	x1, [sp, #8]
  404f50:	ldr	x0, [sp, #16]
  404f54:	sub	x0, x1, x0
  404f58:	str	w0, [sp, #60]
  404f5c:	ldr	x0, [sp, #24]
  404f60:	ldr	w0, [x0, #8]
  404f64:	ldr	w1, [sp, #60]
  404f68:	cmp	w1, w0
  404f6c:	b.ge	404f78 <sqrt@plt+0x3418>  // b.tcont
  404f70:	mov	x0, #0x0                   	// #0
  404f74:	b	405194 <sqrt@plt+0x3634>
  404f78:	ldr	x0, [sp, #24]
  404f7c:	ldr	w0, [x0, #8]
  404f80:	lsl	w0, w0, #2
  404f84:	ldr	w1, [sp, #60]
  404f88:	cmp	w1, w0
  404f8c:	b.le	404fb4 <sqrt@plt+0x3454>
  404f90:	ldr	x0, [sp, #24]
  404f94:	ldr	w0, [x0, #8]
  404f98:	lsl	w0, w0, #2
  404f9c:	sxtw	x0, w0
  404fa0:	neg	x0, x0
  404fa4:	ldr	x1, [sp, #8]
  404fa8:	add	x0, x1, x0
  404fac:	str	x0, [sp, #88]
  404fb0:	b	404fbc <sqrt@plt+0x345c>
  404fb4:	ldr	x0, [sp, #16]
  404fb8:	str	x0, [sp, #88]
  404fbc:	ldr	x0, [sp, #24]
  404fc0:	ldr	w0, [x0, #8]
  404fc4:	sxtw	x0, w0
  404fc8:	sub	x0, x0, #0x1
  404fcc:	ldr	x1, [sp, #16]
  404fd0:	add	x0, x1, x0
  404fd4:	str	x0, [sp, #80]
  404fd8:	ldr	x0, [sp, #24]
  404fdc:	add	x0, x0, #0xc
  404fe0:	str	x0, [sp, #48]
  404fe4:	ldr	x0, [sp, #24]
  404fe8:	ldr	x0, [x0]
  404fec:	str	x0, [sp, #40]
  404ff0:	ldr	x1, [sp, #80]
  404ff4:	ldr	x0, [sp, #88]
  404ff8:	cmp	x1, x0
  404ffc:	b.cs	40509c <sqrt@plt+0x353c>  // b.hs, b.nlast
  405000:	ldr	x0, [sp, #80]
  405004:	ldrb	w0, [x0]
  405008:	and	x0, x0, #0xff
  40500c:	lsl	x0, x0, #2
  405010:	ldr	x1, [sp, #48]
  405014:	add	x0, x1, x0
  405018:	ldr	w0, [x0]
  40501c:	str	w0, [sp, #36]
  405020:	ldr	w0, [sp, #36]
  405024:	cmp	w0, #0x0
  405028:	b.eq	405098 <sqrt@plt+0x3538>  // b.none
  40502c:	ldrsw	x0, [sp, #36]
  405030:	ldr	x1, [sp, #80]
  405034:	add	x0, x1, x0
  405038:	str	x0, [sp, #80]
  40503c:	ldr	x0, [sp, #80]
  405040:	ldrb	w0, [x0]
  405044:	and	x0, x0, #0xff
  405048:	lsl	x0, x0, #2
  40504c:	ldr	x1, [sp, #48]
  405050:	add	x0, x1, x0
  405054:	ldr	w0, [x0]
  405058:	sxtw	x0, w0
  40505c:	ldr	x1, [sp, #80]
  405060:	add	x0, x1, x0
  405064:	str	x0, [sp, #80]
  405068:	ldr	x0, [sp, #80]
  40506c:	ldrb	w0, [x0]
  405070:	and	x0, x0, #0xff
  405074:	lsl	x0, x0, #2
  405078:	ldr	x1, [sp, #48]
  40507c:	add	x0, x1, x0
  405080:	ldr	w0, [x0]
  405084:	sxtw	x0, w0
  405088:	ldr	x1, [sp, #80]
  40508c:	add	x0, x1, x0
  405090:	str	x0, [sp, #80]
  405094:	b	404ff0 <sqrt@plt+0x3490>
  405098:	nop
  40509c:	ldr	x1, [sp, #80]
  4050a0:	ldr	x0, [sp, #8]
  4050a4:	cmp	x1, x0
  4050a8:	b.cs	4050e0 <sqrt@plt+0x3580>  // b.hs, b.nlast
  4050ac:	ldr	x0, [sp, #80]
  4050b0:	ldrb	w0, [x0]
  4050b4:	and	x0, x0, #0xff
  4050b8:	lsl	x0, x0, #2
  4050bc:	ldr	x1, [sp, #48]
  4050c0:	add	x0, x1, x0
  4050c4:	ldr	w0, [x0]
  4050c8:	cmp	w0, #0x0
  4050cc:	b.eq	4050e0 <sqrt@plt+0x3580>  // b.none
  4050d0:	ldr	x0, [sp, #80]
  4050d4:	add	x0, x0, #0x1
  4050d8:	str	x0, [sp, #80]
  4050dc:	b	40509c <sqrt@plt+0x353c>
  4050e0:	ldr	x1, [sp, #80]
  4050e4:	ldr	x0, [sp, #8]
  4050e8:	cmp	x1, x0
  4050ec:	b.eq	40518c <sqrt@plt+0x362c>  // b.none
  4050f0:	ldr	x0, [sp, #24]
  4050f4:	ldr	w0, [x0, #8]
  4050f8:	sub	w0, w0, #0x1
  4050fc:	str	w0, [sp, #76]
  405100:	ldr	x0, [sp, #80]
  405104:	str	x0, [sp, #64]
  405108:	ldr	w0, [sp, #76]
  40510c:	cmp	w0, #0x0
  405110:	b.ne	40511c <sqrt@plt+0x35bc>  // b.any
  405114:	ldr	x0, [sp, #64]
  405118:	b	405194 <sqrt@plt+0x3634>
  40511c:	ldr	x0, [sp, #64]
  405120:	sub	x0, x0, #0x1
  405124:	str	x0, [sp, #64]
  405128:	ldr	x0, [sp, #64]
  40512c:	ldrb	w0, [x0]
  405130:	mov	w2, w0
  405134:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  405138:	add	x1, x0, #0x2b0
  40513c:	sxtw	x0, w2
  405140:	ldrb	w1, [x1, x0]
  405144:	ldr	w0, [sp, #76]
  405148:	sub	w0, w0, #0x1
  40514c:	str	w0, [sp, #76]
  405150:	ldrsw	x0, [sp, #76]
  405154:	ldr	x2, [sp, #40]
  405158:	add	x0, x2, x0
  40515c:	ldrb	w0, [x0]
  405160:	cmp	w1, w0
  405164:	cset	w0, ne  // ne = any
  405168:	and	w0, w0, #0xff
  40516c:	cmp	w0, #0x0
  405170:	b.ne	405178 <sqrt@plt+0x3618>  // b.any
  405174:	b	405108 <sqrt@plt+0x35a8>
  405178:	nop
  40517c:	ldr	x0, [sp, #80]
  405180:	add	x0, x0, #0x1
  405184:	str	x0, [sp, #80]
  405188:	b	404ff0 <sqrt@plt+0x3490>
  40518c:	nop
  405190:	mov	x0, #0x0                   	// #0
  405194:	add	sp, sp, #0x60
  405198:	ret
  40519c:	stp	x29, x30, [sp, #-32]!
  4051a0:	mov	x29, sp
  4051a4:	str	x0, [sp, #24]
  4051a8:	ldr	x0, [sp, #24]
  4051ac:	ldr	x0, [x0]
  4051b0:	cmp	x0, #0x0
  4051b4:	b.eq	4051c4 <sqrt@plt+0x3664>  // b.none
  4051b8:	ldr	x0, [sp, #24]
  4051bc:	ldr	x0, [x0]
  4051c0:	bl	4019c0 <_ZdaPv@plt>
  4051c4:	nop
  4051c8:	ldp	x29, x30, [sp], #32
  4051cc:	ret
  4051d0:	stp	x29, x30, [sp, #-80]!
  4051d4:	mov	x29, sp
  4051d8:	str	x0, [sp, #56]
  4051dc:	str	x1, [sp, #48]
  4051e0:	str	x2, [sp, #40]
  4051e4:	str	x3, [sp, #32]
  4051e8:	str	x4, [sp, #24]
  4051ec:	ldr	x0, [sp, #40]
  4051f0:	sub	x0, x0, #0x1
  4051f4:	ldrb	w0, [x0]
  4051f8:	cmp	w0, #0xa
  4051fc:	cset	w0, eq  // eq = none
  405200:	and	w0, w0, #0xff
  405204:	mov	w3, w0
  405208:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40520c:	add	x2, x0, #0x1d8
  405210:	mov	w1, #0x9f                  	// #159
  405214:	mov	w0, w3
  405218:	bl	402380 <sqrt@plt+0x820>
  40521c:	ldr	x0, [sp, #32]
  405220:	sub	x0, x0, #0x1
  405224:	ldrb	w0, [x0]
  405228:	cmp	w0, #0xa
  40522c:	cset	w0, eq  // eq = none
  405230:	and	w0, w0, #0xff
  405234:	mov	w3, w0
  405238:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40523c:	add	x2, x0, #0x1d8
  405240:	mov	w1, #0xa0                  	// #160
  405244:	mov	w0, w3
  405248:	bl	402380 <sqrt@plt+0x820>
  40524c:	ldr	x0, [sp, #40]
  405250:	str	x0, [sp, #64]
  405254:	ldr	x0, [sp, #64]
  405258:	ldr	x2, [sp, #32]
  40525c:	mov	x1, x0
  405260:	ldr	x0, [sp, #48]
  405264:	bl	404f3c <sqrt@plt+0x33dc>
  405268:	str	x0, [sp, #72]
  40526c:	ldr	x0, [sp, #72]
  405270:	cmp	x0, #0x0
  405274:	b.eq	4052c4 <sqrt@plt+0x3764>  // b.none
  405278:	ldr	x0, [sp, #48]
  40527c:	bl	406634 <sqrt@plt+0x4ad4>
  405280:	mov	w1, w0
  405284:	add	x0, sp, #0x40
  405288:	ldr	x6, [sp, #24]
  40528c:	mov	x5, x0
  405290:	mov	w4, w1
  405294:	ldr	x3, [sp, #72]
  405298:	ldr	x2, [sp, #32]
  40529c:	ldr	x1, [sp, #40]
  4052a0:	ldr	x0, [sp, #56]
  4052a4:	bl	40543c <sqrt@plt+0x38dc>
  4052a8:	cmp	w0, #0x0
  4052ac:	cset	w0, ne  // ne = any
  4052b0:	and	w0, w0, #0xff
  4052b4:	cmp	w0, #0x0
  4052b8:	b.eq	405254 <sqrt@plt+0x36f4>  // b.none
  4052bc:	ldr	x0, [sp, #72]
  4052c0:	b	4052cc <sqrt@plt+0x376c>
  4052c4:	nop
  4052c8:	mov	x0, #0x0                   	// #0
  4052cc:	ldp	x29, x30, [sp], #80
  4052d0:	ret
  4052d4:	sub	sp, sp, #0x20
  4052d8:	str	x0, [sp, #8]
  4052dc:	str	x1, [sp]
  4052e0:	ldr	x0, [sp]
  4052e4:	add	x1, x0, #0x1
  4052e8:	str	x1, [sp]
  4052ec:	ldrb	w0, [x0]
  4052f0:	cmp	w0, #0xa
  4052f4:	cset	w0, eq  // eq = none
  4052f8:	and	w0, w0, #0xff
  4052fc:	cmp	w0, #0x0
  405300:	b.eq	4052e0 <sqrt@plt+0x3780>  // b.none
  405304:	ldr	x1, [sp]
  405308:	ldr	x0, [sp, #8]
  40530c:	cmp	x1, x0
  405310:	b.eq	405380 <sqrt@plt+0x3820>  // b.none
  405314:	ldr	x0, [sp]
  405318:	ldrb	w0, [x0]
  40531c:	cmp	w0, #0x25
  405320:	b.eq	405380 <sqrt@plt+0x3820>  // b.none
  405324:	ldr	x0, [sp]
  405328:	str	x0, [sp, #24]
  40532c:	ldr	x0, [sp, #24]
  405330:	ldrb	w0, [x0]
  405334:	cmp	w0, #0x20
  405338:	b.eq	40534c <sqrt@plt+0x37ec>  // b.none
  40533c:	ldr	x0, [sp, #24]
  405340:	ldrb	w0, [x0]
  405344:	cmp	w0, #0x9
  405348:	b.ne	40535c <sqrt@plt+0x37fc>  // b.any
  40534c:	ldr	x0, [sp, #24]
  405350:	add	x0, x0, #0x1
  405354:	str	x0, [sp, #24]
  405358:	b	40532c <sqrt@plt+0x37cc>
  40535c:	ldr	x0, [sp, #24]
  405360:	ldrb	w0, [x0]
  405364:	cmp	w0, #0xa
  405368:	b.eq	40537c <sqrt@plt+0x381c>  // b.none
  40536c:	ldr	x0, [sp, #24]
  405370:	add	x0, x0, #0x1
  405374:	str	x0, [sp]
  405378:	b	4052e0 <sqrt@plt+0x3780>
  40537c:	nop
  405380:	ldr	x0, [sp]
  405384:	add	sp, sp, #0x20
  405388:	ret
  40538c:	sub	sp, sp, #0x20
  405390:	str	x0, [sp, #8]
  405394:	str	x1, [sp]
  405398:	ldr	x0, [sp]
  40539c:	add	x1, x0, #0x1
  4053a0:	str	x1, [sp]
  4053a4:	ldrb	w0, [x0]
  4053a8:	cmp	w0, #0xa
  4053ac:	cset	w0, eq  // eq = none
  4053b0:	and	w0, w0, #0xff
  4053b4:	cmp	w0, #0x0
  4053b8:	b.eq	405398 <sqrt@plt+0x3838>  // b.none
  4053bc:	ldr	x1, [sp]
  4053c0:	ldr	x0, [sp, #8]
  4053c4:	cmp	x1, x0
  4053c8:	b.eq	405424 <sqrt@plt+0x38c4>  // b.none
  4053cc:	ldr	x0, [sp]
  4053d0:	str	x0, [sp, #24]
  4053d4:	ldr	x0, [sp, #24]
  4053d8:	ldrb	w0, [x0]
  4053dc:	cmp	w0, #0x20
  4053e0:	b.eq	4053f4 <sqrt@plt+0x3894>  // b.none
  4053e4:	ldr	x0, [sp, #24]
  4053e8:	ldrb	w0, [x0]
  4053ec:	cmp	w0, #0x9
  4053f0:	b.ne	405404 <sqrt@plt+0x38a4>  // b.any
  4053f4:	ldr	x0, [sp, #24]
  4053f8:	add	x0, x0, #0x1
  4053fc:	str	x0, [sp, #24]
  405400:	b	4053d4 <sqrt@plt+0x3874>
  405404:	ldr	x0, [sp, #24]
  405408:	ldrb	w0, [x0]
  40540c:	cmp	w0, #0xa
  405410:	b.eq	40542c <sqrt@plt+0x38cc>  // b.none
  405414:	ldr	x0, [sp, #24]
  405418:	add	x0, x0, #0x1
  40541c:	str	x0, [sp]
  405420:	b	405398 <sqrt@plt+0x3838>
  405424:	nop
  405428:	b	405430 <sqrt@plt+0x38d0>
  40542c:	nop
  405430:	ldr	x0, [sp]
  405434:	add	sp, sp, #0x20
  405438:	ret
  40543c:	stp	x29, x30, [sp, #-112]!
  405440:	mov	x29, sp
  405444:	str	x0, [sp, #72]
  405448:	str	x1, [sp, #64]
  40544c:	str	x2, [sp, #56]
  405450:	str	x3, [sp, #48]
  405454:	str	w4, [sp, #44]
  405458:	str	x5, [sp, #32]
  40545c:	str	x6, [sp, #24]
  405460:	ldr	x0, [sp, #48]
  405464:	add	x1, x0, #0x1
  405468:	ldr	x0, [sp, #32]
  40546c:	str	x1, [x0]
  405470:	ldr	x0, [sp, #72]
  405474:	ldr	w0, [x0, #8]
  405478:	cmp	w0, #0x0
  40547c:	b.le	405494 <sqrt@plt+0x3934>
  405480:	ldr	x0, [sp, #72]
  405484:	ldr	w0, [x0, #8]
  405488:	ldr	w1, [sp, #44]
  40548c:	cmp	w1, w0
  405490:	b.ge	4054c8 <sqrt@plt+0x3968>  // b.tcont
  405494:	ldrsw	x0, [sp, #44]
  405498:	ldr	x1, [sp, #48]
  40549c:	add	x0, x1, x0
  4054a0:	ldrb	w0, [x0]
  4054a4:	mov	w2, w0
  4054a8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4054ac:	add	x1, x0, #0x2b0
  4054b0:	sxtw	x0, w2
  4054b4:	ldrb	w0, [x1, x0]
  4054b8:	cmp	w0, #0x0
  4054bc:	b.eq	4054c8 <sqrt@plt+0x3968>  // b.none
  4054c0:	mov	w0, #0x0                   	// #0
  4054c4:	b	40582c <sqrt@plt+0x3ccc>
  4054c8:	ldr	x1, [sp, #48]
  4054cc:	ldr	x0, [sp, #64]
  4054d0:	sub	x0, x1, x0
  4054d4:	cmp	x0, #0x2
  4054d8:	b.eq	405538 <sqrt@plt+0x39d8>  // b.none
  4054dc:	cmp	x0, #0x2
  4054e0:	b.gt	4055c0 <sqrt@plt+0x3a60>
  4054e4:	cmp	x0, #0x0
  4054e8:	b.eq	405698 <sqrt@plt+0x3b38>  // b.none
  4054ec:	cmp	x0, #0x1
  4054f0:	b.ne	4055c0 <sqrt@plt+0x3a60>  // b.any
  4054f4:	ldr	x0, [sp, #48]
  4054f8:	sub	x0, x0, #0x1
  4054fc:	ldrb	w0, [x0]
  405500:	cmp	w0, #0x25
  405504:	b.eq	405530 <sqrt@plt+0x39d0>  // b.none
  405508:	ldr	x0, [sp, #48]
  40550c:	sub	x0, x0, #0x1
  405510:	ldrb	w0, [x0]
  405514:	mov	w2, w0
  405518:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  40551c:	add	x1, x0, #0x2b0
  405520:	sxtw	x0, w2
  405524:	ldrb	w0, [x1, x0]
  405528:	cmp	w0, #0x0
  40552c:	b.eq	4056a0 <sqrt@plt+0x3b40>  // b.none
  405530:	mov	w0, #0x0                   	// #0
  405534:	b	40582c <sqrt@plt+0x3ccc>
  405538:	ldr	x0, [sp, #48]
  40553c:	sub	x0, x0, #0x1
  405540:	ldrb	w0, [x0]
  405544:	mov	w2, w0
  405548:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  40554c:	add	x1, x0, #0x2b0
  405550:	sxtw	x0, w2
  405554:	ldrb	w0, [x1, x0]
  405558:	cmp	w0, #0x0
  40555c:	b.eq	40557c <sqrt@plt+0x3a1c>  // b.none
  405560:	ldr	x0, [sp, #48]
  405564:	sub	x0, x0, #0x2
  405568:	ldrb	w0, [x0]
  40556c:	cmp	w0, #0x25
  405570:	b.eq	40557c <sqrt@plt+0x3a1c>  // b.none
  405574:	mov	w0, #0x0                   	// #0
  405578:	b	40582c <sqrt@plt+0x3ccc>
  40557c:	ldr	x0, [sp, #48]
  405580:	sub	x0, x0, #0x1
  405584:	ldrb	w0, [x0]
  405588:	cmp	w0, #0x25
  40558c:	b.ne	4056a8 <sqrt@plt+0x3b48>  // b.any
  405590:	ldr	x0, [sp, #48]
  405594:	sub	x0, x0, #0x2
  405598:	ldrb	w0, [x0]
  40559c:	cmp	w0, #0xa
  4055a0:	b.eq	4055b8 <sqrt@plt+0x3a58>  // b.none
  4055a4:	ldr	x0, [sp, #48]
  4055a8:	sub	x0, x0, #0x2
  4055ac:	ldrb	w0, [x0]
  4055b0:	cmp	w0, #0x25
  4055b4:	b.ne	4056a8 <sqrt@plt+0x3b48>  // b.any
  4055b8:	mov	w0, #0x0                   	// #0
  4055bc:	b	40582c <sqrt@plt+0x3ccc>
  4055c0:	ldr	x0, [sp, #48]
  4055c4:	sub	x0, x0, #0x1
  4055c8:	ldrb	w0, [x0]
  4055cc:	mov	w2, w0
  4055d0:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4055d4:	add	x1, x0, #0x2b0
  4055d8:	sxtw	x0, w2
  4055dc:	ldrb	w0, [x1, x0]
  4055e0:	cmp	w0, #0x0
  4055e4:	b.eq	405640 <sqrt@plt+0x3ae0>  // b.none
  4055e8:	ldr	x0, [sp, #48]
  4055ec:	sub	x0, x0, #0x2
  4055f0:	ldrb	w0, [x0]
  4055f4:	cmp	w0, #0x25
  4055f8:	b.ne	405638 <sqrt@plt+0x3ad8>  // b.any
  4055fc:	ldr	x0, [sp, #48]
  405600:	sub	x0, x0, #0x3
  405604:	ldrb	w0, [x0]
  405608:	cmp	w0, #0xa
  40560c:	b.eq	405640 <sqrt@plt+0x3ae0>  // b.none
  405610:	ldr	x0, [sp, #48]
  405614:	sub	x0, x0, #0x3
  405618:	ldrb	w0, [x0]
  40561c:	cmp	w0, #0x25
  405620:	b.ne	405638 <sqrt@plt+0x3ad8>  // b.any
  405624:	ldr	x0, [sp, #48]
  405628:	sub	x0, x0, #0x4
  40562c:	ldrb	w0, [x0]
  405630:	cmp	w0, #0xa
  405634:	b.eq	405640 <sqrt@plt+0x3ae0>  // b.none
  405638:	mov	w0, #0x0                   	// #0
  40563c:	b	40582c <sqrt@plt+0x3ccc>
  405640:	ldr	x0, [sp, #48]
  405644:	sub	x0, x0, #0x1
  405648:	ldrb	w0, [x0]
  40564c:	cmp	w0, #0x25
  405650:	b.ne	4056ac <sqrt@plt+0x3b4c>  // b.any
  405654:	ldr	x0, [sp, #48]
  405658:	sub	x0, x0, #0x2
  40565c:	ldrb	w0, [x0]
  405660:	cmp	w0, #0xa
  405664:	b.eq	405690 <sqrt@plt+0x3b30>  // b.none
  405668:	ldr	x0, [sp, #48]
  40566c:	sub	x0, x0, #0x2
  405670:	ldrb	w0, [x0]
  405674:	cmp	w0, #0x25
  405678:	b.ne	4056ac <sqrt@plt+0x3b4c>  // b.any
  40567c:	ldr	x0, [sp, #48]
  405680:	sub	x0, x0, #0x3
  405684:	ldrb	w0, [x0]
  405688:	cmp	w0, #0xa
  40568c:	b.ne	4056ac <sqrt@plt+0x3b4c>  // b.any
  405690:	mov	w0, #0x0                   	// #0
  405694:	b	40582c <sqrt@plt+0x3ccc>
  405698:	nop
  40569c:	b	4056ac <sqrt@plt+0x3b4c>
  4056a0:	nop
  4056a4:	b	4056ac <sqrt@plt+0x3b4c>
  4056a8:	nop
  4056ac:	ldr	x0, [sp, #48]
  4056b0:	str	x0, [sp, #104]
  4056b4:	str	wzr, [sp, #100]
  4056b8:	ldr	x0, [sp, #104]
  4056bc:	ldrb	w0, [x0]
  4056c0:	cmp	w0, #0xa
  4056c4:	b.ne	40580c <sqrt@plt+0x3cac>  // b.any
  4056c8:	ldr	w0, [sp, #100]
  4056cc:	cmp	w0, #0x0
  4056d0:	b.ne	405764 <sqrt@plt+0x3c04>  // b.any
  4056d4:	ldr	x0, [sp, #104]
  4056d8:	add	x0, x0, #0x1
  4056dc:	ldrb	w0, [x0]
  4056e0:	cmp	w0, #0x25
  4056e4:	b.ne	405764 <sqrt@plt+0x3c04>  // b.any
  4056e8:	ldr	x0, [sp, #104]
  4056ec:	add	x0, x0, #0x2
  4056f0:	ldrb	w0, [x0]
  4056f4:	cmp	w0, #0x0
  4056f8:	b.eq	405750 <sqrt@plt+0x3bf0>  // b.none
  4056fc:	ldr	x0, [sp, #72]
  405700:	ldr	x2, [x0]
  405704:	ldr	x0, [sp, #104]
  405708:	add	x0, x0, #0x2
  40570c:	ldrb	w0, [x0]
  405710:	mov	w1, w0
  405714:	mov	x0, x2
  405718:	bl	401880 <strchr@plt>
  40571c:	cmp	x0, #0x0
  405720:	b.eq	405750 <sqrt@plt+0x3bf0>  // b.none
  405724:	ldrsw	x0, [sp, #44]
  405728:	ldr	x1, [sp, #48]
  40572c:	add	x0, x1, x0
  405730:	mov	x1, x0
  405734:	ldr	x0, [sp, #56]
  405738:	bl	4052d4 <sqrt@plt+0x3774>
  40573c:	mov	x1, x0
  405740:	ldr	x0, [sp, #32]
  405744:	str	x1, [x0]
  405748:	mov	w0, #0x0                   	// #0
  40574c:	b	40582c <sqrt@plt+0x3ccc>
  405750:	ldr	x0, [sp, #24]
  405754:	cmp	x0, #0x0
  405758:	b.eq	40581c <sqrt@plt+0x3cbc>  // b.none
  40575c:	mov	w0, #0x1                   	// #1
  405760:	str	w0, [sp, #100]
  405764:	ldr	x1, [sp, #104]
  405768:	ldr	x0, [sp, #64]
  40576c:	cmp	x1, x0
  405770:	b.hi	405798 <sqrt@plt+0x3c38>  // b.pmore
  405774:	ldr	x0, [sp, #24]
  405778:	cmp	x0, #0x0
  40577c:	b.eq	405790 <sqrt@plt+0x3c30>  // b.none
  405780:	ldr	x0, [sp, #104]
  405784:	add	x1, x0, #0x1
  405788:	ldr	x0, [sp, #24]
  40578c:	str	x1, [x0]
  405790:	mov	w0, #0x1                   	// #1
  405794:	b	40582c <sqrt@plt+0x3ccc>
  405798:	ldr	x0, [sp, #104]
  40579c:	sub	x0, x0, #0x1
  4057a0:	str	x0, [sp, #88]
  4057a4:	ldr	x0, [sp, #88]
  4057a8:	ldrb	w0, [x0]
  4057ac:	cmp	w0, #0x20
  4057b0:	b.eq	4057c4 <sqrt@plt+0x3c64>  // b.none
  4057b4:	ldr	x0, [sp, #88]
  4057b8:	ldrb	w0, [x0]
  4057bc:	cmp	w0, #0x9
  4057c0:	b.ne	4057d4 <sqrt@plt+0x3c74>  // b.any
  4057c4:	ldr	x0, [sp, #88]
  4057c8:	sub	x0, x0, #0x1
  4057cc:	str	x0, [sp, #88]
  4057d0:	b	4057a4 <sqrt@plt+0x3c44>
  4057d4:	ldr	x0, [sp, #88]
  4057d8:	ldrb	w0, [x0]
  4057dc:	cmp	w0, #0xa
  4057e0:	b.ne	405804 <sqrt@plt+0x3ca4>  // b.any
  4057e4:	ldr	x0, [sp, #24]
  4057e8:	cmp	x0, #0x0
  4057ec:	b.eq	405824 <sqrt@plt+0x3cc4>  // b.none
  4057f0:	ldr	x0, [sp, #104]
  4057f4:	add	x1, x0, #0x1
  4057f8:	ldr	x0, [sp, #24]
  4057fc:	str	x1, [x0]
  405800:	b	405824 <sqrt@plt+0x3cc4>
  405804:	ldr	x0, [sp, #88]
  405808:	str	x0, [sp, #104]
  40580c:	ldr	x0, [sp, #104]
  405810:	sub	x0, x0, #0x1
  405814:	str	x0, [sp, #104]
  405818:	b	4056b8 <sqrt@plt+0x3b58>
  40581c:	nop
  405820:	b	405828 <sqrt@plt+0x3cc8>
  405824:	nop
  405828:	mov	w0, #0x1                   	// #1
  40582c:	ldp	x29, x30, [sp], #112
  405830:	ret
  405834:	sub	sp, sp, #0x10
  405838:	str	x0, [sp, #8]
  40583c:	ldr	x0, [sp, #8]
  405840:	str	xzr, [x0]
  405844:	ldr	x0, [sp, #8]
  405848:	str	xzr, [x0, #8]
  40584c:	nop
  405850:	add	sp, sp, #0x10
  405854:	ret
  405858:	stp	x29, x30, [sp, #-32]!
  40585c:	mov	x29, sp
  405860:	str	x0, [sp, #24]
  405864:	ldr	x0, [sp, #24]
  405868:	ldr	x0, [x0]
  40586c:	cmp	x0, #0x0
  405870:	b.eq	405880 <sqrt@plt+0x3d20>  // b.none
  405874:	ldr	x0, [sp, #24]
  405878:	ldr	x0, [x0]
  40587c:	bl	4019c0 <_ZdaPv@plt>
  405880:	nop
  405884:	ldp	x29, x30, [sp], #32
  405888:	ret
  40588c:	sub	sp, sp, #0x10
  405890:	str	x0, [sp, #8]
  405894:	ldr	x0, [sp, #8]
  405898:	ldr	x0, [x0]
  40589c:	cmp	x0, #0x0
  4058a0:	b.eq	4058b4 <sqrt@plt+0x3d54>  // b.none
  4058a4:	ldr	x0, [sp, #8]
  4058a8:	ldr	x0, [x0]
  4058ac:	add	x0, x0, #0x4
  4058b0:	b	4058b8 <sqrt@plt+0x3d58>
  4058b4:	mov	x0, #0x0                   	// #0
  4058b8:	add	sp, sp, #0x10
  4058bc:	ret
  4058c0:	sub	sp, sp, #0x10
  4058c4:	str	x0, [sp, #8]
  4058c8:	ldr	x0, [sp, #8]
  4058cc:	ldr	x0, [x0, #8]
  4058d0:	add	sp, sp, #0x10
  4058d4:	ret
  4058d8:	stp	x29, x30, [sp, #-336]!
  4058dc:	mov	x29, sp
  4058e0:	str	x0, [sp, #40]
  4058e4:	str	w1, [sp, #36]
  4058e8:	str	x2, [sp, #24]
  4058ec:	add	x0, sp, #0x40
  4058f0:	mov	x1, x0
  4058f4:	ldr	w0, [sp, #36]
  4058f8:	bl	409c38 <_ZdlPvm@@Base+0x248>
  4058fc:	lsr	w0, w0, #31
  405900:	and	w0, w0, #0xff
  405904:	cmp	w0, #0x0
  405908:	b.eq	405950 <sqrt@plt+0x3df0>  // b.none
  40590c:	add	x0, sp, #0xc0
  405910:	ldr	x1, [sp, #24]
  405914:	bl	407560 <sqrt@plt+0x5a00>
  405918:	bl	4019d0 <__errno_location@plt>
  40591c:	ldr	w0, [x0]
  405920:	bl	4018c0 <strerror@plt>
  405924:	mov	x1, x0
  405928:	add	x0, sp, #0xd0
  40592c:	bl	407560 <sqrt@plt+0x5a00>
  405930:	add	x2, sp, #0xd0
  405934:	add	x1, sp, #0xc0
  405938:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40593c:	add	x3, x0, #0x3d8
  405940:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405944:	add	x0, x0, #0x1f8
  405948:	bl	407cf0 <sqrt@plt+0x6190>
  40594c:	b	405cbc <sqrt@plt+0x415c>
  405950:	ldr	w0, [sp, #80]
  405954:	and	w0, w0, #0xf000
  405958:	cmp	w0, #0x8, lsl #12
  40595c:	b.eq	405990 <sqrt@plt+0x3e30>  // b.none
  405960:	add	x0, sp, #0xe0
  405964:	ldr	x1, [sp, #24]
  405968:	bl	407560 <sqrt@plt+0x5a00>
  40596c:	add	x1, sp, #0xe0
  405970:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405974:	add	x3, x0, #0x3d8
  405978:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40597c:	add	x2, x0, #0x3d8
  405980:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405984:	add	x0, x0, #0x210
  405988:	bl	407cf0 <sqrt@plt+0x6190>
  40598c:	b	405cbc <sqrt@plt+0x415c>
  405990:	ldr	x0, [sp, #112]
  405994:	str	w0, [sp, #332]
  405998:	ldr	w0, [sp, #332]
  40599c:	add	w0, w0, #0x5
  4059a0:	sxtw	x0, w0
  4059a4:	bl	401760 <_Znam@plt>
  4059a8:	mov	x1, x0
  4059ac:	ldr	x0, [sp, #40]
  4059b0:	str	x1, [x0]
  4059b4:	ldr	x0, [sp, #40]
  4059b8:	ldr	x0, [x0]
  4059bc:	add	x0, x0, #0x4
  4059c0:	ldrsw	x1, [sp, #332]
  4059c4:	mov	x2, x1
  4059c8:	mov	x1, x0
  4059cc:	ldr	w0, [sp, #36]
  4059d0:	bl	4018b0 <read@plt>
  4059d4:	str	w0, [sp, #320]
  4059d8:	ldr	w0, [sp, #320]
  4059dc:	cmp	w0, #0x0
  4059e0:	b.ge	405a28 <sqrt@plt+0x3ec8>  // b.tcont
  4059e4:	add	x0, sp, #0xf0
  4059e8:	ldr	x1, [sp, #24]
  4059ec:	bl	407560 <sqrt@plt+0x5a00>
  4059f0:	bl	4019d0 <__errno_location@plt>
  4059f4:	ldr	w0, [x0]
  4059f8:	bl	4018c0 <strerror@plt>
  4059fc:	mov	x1, x0
  405a00:	add	x0, sp, #0x100
  405a04:	bl	407560 <sqrt@plt+0x5a00>
  405a08:	add	x2, sp, #0x100
  405a0c:	add	x1, sp, #0xf0
  405a10:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405a14:	add	x3, x0, #0x3d8
  405a18:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405a1c:	add	x0, x0, #0x230
  405a20:	bl	407cf0 <sqrt@plt+0x6190>
  405a24:	b	405c98 <sqrt@plt+0x4138>
  405a28:	ldr	w1, [sp, #320]
  405a2c:	ldr	w0, [sp, #332]
  405a30:	cmp	w1, w0
  405a34:	b.eq	405a68 <sqrt@plt+0x3f08>  // b.none
  405a38:	add	x0, sp, #0x110
  405a3c:	ldr	x1, [sp, #24]
  405a40:	bl	407560 <sqrt@plt+0x5a00>
  405a44:	add	x1, sp, #0x110
  405a48:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405a4c:	add	x3, x0, #0x3d8
  405a50:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405a54:	add	x2, x0, #0x3d8
  405a58:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405a5c:	add	x0, x0, #0x248
  405a60:	bl	407cf0 <sqrt@plt+0x6190>
  405a64:	b	405c98 <sqrt@plt+0x4138>
  405a68:	add	x0, sp, #0x3f
  405a6c:	mov	x2, #0x1                   	// #1
  405a70:	mov	x1, x0
  405a74:	ldr	w0, [sp, #36]
  405a78:	bl	4018b0 <read@plt>
  405a7c:	str	w0, [sp, #320]
  405a80:	ldr	w0, [sp, #320]
  405a84:	cmp	w0, #0x0
  405a88:	b.eq	405abc <sqrt@plt+0x3f5c>  // b.none
  405a8c:	add	x0, sp, #0x120
  405a90:	ldr	x1, [sp, #24]
  405a94:	bl	407560 <sqrt@plt+0x5a00>
  405a98:	add	x1, sp, #0x120
  405a9c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405aa0:	add	x3, x0, #0x3d8
  405aa4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405aa8:	add	x2, x0, #0x3d8
  405aac:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405ab0:	add	x0, x0, #0x260
  405ab4:	bl	407cf0 <sqrt@plt+0x6190>
  405ab8:	b	405c98 <sqrt@plt+0x4138>
  405abc:	ldr	x0, [sp, #40]
  405ac0:	ldr	x0, [x0]
  405ac4:	add	x3, x0, #0x4
  405ac8:	ldr	w2, [sp, #332]
  405acc:	ldr	w1, [sp, #332]
  405ad0:	mov	w0, #0x400                 	// #1024
  405ad4:	cmp	w2, #0x400
  405ad8:	csel	w0, w1, w0, le
  405adc:	sxtw	x0, w0
  405ae0:	mov	x2, x0
  405ae4:	mov	w1, #0x0                   	// #0
  405ae8:	mov	x0, x3
  405aec:	bl	401910 <memchr@plt>
  405af0:	cmp	x0, #0x0
  405af4:	b.eq	405b28 <sqrt@plt+0x3fc8>  // b.none
  405af8:	add	x0, sp, #0x130
  405afc:	ldr	x1, [sp, #24]
  405b00:	bl	407560 <sqrt@plt+0x5a00>
  405b04:	add	x1, sp, #0x130
  405b08:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405b0c:	add	x3, x0, #0x3d8
  405b10:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  405b14:	add	x2, x0, #0x3d8
  405b18:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405b1c:	add	x0, x0, #0x278
  405b20:	bl	407cf0 <sqrt@plt+0x6190>
  405b24:	b	405c98 <sqrt@plt+0x4138>
  405b28:	ldr	w0, [sp, #36]
  405b2c:	bl	401a00 <close@plt>
  405b30:	ldr	x0, [sp, #40]
  405b34:	ldr	x0, [x0]
  405b38:	add	x0, x0, #0x3
  405b3c:	mov	w1, #0xa                   	// #10
  405b40:	strb	w1, [x0]
  405b44:	mov	w0, #0x4                   	// #4
  405b48:	str	w0, [sp, #328]
  405b4c:	mov	w0, #0x4                   	// #4
  405b50:	str	w0, [sp, #324]
  405b54:	ldr	w0, [sp, #332]
  405b58:	add	w0, w0, #0x3
  405b5c:	ldr	w1, [sp, #328]
  405b60:	cmp	w1, w0
  405b64:	b.gt	405c40 <sqrt@plt+0x40e0>
  405b68:	ldr	x0, [sp, #40]
  405b6c:	ldr	x1, [x0]
  405b70:	ldrsw	x0, [sp, #328]
  405b74:	add	x0, x1, x0
  405b78:	ldrb	w0, [x0]
  405b7c:	cmp	w0, #0xd
  405b80:	b.ne	405bec <sqrt@plt+0x408c>  // b.any
  405b84:	ldr	x0, [sp, #40]
  405b88:	ldr	x1, [x0]
  405b8c:	ldr	w0, [sp, #328]
  405b90:	add	w0, w0, #0x1
  405b94:	str	w0, [sp, #328]
  405b98:	ldrsw	x0, [sp, #328]
  405b9c:	add	x0, x1, x0
  405ba0:	ldrb	w0, [x0]
  405ba4:	cmp	w0, #0xa
  405ba8:	cset	w0, ne  // ne = any
  405bac:	and	w0, w0, #0xff
  405bb0:	cmp	w0, #0x0
  405bb4:	b.eq	405be0 <sqrt@plt+0x4080>  // b.none
  405bb8:	ldr	x0, [sp, #40]
  405bbc:	ldr	x1, [x0]
  405bc0:	ldr	w0, [sp, #324]
  405bc4:	add	w2, w0, #0x1
  405bc8:	str	w2, [sp, #324]
  405bcc:	sxtw	x0, w0
  405bd0:	add	x0, x1, x0
  405bd4:	mov	w1, #0xd                   	// #13
  405bd8:	strb	w1, [x0]
  405bdc:	b	405bec <sqrt@plt+0x408c>
  405be0:	ldr	w0, [sp, #332]
  405be4:	sub	w0, w0, #0x1
  405be8:	str	w0, [sp, #332]
  405bec:	ldr	w1, [sp, #328]
  405bf0:	ldr	w0, [sp, #324]
  405bf4:	cmp	w1, w0
  405bf8:	b.eq	405c24 <sqrt@plt+0x40c4>  // b.none
  405bfc:	ldr	x0, [sp, #40]
  405c00:	ldr	x1, [x0]
  405c04:	ldrsw	x0, [sp, #328]
  405c08:	add	x1, x1, x0
  405c0c:	ldr	x0, [sp, #40]
  405c10:	ldr	x2, [x0]
  405c14:	ldrsw	x0, [sp, #324]
  405c18:	add	x0, x2, x0
  405c1c:	ldrb	w1, [x1]
  405c20:	strb	w1, [x0]
  405c24:	ldr	w0, [sp, #328]
  405c28:	add	w0, w0, #0x1
  405c2c:	str	w0, [sp, #328]
  405c30:	ldr	w0, [sp, #324]
  405c34:	add	w0, w0, #0x1
  405c38:	str	w0, [sp, #324]
  405c3c:	b	405b54 <sqrt@plt+0x3ff4>
  405c40:	ldr	x0, [sp, #40]
  405c44:	ldr	x1, [x0]
  405c48:	ldrsw	x0, [sp, #332]
  405c4c:	add	x0, x0, #0x4
  405c50:	add	x1, x1, x0
  405c54:	ldr	x0, [sp, #40]
  405c58:	str	x1, [x0, #8]
  405c5c:	ldr	x0, [sp, #40]
  405c60:	ldr	x0, [x0, #8]
  405c64:	sub	x0, x0, #0x1
  405c68:	ldrb	w0, [x0]
  405c6c:	cmp	w0, #0xa
  405c70:	b.eq	405c90 <sqrt@plt+0x4130>  // b.none
  405c74:	ldr	x0, [sp, #40]
  405c78:	ldr	x0, [x0, #8]
  405c7c:	add	x2, x0, #0x1
  405c80:	ldr	x1, [sp, #40]
  405c84:	str	x2, [x1, #8]
  405c88:	mov	w1, #0xa                   	// #10
  405c8c:	strb	w1, [x0]
  405c90:	mov	w0, #0x1                   	// #1
  405c94:	b	405cc8 <sqrt@plt+0x4168>
  405c98:	ldr	x0, [sp, #40]
  405c9c:	ldr	x0, [x0]
  405ca0:	cmp	x0, #0x0
  405ca4:	b.eq	405cb4 <sqrt@plt+0x4154>  // b.none
  405ca8:	ldr	x0, [sp, #40]
  405cac:	ldr	x0, [x0]
  405cb0:	bl	4019c0 <_ZdaPv@plt>
  405cb4:	ldr	x0, [sp, #40]
  405cb8:	str	xzr, [x0]
  405cbc:	ldr	w0, [sp, #36]
  405cc0:	bl	401a00 <close@plt>
  405cc4:	mov	w0, #0x0                   	// #0
  405cc8:	ldp	x29, x30, [sp], #336
  405ccc:	ret
  405cd0:	stp	x29, x30, [sp, #-96]!
  405cd4:	mov	x29, sp
  405cd8:	stp	x19, x20, [sp, #16]
  405cdc:	str	x0, [sp, #56]
  405ce0:	str	x1, [sp, #48]
  405ce4:	str	w2, [sp, #44]
  405ce8:	str	x3, [sp, #32]
  405cec:	str	w4, [sp, #40]
  405cf0:	ldr	x0, [sp, #56]
  405cf4:	ldr	x1, [sp, #32]
  405cf8:	str	x1, [x0]
  405cfc:	ldr	x0, [sp, #56]
  405d00:	ldr	w1, [sp, #40]
  405d04:	str	w1, [x0, #8]
  405d08:	ldr	x0, [sp, #56]
  405d0c:	str	xzr, [x0, #16]
  405d10:	ldr	x0, [sp, #56]
  405d14:	str	wzr, [x0, #24]
  405d18:	ldrsw	x0, [sp, #44]
  405d1c:	ldr	x1, [sp, #48]
  405d20:	add	x0, x1, x0
  405d24:	str	x0, [sp, #72]
  405d28:	str	wzr, [sp, #92]
  405d2c:	ldr	x0, [sp, #48]
  405d30:	str	x0, [sp, #80]
  405d34:	ldr	x1, [sp, #80]
  405d38:	ldr	x0, [sp, #72]
  405d3c:	cmp	x1, x0
  405d40:	b.cs	405dc0 <sqrt@plt+0x4260>  // b.hs, b.nlast
  405d44:	ldr	x0, [sp, #80]
  405d48:	ldrb	w0, [x0]
  405d4c:	mov	w2, w0
  405d50:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  405d54:	add	x1, x0, #0x2b0
  405d58:	sxtw	x0, w2
  405d5c:	ldrb	w0, [x1, x0]
  405d60:	cmp	w0, #0x0
  405d64:	b.eq	405db0 <sqrt@plt+0x4250>  // b.none
  405d68:	ldr	x0, [sp, #80]
  405d6c:	add	x0, x0, #0x1
  405d70:	ldrb	w0, [x0]
  405d74:	cmp	w0, #0x0
  405d78:	b.eq	405da4 <sqrt@plt+0x4244>  // b.none
  405d7c:	ldr	x0, [sp, #80]
  405d80:	add	x0, x0, #0x1
  405d84:	ldrb	w0, [x0]
  405d88:	mov	w2, w0
  405d8c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  405d90:	add	x1, x0, #0x2b0
  405d94:	sxtw	x0, w2
  405d98:	ldrb	w0, [x1, x0]
  405d9c:	cmp	w0, #0x0
  405da0:	b.ne	405db0 <sqrt@plt+0x4250>  // b.any
  405da4:	ldr	w0, [sp, #92]
  405da8:	add	w0, w0, #0x1
  405dac:	str	w0, [sp, #92]
  405db0:	ldr	x0, [sp, #80]
  405db4:	add	x0, x0, #0x1
  405db8:	str	x0, [sp, #80]
  405dbc:	b	405d34 <sqrt@plt+0x41d4>
  405dc0:	ldr	w0, [sp, #92]
  405dc4:	cmp	w0, #0x0
  405dc8:	b.eq	405f7c <sqrt@plt+0x441c>  // b.none
  405dcc:	ldrsw	x0, [sp, #92]
  405dd0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  405dd4:	cmp	x0, x1
  405dd8:	b.hi	405dfc <sqrt@plt+0x429c>  // b.pmore
  405ddc:	lsl	x0, x0, #3
  405de0:	bl	401760 <_Znam@plt>
  405de4:	mov	x1, x0
  405de8:	ldr	x0, [sp, #56]
  405dec:	str	x1, [x0, #16]
  405df0:	ldr	x0, [sp, #48]
  405df4:	str	x0, [sp, #80]
  405df8:	b	405e00 <sqrt@plt+0x42a0>
  405dfc:	bl	4019f0 <__cxa_throw_bad_array_new_length@plt>
  405e00:	ldr	x1, [sp, #80]
  405e04:	ldr	x0, [sp, #72]
  405e08:	cmp	x1, x0
  405e0c:	b.cs	405e44 <sqrt@plt+0x42e4>  // b.hs, b.nlast
  405e10:	ldr	x0, [sp, #80]
  405e14:	ldrb	w0, [x0]
  405e18:	mov	w2, w0
  405e1c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  405e20:	add	x1, x0, #0x2b0
  405e24:	sxtw	x0, w2
  405e28:	ldrb	w0, [x1, x0]
  405e2c:	cmp	w0, #0x0
  405e30:	b.ne	405e44 <sqrt@plt+0x42e4>  // b.any
  405e34:	ldr	x0, [sp, #80]
  405e38:	add	x0, x0, #0x1
  405e3c:	str	x0, [sp, #80]
  405e40:	b	405e00 <sqrt@plt+0x42a0>
  405e44:	ldr	x1, [sp, #80]
  405e48:	ldr	x0, [sp, #72]
  405e4c:	cmp	x1, x0
  405e50:	b.eq	405ef8 <sqrt@plt+0x4398>  // b.none
  405e54:	ldr	x0, [sp, #80]
  405e58:	str	x0, [sp, #64]
  405e5c:	ldr	x1, [sp, #80]
  405e60:	ldr	x0, [sp, #72]
  405e64:	cmp	x1, x0
  405e68:	b.cs	405ea0 <sqrt@plt+0x4340>  // b.hs, b.nlast
  405e6c:	ldr	x0, [sp, #80]
  405e70:	ldrb	w0, [x0]
  405e74:	mov	w2, w0
  405e78:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  405e7c:	add	x1, x0, #0x2b0
  405e80:	sxtw	x0, w2
  405e84:	ldrb	w0, [x1, x0]
  405e88:	cmp	w0, #0x0
  405e8c:	b.eq	405ea0 <sqrt@plt+0x4340>  // b.none
  405e90:	ldr	x0, [sp, #80]
  405e94:	add	x0, x0, #0x1
  405e98:	str	x0, [sp, #80]
  405e9c:	b	405e5c <sqrt@plt+0x42fc>
  405ea0:	mov	x0, #0x410                 	// #1040
  405ea4:	bl	409934 <_Znwm@@Base>
  405ea8:	mov	x19, x0
  405eac:	ldr	x1, [sp, #80]
  405eb0:	ldr	x0, [sp, #64]
  405eb4:	sub	x0, x1, x0
  405eb8:	mov	w2, w0
  405ebc:	ldr	x1, [sp, #64]
  405ec0:	mov	x0, x19
  405ec4:	bl	404da8 <sqrt@plt+0x3248>
  405ec8:	ldr	x0, [sp, #56]
  405ecc:	ldr	x1, [x0, #16]
  405ed0:	ldr	x0, [sp, #56]
  405ed4:	ldr	w0, [x0, #24]
  405ed8:	add	w3, w0, #0x1
  405edc:	ldr	x2, [sp, #56]
  405ee0:	str	w3, [x2, #24]
  405ee4:	sxtw	x0, w0
  405ee8:	lsl	x0, x0, #3
  405eec:	add	x0, x1, x0
  405ef0:	str	x19, [x0]
  405ef4:	b	405e00 <sqrt@plt+0x42a0>
  405ef8:	nop
  405efc:	ldr	x0, [sp, #56]
  405f00:	ldr	w0, [x0, #24]
  405f04:	ldr	w1, [sp, #92]
  405f08:	cmp	w1, w0
  405f0c:	cset	w0, ge  // ge = tcont
  405f10:	and	w0, w0, #0xff
  405f14:	mov	w3, w0
  405f18:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  405f1c:	add	x2, x0, #0x1d8
  405f20:	mov	w1, #0x17f                 	// #383
  405f24:	mov	w0, w3
  405f28:	bl	402380 <sqrt@plt+0x820>
  405f2c:	ldr	x0, [sp, #56]
  405f30:	ldr	w0, [x0, #24]
  405f34:	cmp	w0, #0x0
  405f38:	b.ne	405f80 <sqrt@plt+0x4420>  // b.any
  405f3c:	ldr	x0, [sp, #56]
  405f40:	ldr	x0, [x0, #16]
  405f44:	cmp	x0, #0x0
  405f48:	b.eq	405f58 <sqrt@plt+0x43f8>  // b.none
  405f4c:	ldr	x0, [sp, #56]
  405f50:	ldr	x0, [x0, #16]
  405f54:	bl	4019c0 <_ZdaPv@plt>
  405f58:	ldr	x0, [sp, #56]
  405f5c:	str	xzr, [x0, #16]
  405f60:	b	405f80 <sqrt@plt+0x4420>
  405f64:	mov	x20, x0
  405f68:	mov	x1, #0x410                 	// #1040
  405f6c:	mov	x0, x19
  405f70:	bl	4099f0 <_ZdlPvm@@Base>
  405f74:	mov	x0, x20
  405f78:	bl	401ae0 <_Unwind_Resume@plt>
  405f7c:	nop
  405f80:	ldp	x19, x20, [sp, #16]
  405f84:	ldp	x29, x30, [sp], #96
  405f88:	ret
  405f8c:	stp	x29, x30, [sp, #-64]!
  405f90:	mov	x29, sp
  405f94:	str	x19, [sp, #16]
  405f98:	str	x0, [sp, #40]
  405f9c:	str	wzr, [sp, #60]
  405fa0:	ldr	x0, [sp, #40]
  405fa4:	ldr	w0, [x0, #24]
  405fa8:	ldr	w1, [sp, #60]
  405fac:	cmp	w1, w0
  405fb0:	b.ge	405ff8 <sqrt@plt+0x4498>  // b.tcont
  405fb4:	ldr	x0, [sp, #40]
  405fb8:	ldr	x1, [x0, #16]
  405fbc:	ldrsw	x0, [sp, #60]
  405fc0:	lsl	x0, x0, #3
  405fc4:	add	x0, x1, x0
  405fc8:	ldr	x19, [x0]
  405fcc:	cmp	x19, #0x0
  405fd0:	b.eq	405fe8 <sqrt@plt+0x4488>  // b.none
  405fd4:	mov	x0, x19
  405fd8:	bl	40519c <sqrt@plt+0x363c>
  405fdc:	mov	x1, #0x410                 	// #1040
  405fe0:	mov	x0, x19
  405fe4:	bl	4099f0 <_ZdlPvm@@Base>
  405fe8:	ldr	w0, [sp, #60]
  405fec:	add	w0, w0, #0x1
  405ff0:	str	w0, [sp, #60]
  405ff4:	b	405fa0 <sqrt@plt+0x4440>
  405ff8:	ldr	x0, [sp, #40]
  405ffc:	ldr	x0, [x0, #16]
  406000:	cmp	x0, #0x0
  406004:	b.eq	406014 <sqrt@plt+0x44b4>  // b.none
  406008:	ldr	x0, [sp, #40]
  40600c:	ldr	x0, [x0, #16]
  406010:	bl	4019c0 <_ZdaPv@plt>
  406014:	nop
  406018:	ldr	x19, [sp, #16]
  40601c:	ldp	x29, x30, [sp], #64
  406020:	ret
  406024:	stp	x29, x30, [sp, #-96]!
  406028:	mov	x29, sp
  40602c:	str	x0, [sp, #56]
  406030:	str	x1, [sp, #48]
  406034:	str	x2, [sp, #40]
  406038:	str	x3, [sp, #32]
  40603c:	str	x4, [sp, #24]
  406040:	ldr	x1, [sp, #40]
  406044:	ldr	x0, [sp, #48]
  406048:	sub	x0, x1, x0
  40604c:	cmp	x0, #0x0
  406050:	cset	w0, gt
  406054:	and	w0, w0, #0xff
  406058:	mov	w3, w0
  40605c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406060:	add	x2, x0, #0x1d8
  406064:	mov	w1, #0x190                 	// #400
  406068:	mov	w0, w3
  40606c:	bl	402380 <sqrt@plt+0x820>
  406070:	ldr	x0, [sp, #48]
  406074:	sub	x0, x0, #0x1
  406078:	ldrb	w0, [x0]
  40607c:	cmp	w0, #0xa
  406080:	cset	w0, eq  // eq = none
  406084:	and	w0, w0, #0xff
  406088:	mov	w3, w0
  40608c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406090:	add	x2, x0, #0x1d8
  406094:	mov	w1, #0x191                 	// #401
  406098:	mov	w0, w3
  40609c:	bl	402380 <sqrt@plt+0x820>
  4060a0:	ldr	x0, [sp, #40]
  4060a4:	sub	x0, x0, #0x1
  4060a8:	ldrb	w0, [x0]
  4060ac:	cmp	w0, #0xa
  4060b0:	cset	w0, eq  // eq = none
  4060b4:	and	w0, w0, #0xff
  4060b8:	mov	w3, w0
  4060bc:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4060c0:	add	x2, x0, #0x1d8
  4060c4:	mov	w1, #0x192                 	// #402
  4060c8:	mov	w0, w3
  4060cc:	bl	402380 <sqrt@plt+0x820>
  4060d0:	ldr	x0, [sp, #56]
  4060d4:	ldr	w0, [x0, #24]
  4060d8:	cmp	w0, #0x0
  4060dc:	b.ne	4060e8 <sqrt@plt+0x4588>  // b.any
  4060e0:	mov	w0, #0x0                   	// #0
  4060e4:	b	406218 <sqrt@plt+0x46b8>
  4060e8:	ldr	x0, [sp, #56]
  4060ec:	ldr	x0, [x0, #16]
  4060f0:	ldr	x0, [x0]
  4060f4:	add	x1, sp, #0x40
  4060f8:	mov	x4, x1
  4060fc:	ldr	x3, [sp, #40]
  406100:	ldr	x2, [sp, #48]
  406104:	mov	x1, x0
  406108:	ldr	x0, [sp, #56]
  40610c:	bl	4051d0 <sqrt@plt+0x3670>
  406110:	str	x0, [sp, #80]
  406114:	ldr	x0, [sp, #80]
  406118:	cmp	x0, #0x0
  40611c:	b.ne	406128 <sqrt@plt+0x45c8>  // b.any
  406120:	mov	w0, #0x0                   	// #0
  406124:	b	406218 <sqrt@plt+0x46b8>
  406128:	ldr	x0, [sp, #56]
  40612c:	ldr	x0, [x0, #16]
  406130:	ldr	x0, [x0]
  406134:	bl	406634 <sqrt@plt+0x4ad4>
  406138:	sxtw	x0, w0
  40613c:	ldr	x1, [sp, #80]
  406140:	add	x0, x1, x0
  406144:	mov	x1, x0
  406148:	ldr	x0, [sp, #40]
  40614c:	bl	40538c <sqrt@plt+0x382c>
  406150:	str	x0, [sp, #72]
  406154:	mov	w0, #0x1                   	// #1
  406158:	str	w0, [sp, #92]
  40615c:	ldr	x0, [sp, #56]
  406160:	ldr	w0, [x0, #24]
  406164:	ldr	w1, [sp, #92]
  406168:	cmp	w1, w0
  40616c:	b.ge	4061cc <sqrt@plt+0x466c>  // b.tcont
  406170:	ldr	x0, [sp, #56]
  406174:	ldr	x1, [x0, #16]
  406178:	ldrsw	x0, [sp, #92]
  40617c:	lsl	x0, x0, #3
  406180:	add	x0, x1, x0
  406184:	ldr	x0, [x0]
  406188:	ldr	x1, [sp, #64]
  40618c:	mov	x4, #0x0                   	// #0
  406190:	ldr	x3, [sp, #72]
  406194:	mov	x2, x1
  406198:	mov	x1, x0
  40619c:	ldr	x0, [sp, #56]
  4061a0:	bl	4051d0 <sqrt@plt+0x3670>
  4061a4:	cmp	x0, #0x0
  4061a8:	cset	w0, eq  // eq = none
  4061ac:	and	w0, w0, #0xff
  4061b0:	cmp	w0, #0x0
  4061b4:	b.ne	4061c8 <sqrt@plt+0x4668>  // b.any
  4061b8:	ldr	w0, [sp, #92]
  4061bc:	add	w0, w0, #0x1
  4061c0:	str	w0, [sp, #92]
  4061c4:	b	40615c <sqrt@plt+0x45fc>
  4061c8:	nop
  4061cc:	ldr	x0, [sp, #56]
  4061d0:	ldr	w0, [x0, #24]
  4061d4:	ldr	w1, [sp, #92]
  4061d8:	cmp	w1, w0
  4061dc:	b.lt	40620c <sqrt@plt+0x46ac>  // b.tstop
  4061e0:	ldr	x1, [sp, #64]
  4061e4:	ldr	x0, [sp, #32]
  4061e8:	str	x1, [x0]
  4061ec:	ldr	x0, [sp, #64]
  4061f0:	ldr	x1, [sp, #72]
  4061f4:	sub	x0, x1, x0
  4061f8:	mov	w1, w0
  4061fc:	ldr	x0, [sp, #24]
  406200:	str	w1, [x0]
  406204:	mov	w0, #0x1                   	// #1
  406208:	b	406218 <sqrt@plt+0x46b8>
  40620c:	ldr	x0, [sp, #72]
  406210:	str	x0, [sp, #48]
  406214:	b	4060e8 <sqrt@plt+0x4588>
  406218:	ldp	x29, x30, [sp], #96
  40621c:	ret
  406220:	stp	x29, x30, [sp, #-64]!
  406224:	mov	x29, sp
  406228:	stp	x19, x20, [sp, #16]
  40622c:	str	w0, [sp, #44]
  406230:	str	x1, [sp, #32]
  406234:	str	w2, [sp, #40]
  406238:	mov	x0, #0x30                  	// #48
  40623c:	bl	409934 <_Znwm@@Base>
  406240:	mov	x19, x0
  406244:	ldr	w2, [sp, #40]
  406248:	ldr	x1, [sp, #32]
  40624c:	mov	x0, x19
  406250:	bl	4062c8 <sqrt@plt+0x4768>
  406254:	str	x19, [sp, #56]
  406258:	ldr	w1, [sp, #44]
  40625c:	ldr	x0, [sp, #56]
  406260:	bl	406378 <sqrt@plt+0x4818>
  406264:	cmp	w0, #0x0
  406268:	cset	w0, eq  // eq = none
  40626c:	and	w0, w0, #0xff
  406270:	cmp	w0, #0x0
  406274:	b.eq	40629c <sqrt@plt+0x473c>  // b.none
  406278:	ldr	x0, [sp, #56]
  40627c:	cmp	x0, #0x0
  406280:	b.eq	406294 <sqrt@plt+0x4734>  // b.none
  406284:	ldr	x1, [x0]
  406288:	add	x1, x1, #0x10
  40628c:	ldr	x1, [x1]
  406290:	blr	x1
  406294:	mov	x0, #0x0                   	// #0
  406298:	b	4062bc <sqrt@plt+0x475c>
  40629c:	ldr	x0, [sp, #56]
  4062a0:	b	4062bc <sqrt@plt+0x475c>
  4062a4:	mov	x20, x0
  4062a8:	mov	x1, #0x30                  	// #48
  4062ac:	mov	x0, x19
  4062b0:	bl	4099f0 <_ZdlPvm@@Base>
  4062b4:	mov	x0, x20
  4062b8:	bl	401ae0 <_Unwind_Resume@plt>
  4062bc:	ldp	x19, x20, [sp, #16]
  4062c0:	ldp	x29, x30, [sp], #64
  4062c4:	ret
  4062c8:	stp	x29, x30, [sp, #-48]!
  4062cc:	mov	x29, sp
  4062d0:	str	x0, [sp, #40]
  4062d4:	str	x1, [sp, #32]
  4062d8:	str	w2, [sp, #28]
  4062dc:	ldr	x0, [sp, #40]
  4062e0:	ldr	w2, [sp, #28]
  4062e4:	ldr	x1, [sp, #32]
  4062e8:	bl	406adc <sqrt@plt+0x4f7c>
  4062ec:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4062f0:	add	x1, x0, #0x2d0
  4062f4:	ldr	x0, [sp, #40]
  4062f8:	str	x1, [x0]
  4062fc:	ldr	x0, [sp, #40]
  406300:	add	x0, x0, #0x20
  406304:	bl	405834 <sqrt@plt+0x3cd4>
  406308:	nop
  40630c:	ldp	x29, x30, [sp], #48
  406310:	ret
  406314:	stp	x29, x30, [sp, #-32]!
  406318:	mov	x29, sp
  40631c:	str	x0, [sp, #24]
  406320:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406324:	add	x1, x0, #0x2d0
  406328:	ldr	x0, [sp, #24]
  40632c:	str	x1, [x0]
  406330:	ldr	x0, [sp, #24]
  406334:	add	x0, x0, #0x20
  406338:	bl	405858 <sqrt@plt+0x3cf8>
  40633c:	ldr	x0, [sp, #24]
  406340:	bl	406b34 <sqrt@plt+0x4fd4>
  406344:	nop
  406348:	ldp	x29, x30, [sp], #32
  40634c:	ret
  406350:	stp	x29, x30, [sp, #-32]!
  406354:	mov	x29, sp
  406358:	str	x0, [sp, #24]
  40635c:	ldr	x0, [sp, #24]
  406360:	bl	406314 <sqrt@plt+0x47b4>
  406364:	mov	x1, #0x30                  	// #48
  406368:	ldr	x0, [sp, #24]
  40636c:	bl	4099f0 <_ZdlPvm@@Base>
  406370:	ldp	x29, x30, [sp], #32
  406374:	ret
  406378:	stp	x29, x30, [sp, #-32]!
  40637c:	mov	x29, sp
  406380:	str	x0, [sp, #24]
  406384:	str	w1, [sp, #20]
  406388:	ldr	x0, [sp, #24]
  40638c:	add	x3, x0, #0x20
  406390:	ldr	x0, [sp, #24]
  406394:	ldr	x0, [x0, #8]
  406398:	mov	x2, x0
  40639c:	ldr	w1, [sp, #20]
  4063a0:	mov	x0, x3
  4063a4:	bl	4058d8 <sqrt@plt+0x3d78>
  4063a8:	ldp	x29, x30, [sp], #32
  4063ac:	ret
  4063b0:	stp	x29, x30, [sp, #-48]!
  4063b4:	mov	x29, sp
  4063b8:	str	x19, [sp, #16]
  4063bc:	str	x0, [sp, #40]
  4063c0:	str	x1, [sp, #32]
  4063c4:	mov	x0, #0x20                  	// #32
  4063c8:	bl	409934 <_Znwm@@Base>
  4063cc:	mov	x19, x0
  4063d0:	ldr	x2, [sp, #32]
  4063d4:	ldr	x1, [sp, #40]
  4063d8:	mov	x0, x19
  4063dc:	bl	4063f0 <sqrt@plt+0x4890>
  4063e0:	mov	x0, x19
  4063e4:	ldr	x19, [sp, #16]
  4063e8:	ldp	x29, x30, [sp], #48
  4063ec:	ret
  4063f0:	stp	x29, x30, [sp, #-48]!
  4063f4:	mov	x29, sp
  4063f8:	str	x0, [sp, #40]
  4063fc:	str	x1, [sp, #32]
  406400:	str	x2, [sp, #24]
  406404:	ldr	x0, [sp, #40]
  406408:	bl	404b80 <sqrt@plt+0x3020>
  40640c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406410:	add	x1, x0, #0x2a8
  406414:	ldr	x0, [sp, #40]
  406418:	str	x1, [x0]
  40641c:	ldr	x0, [sp, #40]
  406420:	ldr	x1, [sp, #32]
  406424:	str	x1, [x0, #16]
  406428:	ldr	x0, [sp, #40]
  40642c:	str	wzr, [x0, #24]
  406430:	nop
  406434:	ldp	x29, x30, [sp], #48
  406438:	ret
  40643c:	stp	x29, x30, [sp, #-32]!
  406440:	mov	x29, sp
  406444:	str	x0, [sp, #24]
  406448:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40644c:	add	x1, x0, #0x2a8
  406450:	ldr	x0, [sp, #24]
  406454:	str	x1, [x0]
  406458:	ldr	x0, [sp, #24]
  40645c:	bl	406bf0 <sqrt@plt+0x5090>
  406460:	nop
  406464:	ldp	x29, x30, [sp], #32
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-32]!
  406470:	mov	x29, sp
  406474:	str	x0, [sp, #24]
  406478:	ldr	x0, [sp, #24]
  40647c:	bl	40643c <sqrt@plt+0x48dc>
  406480:	mov	x1, #0x20                  	// #32
  406484:	ldr	x0, [sp, #24]
  406488:	bl	4099f0 <_ZdlPvm@@Base>
  40648c:	ldp	x29, x30, [sp], #32
  406490:	ret
  406494:	stp	x29, x30, [sp, #-96]!
  406498:	mov	x29, sp
  40649c:	str	x0, [sp, #56]
  4064a0:	str	x1, [sp, #48]
  4064a4:	str	x2, [sp, #40]
  4064a8:	str	x3, [sp, #32]
  4064ac:	str	x4, [sp, #24]
  4064b0:	ldr	x0, [sp, #56]
  4064b4:	ldr	x0, [x0, #16]
  4064b8:	add	x0, x0, #0x20
  4064bc:	bl	40588c <sqrt@plt+0x3d2c>
  4064c0:	str	x0, [sp, #88]
  4064c4:	ldr	x0, [sp, #56]
  4064c8:	ldr	x0, [x0, #16]
  4064cc:	add	x0, x0, #0x20
  4064d0:	bl	4058c0 <sqrt@plt+0x3d60>
  4064d4:	str	x0, [sp, #80]
  4064d8:	ldr	x0, [sp, #56]
  4064dc:	ldr	w0, [x0, #24]
  4064e0:	sxtw	x0, w0
  4064e4:	ldr	x1, [sp, #88]
  4064e8:	add	x0, x1, x0
  4064ec:	str	x0, [sp, #72]
  4064f0:	ldr	x1, [sp, #72]
  4064f4:	ldr	x0, [sp, #80]
  4064f8:	cmp	x1, x0
  4064fc:	b.cs	406528 <sqrt@plt+0x49c8>  // b.hs, b.nlast
  406500:	ldr	x4, [sp, #32]
  406504:	ldr	x3, [sp, #40]
  406508:	ldr	x2, [sp, #80]
  40650c:	ldr	x1, [sp, #72]
  406510:	ldr	x0, [sp, #48]
  406514:	bl	406024 <sqrt@plt+0x44c4>
  406518:	cmp	w0, #0x0
  40651c:	b.eq	406528 <sqrt@plt+0x49c8>  // b.none
  406520:	mov	w0, #0x1                   	// #1
  406524:	b	40652c <sqrt@plt+0x49cc>
  406528:	mov	w0, #0x0                   	// #0
  40652c:	cmp	w0, #0x0
  406530:	b.eq	4065b0 <sqrt@plt+0x4a50>  // b.none
  406534:	ldr	x0, [sp, #40]
  406538:	ldr	x1, [x0]
  40653c:	ldr	x0, [sp, #32]
  406540:	ldr	w0, [x0]
  406544:	sxtw	x0, w0
  406548:	add	x1, x1, x0
  40654c:	ldr	x0, [sp, #88]
  406550:	sub	x0, x1, x0
  406554:	mov	w1, w0
  406558:	ldr	x0, [sp, #56]
  40655c:	str	w1, [x0, #24]
  406560:	ldr	x0, [sp, #24]
  406564:	cmp	x0, #0x0
  406568:	b.eq	4065a8 <sqrt@plt+0x4a48>  // b.none
  40656c:	ldr	x0, [sp, #56]
  406570:	ldr	x0, [x0, #16]
  406574:	ldr	w3, [x0, #16]
  406578:	ldr	x0, [sp, #40]
  40657c:	ldr	x1, [x0]
  406580:	ldr	x0, [sp, #88]
  406584:	sub	x0, x1, x0
  406588:	mov	w1, w0
  40658c:	add	x0, sp, #0x40
  406590:	mov	w2, w1
  406594:	mov	w1, w3
  406598:	bl	404aec <sqrt@plt+0x2f8c>
  40659c:	ldr	x0, [sp, #24]
  4065a0:	ldr	x1, [sp, #64]
  4065a4:	str	x1, [x0]
  4065a8:	mov	w0, #0x1                   	// #1
  4065ac:	b	4065b4 <sqrt@plt+0x4a54>
  4065b0:	mov	w0, #0x0                   	// #0
  4065b4:	ldp	x29, x30, [sp], #96
  4065b8:	ret
  4065bc:	stp	x29, x30, [sp, #-32]!
  4065c0:	mov	x29, sp
  4065c4:	str	w0, [sp, #28]
  4065c8:	str	w1, [sp, #24]
  4065cc:	ldr	w0, [sp, #28]
  4065d0:	cmp	w0, #0x1
  4065d4:	b.ne	40660c <sqrt@plt+0x4aac>  // b.any
  4065d8:	ldr	w1, [sp, #24]
  4065dc:	mov	w0, #0xffff                	// #65535
  4065e0:	cmp	w1, w0
  4065e4:	b.ne	40660c <sqrt@plt+0x4aac>  // b.any
  4065e8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4065ec:	add	x0, x0, #0x2a0
  4065f0:	bl	407128 <sqrt@plt+0x55c8>
  4065f4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4065f8:	add	x0, x0, #0x2a8
  4065fc:	bl	406e2c <sqrt@plt+0x52cc>
  406600:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406604:	add	x0, x0, #0x6b0
  406608:	bl	404ba4 <sqrt@plt+0x3044>
  40660c:	nop
  406610:	ldp	x29, x30, [sp], #32
  406614:	ret
  406618:	stp	x29, x30, [sp, #-16]!
  40661c:	mov	x29, sp
  406620:	mov	w1, #0xffff                	// #65535
  406624:	mov	w0, #0x1                   	// #1
  406628:	bl	4065bc <sqrt@plt+0x4a5c>
  40662c:	ldp	x29, x30, [sp], #16
  406630:	ret
  406634:	sub	sp, sp, #0x10
  406638:	str	x0, [sp, #8]
  40663c:	ldr	x0, [sp, #8]
  406640:	ldr	w0, [x0, #8]
  406644:	add	sp, sp, #0x10
  406648:	ret
  40664c:	sub	sp, sp, #0x10
  406650:	str	x0, [sp, #8]
  406654:	ldr	x0, [sp, #8]
  406658:	str	xzr, [x0]
  40665c:	ldr	x0, [sp, #8]
  406660:	str	wzr, [x0, #8]
  406664:	ldr	x0, [sp, #8]
  406668:	mov	w1, #0x1                   	// #1
  40666c:	str	w1, [x0, #12]
  406670:	nop
  406674:	add	sp, sp, #0x10
  406678:	ret
  40667c:	stp	x29, x30, [sp, #-48]!
  406680:	mov	x29, sp
  406684:	str	x0, [sp, #24]
  406688:	ldr	x0, [sp, #24]
  40668c:	ldr	w0, [x0, #8]
  406690:	cmp	w0, #0x0
  406694:	cset	w0, eq  // eq = none
  406698:	and	w0, w0, #0xff
  40669c:	mov	w3, w0
  4066a0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4066a4:	add	x2, x0, #0x368
  4066a8:	mov	w1, #0x2c                  	// #44
  4066ac:	mov	w0, w3
  4066b0:	bl	402380 <sqrt@plt+0x820>
  4066b4:	ldr	x0, [sp, #24]
  4066b8:	ldr	x0, [x0]
  4066bc:	cmp	x0, #0x0
  4066c0:	b.eq	406704 <sqrt@plt+0x4ba4>  // b.none
  4066c4:	ldr	x0, [sp, #24]
  4066c8:	ldr	x0, [x0]
  4066cc:	ldr	x0, [x0, #24]
  4066d0:	str	x0, [sp, #40]
  4066d4:	ldr	x0, [sp, #24]
  4066d8:	ldr	x0, [x0]
  4066dc:	cmp	x0, #0x0
  4066e0:	b.eq	4066f4 <sqrt@plt+0x4b94>  // b.none
  4066e4:	ldr	x1, [x0]
  4066e8:	add	x1, x1, #0x10
  4066ec:	ldr	x1, [x1]
  4066f0:	blr	x1
  4066f4:	ldr	x0, [sp, #24]
  4066f8:	ldr	x1, [sp, #40]
  4066fc:	str	x1, [x0]
  406700:	b	4066b4 <sqrt@plt+0x4b54>
  406704:	nop
  406708:	ldp	x29, x30, [sp], #48
  40670c:	ret
  406710:	stp	x29, x30, [sp, #-112]!
  406714:	mov	x29, sp
  406718:	str	x0, [sp, #40]
  40671c:	str	x1, [sp, #32]
  406720:	str	w2, [sp, #28]
  406724:	ldr	x0, [sp, #40]
  406728:	ldr	w0, [x0, #12]
  40672c:	mov	w1, w0
  406730:	ldr	x0, [sp, #32]
  406734:	bl	402f38 <sqrt@plt+0x13d8>
  406738:	str	x0, [sp, #104]
  40673c:	ldr	x0, [sp, #104]
  406740:	cmp	x0, #0x0
  406744:	b.ne	4067d0 <sqrt@plt+0x4c70>  // b.any
  406748:	mov	w1, #0x0                   	// #0
  40674c:	ldr	x0, [sp, #32]
  406750:	bl	401810 <open@plt>
  406754:	str	w0, [sp, #92]
  406758:	ldr	w0, [sp, #92]
  40675c:	cmp	w0, #0x0
  406760:	b.ge	4067b4 <sqrt@plt+0x4c54>  // b.tcont
  406764:	ldr	w0, [sp, #28]
  406768:	cmp	w0, #0x0
  40676c:	b.ne	4067d0 <sqrt@plt+0x4c70>  // b.any
  406770:	add	x0, sp, #0x38
  406774:	ldr	x1, [sp, #32]
  406778:	bl	407560 <sqrt@plt+0x5a00>
  40677c:	bl	4019d0 <__errno_location@plt>
  406780:	ldr	w0, [x0]
  406784:	bl	4018c0 <strerror@plt>
  406788:	mov	x1, x0
  40678c:	add	x0, sp, #0x48
  406790:	bl	407560 <sqrt@plt+0x5a00>
  406794:	add	x2, sp, #0x48
  406798:	add	x1, sp, #0x38
  40679c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4067a0:	add	x3, x0, #0x3d8
  4067a4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4067a8:	add	x0, x0, #0x388
  4067ac:	bl	407cf0 <sqrt@plt+0x6190>
  4067b0:	b	4067d0 <sqrt@plt+0x4c70>
  4067b4:	ldr	x0, [sp, #40]
  4067b8:	ldr	w0, [x0, #12]
  4067bc:	mov	w2, w0
  4067c0:	ldr	x1, [sp, #32]
  4067c4:	ldr	w0, [sp, #92]
  4067c8:	bl	406220 <sqrt@plt+0x46c0>
  4067cc:	str	x0, [sp, #104]
  4067d0:	ldr	x0, [sp, #104]
  4067d4:	cmp	x0, #0x0
  4067d8:	b.eq	406838 <sqrt@plt+0x4cd8>  // b.none
  4067dc:	ldr	x0, [sp, #40]
  4067e0:	str	x0, [sp, #96]
  4067e4:	ldr	x0, [sp, #96]
  4067e8:	ldr	x0, [x0]
  4067ec:	cmp	x0, #0x0
  4067f0:	b.eq	406808 <sqrt@plt+0x4ca8>  // b.none
  4067f4:	ldr	x0, [sp, #96]
  4067f8:	ldr	x0, [x0]
  4067fc:	add	x0, x0, #0x18
  406800:	str	x0, [sp, #96]
  406804:	b	4067e4 <sqrt@plt+0x4c84>
  406808:	ldr	x0, [sp, #96]
  40680c:	ldr	x1, [sp, #104]
  406810:	str	x1, [x0]
  406814:	ldr	x0, [sp, #104]
  406818:	ldr	x0, [x0]
  40681c:	add	x0, x0, #0x18
  406820:	ldr	x1, [x0]
  406824:	ldr	x0, [sp, #104]
  406828:	blr	x1
  40682c:	mov	w1, w0
  406830:	ldr	x0, [sp, #40]
  406834:	str	w1, [x0, #12]
  406838:	nop
  40683c:	ldp	x29, x30, [sp], #112
  406840:	ret
  406844:	sub	sp, sp, #0x20
  406848:	str	x0, [sp, #8]
  40684c:	str	wzr, [sp, #28]
  406850:	ldr	x0, [sp, #8]
  406854:	ldr	x0, [x0]
  406858:	str	x0, [sp, #16]
  40685c:	ldr	x0, [sp, #16]
  406860:	cmp	x0, #0x0
  406864:	b.eq	406884 <sqrt@plt+0x4d24>  // b.none
  406868:	ldr	w0, [sp, #28]
  40686c:	add	w0, w0, #0x1
  406870:	str	w0, [sp, #28]
  406874:	ldr	x0, [sp, #16]
  406878:	ldr	x0, [x0, #24]
  40687c:	str	x0, [sp, #16]
  406880:	b	40685c <sqrt@plt+0x4cfc>
  406884:	ldr	w0, [sp, #28]
  406888:	add	sp, sp, #0x20
  40688c:	ret
  406890:	stp	x29, x30, [sp, #-64]!
  406894:	mov	x29, sp
  406898:	str	x19, [sp, #16]
  40689c:	str	x0, [sp, #56]
  4068a0:	str	x1, [sp, #48]
  4068a4:	str	x2, [sp, #40]
  4068a8:	ldr	x0, [sp, #56]
  4068ac:	ldr	x1, [sp, #48]
  4068b0:	str	x1, [x0]
  4068b4:	ldr	x0, [sp, #48]
  4068b8:	ldr	x1, [x0]
  4068bc:	ldr	x0, [sp, #56]
  4068c0:	str	x1, [x0, #8]
  4068c4:	ldr	x0, [sp, #56]
  4068c8:	str	xzr, [x0, #16]
  4068cc:	ldr	x0, [sp, #40]
  4068d0:	bl	409b50 <_ZdlPvm@@Base+0x160>
  4068d4:	mov	x1, x0
  4068d8:	ldr	x0, [sp, #56]
  4068dc:	str	x1, [x0, #24]
  4068e0:	ldr	x0, [sp, #56]
  4068e4:	add	x19, x0, #0x20
  4068e8:	ldr	x0, [sp, #40]
  4068ec:	bl	4017d0 <strlen@plt>
  4068f0:	mov	w2, w0
  4068f4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4068f8:	add	x0, x0, #0x230
  4068fc:	ldr	x1, [x0]
  406900:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  406904:	add	x0, x0, #0x228
  406908:	ldr	w0, [x0]
  40690c:	mov	w4, w0
  406910:	mov	x3, x1
  406914:	ldr	x1, [sp, #40]
  406918:	mov	x0, x19
  40691c:	bl	405cd0 <sqrt@plt+0x4170>
  406920:	ldr	x0, [sp, #56]
  406924:	ldr	x0, [x0]
  406928:	ldr	w1, [x0, #8]
  40692c:	ldr	x0, [sp, #56]
  406930:	ldr	x0, [x0]
  406934:	add	w1, w1, #0x1
  406938:	str	w1, [x0, #8]
  40693c:	nop
  406940:	ldr	x19, [sp, #16]
  406944:	ldp	x29, x30, [sp], #64
  406948:	ret
  40694c:	stp	x29, x30, [sp, #-32]!
  406950:	mov	x29, sp
  406954:	str	x0, [sp, #24]
  406958:	ldr	x0, [sp, #24]
  40695c:	ldr	x0, [x0]
  406960:	ldr	w1, [x0, #8]
  406964:	ldr	x0, [sp, #24]
  406968:	ldr	x0, [x0]
  40696c:	sub	w1, w1, #0x1
  406970:	str	w1, [x0, #8]
  406974:	ldr	x0, [sp, #24]
  406978:	ldr	x0, [x0, #24]
  40697c:	cmp	x0, #0x0
  406980:	b.eq	406990 <sqrt@plt+0x4e30>  // b.none
  406984:	ldr	x0, [sp, #24]
  406988:	ldr	x0, [x0, #24]
  40698c:	bl	4019c0 <_ZdaPv@plt>
  406990:	ldr	x0, [sp, #24]
  406994:	ldr	x0, [x0, #16]
  406998:	cmp	x0, #0x0
  40699c:	b.eq	4069b0 <sqrt@plt+0x4e50>  // b.none
  4069a0:	ldr	x1, [x0]
  4069a4:	add	x1, x1, #0x8
  4069a8:	ldr	x1, [x1]
  4069ac:	blr	x1
  4069b0:	ldr	x0, [sp, #24]
  4069b4:	add	x0, x0, #0x20
  4069b8:	bl	405f8c <sqrt@plt+0x442c>
  4069bc:	nop
  4069c0:	ldp	x29, x30, [sp], #32
  4069c4:	ret
  4069c8:	stp	x29, x30, [sp, #-48]!
  4069cc:	mov	x29, sp
  4069d0:	str	x0, [sp, #40]
  4069d4:	str	x1, [sp, #32]
  4069d8:	str	x2, [sp, #24]
  4069dc:	str	x3, [sp, #16]
  4069e0:	ldr	x0, [sp, #40]
  4069e4:	ldr	x0, [x0, #8]
  4069e8:	cmp	x0, #0x0
  4069ec:	b.eq	406ad0 <sqrt@plt+0x4f70>  // b.none
  4069f0:	ldr	x0, [sp, #40]
  4069f4:	ldr	x0, [x0, #16]
  4069f8:	cmp	x0, #0x0
  4069fc:	b.ne	406a38 <sqrt@plt+0x4ed8>  // b.any
  406a00:	ldr	x0, [sp, #40]
  406a04:	ldr	x3, [x0, #8]
  406a08:	ldr	x0, [sp, #40]
  406a0c:	ldr	x0, [x0, #8]
  406a10:	ldr	x0, [x0]
  406a14:	ldr	x2, [x0]
  406a18:	ldr	x0, [sp, #40]
  406a1c:	ldr	x0, [x0, #24]
  406a20:	mov	x1, x0
  406a24:	mov	x0, x3
  406a28:	blr	x2
  406a2c:	mov	x1, x0
  406a30:	ldr	x0, [sp, #40]
  406a34:	str	x1, [x0, #16]
  406a38:	ldr	x0, [sp, #40]
  406a3c:	ldr	x6, [x0, #16]
  406a40:	ldr	x0, [sp, #40]
  406a44:	ldr	x0, [x0, #16]
  406a48:	ldr	x0, [x0]
  406a4c:	add	x0, x0, #0x10
  406a50:	ldr	x5, [x0]
  406a54:	ldr	x0, [sp, #40]
  406a58:	add	x0, x0, #0x20
  406a5c:	ldr	x4, [sp, #16]
  406a60:	ldr	x3, [sp, #24]
  406a64:	ldr	x2, [sp, #32]
  406a68:	mov	x1, x0
  406a6c:	mov	x0, x6
  406a70:	blr	x5
  406a74:	cmp	w0, #0x0
  406a78:	cset	w0, ne  // ne = any
  406a7c:	and	w0, w0, #0xff
  406a80:	cmp	w0, #0x0
  406a84:	b.eq	406a90 <sqrt@plt+0x4f30>  // b.none
  406a88:	mov	w0, #0x1                   	// #1
  406a8c:	b	406ad4 <sqrt@plt+0x4f74>
  406a90:	ldr	x0, [sp, #40]
  406a94:	ldr	x0, [x0, #16]
  406a98:	cmp	x0, #0x0
  406a9c:	b.eq	406ab0 <sqrt@plt+0x4f50>  // b.none
  406aa0:	ldr	x1, [x0]
  406aa4:	add	x1, x1, #0x8
  406aa8:	ldr	x1, [x1]
  406aac:	blr	x1
  406ab0:	ldr	x0, [sp, #40]
  406ab4:	str	xzr, [x0, #16]
  406ab8:	ldr	x0, [sp, #40]
  406abc:	ldr	x0, [x0, #8]
  406ac0:	ldr	x1, [x0, #24]
  406ac4:	ldr	x0, [sp, #40]
  406ac8:	str	x1, [x0, #8]
  406acc:	b	4069e0 <sqrt@plt+0x4e80>
  406ad0:	mov	w0, #0x0                   	// #0
  406ad4:	ldp	x29, x30, [sp], #48
  406ad8:	ret
  406adc:	stp	x29, x30, [sp, #-48]!
  406ae0:	mov	x29, sp
  406ae4:	str	x0, [sp, #40]
  406ae8:	str	x1, [sp, #32]
  406aec:	str	w2, [sp, #28]
  406af0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406af4:	add	x1, x0, #0x3d8
  406af8:	ldr	x0, [sp, #40]
  406afc:	str	x1, [x0]
  406b00:	ldr	x0, [sp, #32]
  406b04:	bl	409b50 <_ZdlPvm@@Base+0x160>
  406b08:	mov	x1, x0
  406b0c:	ldr	x0, [sp, #40]
  406b10:	str	x1, [x0, #8]
  406b14:	ldr	x0, [sp, #40]
  406b18:	ldr	w1, [sp, #28]
  406b1c:	str	w1, [x0, #16]
  406b20:	ldr	x0, [sp, #40]
  406b24:	str	xzr, [x0, #24]
  406b28:	nop
  406b2c:	ldp	x29, x30, [sp], #48
  406b30:	ret
  406b34:	stp	x29, x30, [sp, #-32]!
  406b38:	mov	x29, sp
  406b3c:	str	x0, [sp, #24]
  406b40:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406b44:	add	x1, x0, #0x3d8
  406b48:	ldr	x0, [sp, #24]
  406b4c:	str	x1, [x0]
  406b50:	ldr	x0, [sp, #24]
  406b54:	ldr	x0, [x0, #8]
  406b58:	cmp	x0, #0x0
  406b5c:	b.eq	406b6c <sqrt@plt+0x500c>  // b.none
  406b60:	ldr	x0, [sp, #24]
  406b64:	ldr	x0, [x0, #8]
  406b68:	bl	4019c0 <_ZdaPv@plt>
  406b6c:	nop
  406b70:	ldp	x29, x30, [sp], #32
  406b74:	ret
  406b78:	stp	x29, x30, [sp, #-32]!
  406b7c:	mov	x29, sp
  406b80:	str	x0, [sp, #24]
  406b84:	ldr	x0, [sp, #24]
  406b88:	bl	406b34 <sqrt@plt+0x4fd4>
  406b8c:	mov	x1, #0x20                  	// #32
  406b90:	ldr	x0, [sp, #24]
  406b94:	bl	4099f0 <_ZdlPvm@@Base>
  406b98:	ldp	x29, x30, [sp], #32
  406b9c:	ret
  406ba0:	stp	x29, x30, [sp, #-32]!
  406ba4:	mov	x29, sp
  406ba8:	str	x0, [sp, #24]
  406bac:	str	x1, [sp, #16]
  406bb0:	ldr	x0, [sp, #24]
  406bb4:	ldr	x0, [x0, #8]
  406bb8:	ldr	x1, [sp, #16]
  406bbc:	bl	401a10 <strcmp@plt>
  406bc0:	cmp	w0, #0x0
  406bc4:	cset	w0, eq  // eq = none
  406bc8:	and	w0, w0, #0xff
  406bcc:	ldp	x29, x30, [sp], #32
  406bd0:	ret
  406bd4:	sub	sp, sp, #0x10
  406bd8:	str	x0, [sp, #8]
  406bdc:	ldr	x0, [sp, #8]
  406be0:	ldr	w0, [x0, #16]
  406be4:	add	w0, w0, #0x1
  406be8:	add	sp, sp, #0x10
  406bec:	ret
  406bf0:	sub	sp, sp, #0x10
  406bf4:	str	x0, [sp, #8]
  406bf8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406bfc:	add	x1, x0, #0x3b0
  406c00:	ldr	x0, [sp, #8]
  406c04:	str	x1, [x0]
  406c08:	nop
  406c0c:	add	sp, sp, #0x10
  406c10:	ret
  406c14:	stp	x29, x30, [sp, #-32]!
  406c18:	mov	x29, sp
  406c1c:	str	x0, [sp, #24]
  406c20:	ldr	x0, [sp, #24]
  406c24:	bl	406bf0 <sqrt@plt+0x5090>
  406c28:	mov	x1, #0x10                  	// #16
  406c2c:	ldr	x0, [sp, #24]
  406c30:	bl	4099f0 <_ZdlPvm@@Base>
  406c34:	ldp	x29, x30, [sp], #32
  406c38:	ret
  406c3c:	stp	x29, x30, [sp, #-48]!
  406c40:	mov	x29, sp
  406c44:	str	w0, [sp, #28]
  406c48:	str	w1, [sp, #24]
  406c4c:	ldrsw	x0, [sp, #24]
  406c50:	mov	x5, #0x0                   	// #0
  406c54:	ldr	w4, [sp, #28]
  406c58:	mov	w3, #0x2                   	// #2
  406c5c:	mov	w2, #0x1                   	// #1
  406c60:	mov	x1, x0
  406c64:	mov	x0, #0x0                   	// #0
  406c68:	bl	401940 <mmap@plt>
  406c6c:	str	x0, [sp, #40]
  406c70:	ldr	x0, [sp, #40]
  406c74:	cmn	x0, #0x1
  406c78:	b.ne	406c84 <sqrt@plt+0x5124>  // b.any
  406c7c:	mov	x0, #0x0                   	// #0
  406c80:	b	406c98 <sqrt@plt+0x5138>
  406c84:	ldr	x0, [sp, #40]
  406c88:	cmp	x0, #0x0
  406c8c:	b.ne	406c94 <sqrt@plt+0x5134>  // b.any
  406c90:	bl	401a90 <abort@plt>
  406c94:	ldr	x0, [sp, #40]
  406c98:	ldp	x29, x30, [sp], #48
  406c9c:	ret
  406ca0:	stp	x29, x30, [sp, #-32]!
  406ca4:	mov	x29, sp
  406ca8:	str	x0, [sp, #24]
  406cac:	str	w1, [sp, #20]
  406cb0:	ldrsw	x0, [sp, #20]
  406cb4:	mov	x1, x0
  406cb8:	ldr	x0, [sp, #24]
  406cbc:	bl	401990 <munmap@plt>
  406cc0:	ldp	x29, x30, [sp], #32
  406cc4:	ret
  406cc8:	sub	sp, sp, #0x20
  406ccc:	str	x0, [sp, #8]
  406cd0:	str	w1, [sp, #4]
  406cd4:	str	wzr, [sp, #28]
  406cd8:	ldr	w0, [sp, #4]
  406cdc:	sub	w0, w0, #0x1
  406ce0:	str	w0, [sp, #4]
  406ce4:	ldr	w0, [sp, #4]
  406ce8:	mvn	w0, w0
  406cec:	lsr	w0, w0, #31
  406cf0:	and	w0, w0, #0xff
  406cf4:	cmp	w0, #0x0
  406cf8:	b.eq	406d2c <sqrt@plt+0x51cc>  // b.none
  406cfc:	ldr	x0, [sp, #8]
  406d00:	add	x1, x0, #0x1
  406d04:	str	x1, [sp, #8]
  406d08:	ldrb	w0, [x0]
  406d0c:	mov	w2, w0
  406d10:	ldr	w1, [sp, #28]
  406d14:	mov	w0, #0x33                  	// #51
  406d18:	movk	w0, #0x1, lsl #16
  406d1c:	mul	w0, w1, w0
  406d20:	add	w0, w2, w0
  406d24:	str	w0, [sp, #28]
  406d28:	b	406cd8 <sqrt@plt+0x5178>
  406d2c:	ldr	w0, [sp, #28]
  406d30:	add	sp, sp, #0x20
  406d34:	ret
  406d38:	stp	x29, x30, [sp, #-32]!
  406d3c:	mov	x29, sp
  406d40:	str	w0, [sp, #28]
  406d44:	str	x1, [sp, #16]
  406d48:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  406d4c:	add	x0, x0, #0x468
  406d50:	ldr	x0, [x0]
  406d54:	cmp	x0, #0x0
  406d58:	b.eq	406d88 <sqrt@plt+0x5228>  // b.none
  406d5c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  406d60:	add	x0, x0, #0x270
  406d64:	ldr	x3, [x0]
  406d68:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  406d6c:	add	x0, x0, #0x468
  406d70:	ldr	x0, [x0]
  406d74:	mov	x2, x0
  406d78:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406d7c:	add	x1, x0, #0x440
  406d80:	mov	x0, x3
  406d84:	bl	4017e0 <fprintf@plt>
  406d88:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  406d8c:	add	x0, x0, #0x270
  406d90:	ldr	x4, [x0]
  406d94:	ldr	x3, [sp, #16]
  406d98:	ldr	w2, [sp, #28]
  406d9c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  406da0:	add	x1, x0, #0x448
  406da4:	mov	x0, x4
  406da8:	bl	4017e0 <fprintf@plt>
  406dac:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  406db0:	add	x0, x0, #0x270
  406db4:	ldr	x0, [x0]
  406db8:	bl	4019a0 <fflush@plt>
  406dbc:	bl	401a90 <abort@plt>
  406dc0:	sub	sp, sp, #0x20
  406dc4:	str	x0, [sp, #8]
  406dc8:	ldr	x0, [sp, #8]
  406dcc:	str	x0, [sp, #16]
  406dd0:	str	wzr, [sp, #28]
  406dd4:	ldr	w0, [sp, #28]
  406dd8:	cmp	w0, #0xff
  406ddc:	b.gt	406e08 <sqrt@plt+0x52a8>
  406de0:	ldrsw	x0, [sp, #28]
  406de4:	ldr	x1, [sp, #16]
  406de8:	add	x0, x1, x0
  406dec:	ldr	w1, [sp, #28]
  406df0:	and	w1, w1, #0xff
  406df4:	strb	w1, [x0]
  406df8:	ldr	w0, [sp, #28]
  406dfc:	add	w0, w0, #0x1
  406e00:	str	w0, [sp, #28]
  406e04:	b	406dd4 <sqrt@plt+0x5274>
  406e08:	nop
  406e0c:	add	sp, sp, #0x20
  406e10:	ret
  406e14:	sub	sp, sp, #0x10
  406e18:	str	x0, [sp, #8]
  406e1c:	str	w1, [sp, #4]
  406e20:	nop
  406e24:	add	sp, sp, #0x10
  406e28:	ret
  406e2c:	stp	x29, x30, [sp, #-48]!
  406e30:	mov	x29, sp
  406e34:	str	x0, [sp, #24]
  406e38:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406e3c:	add	x0, x0, #0x8b8
  406e40:	ldr	w0, [x0]
  406e44:	cmp	w0, #0x0
  406e48:	b.ne	406f0c <sqrt@plt+0x53ac>  // b.any
  406e4c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406e50:	add	x0, x0, #0x8b8
  406e54:	mov	w1, #0x1                   	// #1
  406e58:	str	w1, [x0]
  406e5c:	str	wzr, [sp, #44]
  406e60:	ldr	w0, [sp, #44]
  406e64:	cmp	w0, #0xff
  406e68:	b.gt	406f10 <sqrt@plt+0x53b0>
  406e6c:	ldr	w0, [sp, #44]
  406e70:	and	w0, w0, #0xffffff80
  406e74:	cmp	w0, #0x0
  406e78:	b.ne	406e9c <sqrt@plt+0x533c>  // b.any
  406e7c:	ldr	w0, [sp, #44]
  406e80:	bl	401820 <islower@plt>
  406e84:	cmp	w0, #0x0
  406e88:	b.eq	406e9c <sqrt@plt+0x533c>  // b.none
  406e8c:	ldr	w0, [sp, #44]
  406e90:	bl	401a30 <toupper@plt>
  406e94:	and	w0, w0, #0xff
  406e98:	b	406ea4 <sqrt@plt+0x5344>
  406e9c:	ldr	w0, [sp, #44]
  406ea0:	and	w0, w0, #0xff
  406ea4:	adrp	x1, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406ea8:	add	x2, x1, #0x7b8
  406eac:	ldrsw	x1, [sp, #44]
  406eb0:	strb	w0, [x2, x1]
  406eb4:	ldr	w0, [sp, #44]
  406eb8:	and	w0, w0, #0xffffff80
  406ebc:	cmp	w0, #0x0
  406ec0:	b.ne	406ee4 <sqrt@plt+0x5384>  // b.any
  406ec4:	ldr	w0, [sp, #44]
  406ec8:	bl	401970 <isupper@plt>
  406ecc:	cmp	w0, #0x0
  406ed0:	b.eq	406ee4 <sqrt@plt+0x5384>  // b.none
  406ed4:	ldr	w0, [sp, #44]
  406ed8:	bl	4017b0 <tolower@plt>
  406edc:	and	w0, w0, #0xff
  406ee0:	b	406eec <sqrt@plt+0x538c>
  406ee4:	ldr	w0, [sp, #44]
  406ee8:	and	w0, w0, #0xff
  406eec:	adrp	x1, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406ef0:	add	x2, x1, #0x6b8
  406ef4:	ldrsw	x1, [sp, #44]
  406ef8:	strb	w0, [x2, x1]
  406efc:	ldr	w0, [sp, #44]
  406f00:	add	w0, w0, #0x1
  406f04:	str	w0, [sp, #44]
  406f08:	b	406e60 <sqrt@plt+0x5300>
  406f0c:	nop
  406f10:	ldp	x29, x30, [sp], #48
  406f14:	ret
  406f18:	stp	x29, x30, [sp, #-32]!
  406f1c:	mov	x29, sp
  406f20:	str	w0, [sp, #28]
  406f24:	str	w1, [sp, #24]
  406f28:	ldr	w0, [sp, #28]
  406f2c:	cmp	w0, #0x1
  406f30:	b.ne	406f70 <sqrt@plt+0x5410>  // b.any
  406f34:	ldr	w1, [sp, #24]
  406f38:	mov	w0, #0xffff                	// #65535
  406f3c:	cmp	w1, w0
  406f40:	b.ne	406f70 <sqrt@plt+0x5410>  // b.any
  406f44:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406f48:	add	x0, x0, #0x8c0
  406f4c:	bl	406e2c <sqrt@plt+0x52cc>
  406f50:	mov	w1, #0x0                   	// #0
  406f54:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406f58:	add	x0, x0, #0x6b8
  406f5c:	bl	406e14 <sqrt@plt+0x52b4>
  406f60:	mov	w1, #0x0                   	// #0
  406f64:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  406f68:	add	x0, x0, #0x7b8
  406f6c:	bl	406e14 <sqrt@plt+0x52b4>
  406f70:	nop
  406f74:	ldp	x29, x30, [sp], #32
  406f78:	ret
  406f7c:	stp	x29, x30, [sp, #-16]!
  406f80:	mov	x29, sp
  406f84:	mov	w1, #0xffff                	// #65535
  406f88:	mov	w0, #0x1                   	// #1
  406f8c:	bl	406f18 <sqrt@plt+0x53b8>
  406f90:	ldp	x29, x30, [sp], #16
  406f94:	ret
  406f98:	sub	sp, sp, #0x20
  406f9c:	str	x0, [sp, #8]
  406fa0:	ldr	x0, [sp, #8]
  406fa4:	str	x0, [sp, #16]
  406fa8:	str	wzr, [sp, #28]
  406fac:	ldr	w0, [sp, #28]
  406fb0:	cmp	w0, #0xff
  406fb4:	b.gt	406fd8 <sqrt@plt+0x5478>
  406fb8:	ldrsw	x0, [sp, #28]
  406fbc:	ldr	x1, [sp, #16]
  406fc0:	add	x0, x1, x0
  406fc4:	strb	wzr, [x0]
  406fc8:	ldr	w0, [sp, #28]
  406fcc:	add	w0, w0, #0x1
  406fd0:	str	w0, [sp, #28]
  406fd4:	b	406fac <sqrt@plt+0x544c>
  406fd8:	nop
  406fdc:	add	sp, sp, #0x20
  406fe0:	ret
  406fe4:	stp	x29, x30, [sp, #-32]!
  406fe8:	mov	x29, sp
  406fec:	str	x0, [sp, #24]
  406ff0:	ldr	x0, [sp, #24]
  406ff4:	bl	406f98 <sqrt@plt+0x5438>
  406ff8:	nop
  406ffc:	ldp	x29, x30, [sp], #32
  407000:	ret
  407004:	stp	x29, x30, [sp, #-32]!
  407008:	mov	x29, sp
  40700c:	str	x0, [sp, #24]
  407010:	str	x1, [sp, #16]
  407014:	ldr	x0, [sp, #24]
  407018:	bl	406f98 <sqrt@plt+0x5438>
  40701c:	ldr	x0, [sp, #16]
  407020:	ldrb	w0, [x0]
  407024:	cmp	w0, #0x0
  407028:	b.eq	407050 <sqrt@plt+0x54f0>  // b.none
  40702c:	ldr	x0, [sp, #16]
  407030:	add	x1, x0, #0x1
  407034:	str	x1, [sp, #16]
  407038:	ldrb	w0, [x0]
  40703c:	ldr	x1, [sp, #24]
  407040:	sxtw	x0, w0
  407044:	mov	w2, #0x1                   	// #1
  407048:	strb	w2, [x1, x0]
  40704c:	b	40701c <sqrt@plt+0x54bc>
  407050:	nop
  407054:	ldp	x29, x30, [sp], #32
  407058:	ret
  40705c:	stp	x29, x30, [sp, #-32]!
  407060:	mov	x29, sp
  407064:	str	x0, [sp, #24]
  407068:	str	x1, [sp, #16]
  40706c:	ldr	x0, [sp, #24]
  407070:	bl	406f98 <sqrt@plt+0x5438>
  407074:	ldr	x0, [sp, #16]
  407078:	ldrb	w0, [x0]
  40707c:	cmp	w0, #0x0
  407080:	b.eq	4070a8 <sqrt@plt+0x5548>  // b.none
  407084:	ldr	x0, [sp, #16]
  407088:	add	x1, x0, #0x1
  40708c:	str	x1, [sp, #16]
  407090:	ldrb	w0, [x0]
  407094:	ldr	x1, [sp, #24]
  407098:	sxtw	x0, w0
  40709c:	mov	w2, #0x1                   	// #1
  4070a0:	strb	w2, [x1, x0]
  4070a4:	b	407074 <sqrt@plt+0x5514>
  4070a8:	nop
  4070ac:	ldp	x29, x30, [sp], #32
  4070b0:	ret
  4070b4:	sub	sp, sp, #0x10
  4070b8:	str	x0, [sp, #8]
  4070bc:	str	w1, [sp, #4]
  4070c0:	nop
  4070c4:	add	sp, sp, #0x10
  4070c8:	ret
  4070cc:	sub	sp, sp, #0x20
  4070d0:	str	x0, [sp, #8]
  4070d4:	str	x1, [sp]
  4070d8:	str	wzr, [sp, #28]
  4070dc:	ldr	w0, [sp, #28]
  4070e0:	cmp	w0, #0xff
  4070e4:	b.gt	40711c <sqrt@plt+0x55bc>
  4070e8:	ldr	x1, [sp]
  4070ec:	ldrsw	x0, [sp, #28]
  4070f0:	ldrb	w0, [x1, x0]
  4070f4:	cmp	w0, #0x0
  4070f8:	b.eq	40710c <sqrt@plt+0x55ac>  // b.none
  4070fc:	ldr	x1, [sp, #8]
  407100:	ldrsw	x0, [sp, #28]
  407104:	mov	w2, #0x1                   	// #1
  407108:	strb	w2, [x1, x0]
  40710c:	ldr	w0, [sp, #28]
  407110:	add	w0, w0, #0x1
  407114:	str	w0, [sp, #28]
  407118:	b	4070dc <sqrt@plt+0x557c>
  40711c:	ldr	x0, [sp, #8]
  407120:	add	sp, sp, #0x20
  407124:	ret
  407128:	stp	x29, x30, [sp, #-48]!
  40712c:	mov	x29, sp
  407130:	str	x0, [sp, #24]
  407134:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407138:	add	x0, x0, #0x3c8
  40713c:	ldr	w0, [x0]
  407140:	cmp	w0, #0x0
  407144:	b.ne	407444 <sqrt@plt+0x58e4>  // b.any
  407148:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40714c:	add	x0, x0, #0x3c8
  407150:	mov	w1, #0x1                   	// #1
  407154:	str	w1, [x0]
  407158:	str	wzr, [sp, #44]
  40715c:	ldr	w0, [sp, #44]
  407160:	cmp	w0, #0xff
  407164:	b.gt	407448 <sqrt@plt+0x58e8>
  407168:	ldr	w0, [sp, #44]
  40716c:	and	w0, w0, #0xffffff80
  407170:	cmp	w0, #0x0
  407174:	b.ne	407190 <sqrt@plt+0x5630>  // b.any
  407178:	ldr	w0, [sp, #44]
  40717c:	bl	4019b0 <isalpha@plt>
  407180:	cmp	w0, #0x0
  407184:	b.eq	407190 <sqrt@plt+0x5630>  // b.none
  407188:	mov	w0, #0x1                   	// #1
  40718c:	b	407194 <sqrt@plt+0x5634>
  407190:	mov	w0, #0x0                   	// #0
  407194:	mov	w2, w0
  407198:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  40719c:	add	x1, x0, #0x8c8
  4071a0:	ldrsw	x0, [sp, #44]
  4071a4:	strb	w2, [x1, x0]
  4071a8:	ldr	w0, [sp, #44]
  4071ac:	and	w0, w0, #0xffffff80
  4071b0:	cmp	w0, #0x0
  4071b4:	b.ne	4071d0 <sqrt@plt+0x5670>  // b.any
  4071b8:	ldr	w0, [sp, #44]
  4071bc:	bl	401970 <isupper@plt>
  4071c0:	cmp	w0, #0x0
  4071c4:	b.eq	4071d0 <sqrt@plt+0x5670>  // b.none
  4071c8:	mov	w0, #0x1                   	// #1
  4071cc:	b	4071d4 <sqrt@plt+0x5674>
  4071d0:	mov	w0, #0x0                   	// #0
  4071d4:	mov	w2, w0
  4071d8:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4071dc:	add	x1, x0, #0x9c8
  4071e0:	ldrsw	x0, [sp, #44]
  4071e4:	strb	w2, [x1, x0]
  4071e8:	ldr	w0, [sp, #44]
  4071ec:	and	w0, w0, #0xffffff80
  4071f0:	cmp	w0, #0x0
  4071f4:	b.ne	407210 <sqrt@plt+0x56b0>  // b.any
  4071f8:	ldr	w0, [sp, #44]
  4071fc:	bl	401820 <islower@plt>
  407200:	cmp	w0, #0x0
  407204:	b.eq	407210 <sqrt@plt+0x56b0>  // b.none
  407208:	mov	w0, #0x1                   	// #1
  40720c:	b	407214 <sqrt@plt+0x56b4>
  407210:	mov	w0, #0x0                   	// #0
  407214:	mov	w2, w0
  407218:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  40721c:	add	x1, x0, #0xac8
  407220:	ldrsw	x0, [sp, #44]
  407224:	strb	w2, [x1, x0]
  407228:	ldr	w0, [sp, #44]
  40722c:	and	w0, w0, #0xffffff80
  407230:	cmp	w0, #0x0
  407234:	b.ne	40725c <sqrt@plt+0x56fc>  // b.any
  407238:	ldr	w0, [sp, #44]
  40723c:	sub	w0, w0, #0x30
  407240:	cmp	w0, #0x9
  407244:	cset	w0, ls  // ls = plast
  407248:	and	w0, w0, #0xff
  40724c:	cmp	w0, #0x0
  407250:	b.eq	40725c <sqrt@plt+0x56fc>  // b.none
  407254:	mov	w0, #0x1                   	// #1
  407258:	b	407260 <sqrt@plt+0x5700>
  40725c:	mov	w0, #0x0                   	// #0
  407260:	mov	w2, w0
  407264:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  407268:	add	x1, x0, #0xbc8
  40726c:	ldrsw	x0, [sp, #44]
  407270:	strb	w2, [x1, x0]
  407274:	ldr	w0, [sp, #44]
  407278:	and	w0, w0, #0xffffff80
  40727c:	cmp	w0, #0x0
  407280:	b.ne	40729c <sqrt@plt+0x573c>  // b.any
  407284:	ldr	w0, [sp, #44]
  407288:	bl	4018e0 <isxdigit@plt>
  40728c:	cmp	w0, #0x0
  407290:	b.eq	40729c <sqrt@plt+0x573c>  // b.none
  407294:	mov	w0, #0x1                   	// #1
  407298:	b	4072a0 <sqrt@plt+0x5740>
  40729c:	mov	w0, #0x0                   	// #0
  4072a0:	mov	w2, w0
  4072a4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4072a8:	add	x1, x0, #0xcc8
  4072ac:	ldrsw	x0, [sp, #44]
  4072b0:	strb	w2, [x1, x0]
  4072b4:	ldr	w0, [sp, #44]
  4072b8:	and	w0, w0, #0xffffff80
  4072bc:	cmp	w0, #0x0
  4072c0:	b.ne	4072dc <sqrt@plt+0x577c>  // b.any
  4072c4:	ldr	w0, [sp, #44]
  4072c8:	bl	401840 <isspace@plt>
  4072cc:	cmp	w0, #0x0
  4072d0:	b.eq	4072dc <sqrt@plt+0x577c>  // b.none
  4072d4:	mov	w0, #0x1                   	// #1
  4072d8:	b	4072e0 <sqrt@plt+0x5780>
  4072dc:	mov	w0, #0x0                   	// #0
  4072e0:	mov	w2, w0
  4072e4:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4072e8:	add	x1, x0, #0xdc8
  4072ec:	ldrsw	x0, [sp, #44]
  4072f0:	strb	w2, [x1, x0]
  4072f4:	ldr	w0, [sp, #44]
  4072f8:	and	w0, w0, #0xffffff80
  4072fc:	cmp	w0, #0x0
  407300:	b.ne	40731c <sqrt@plt+0x57bc>  // b.any
  407304:	ldr	w0, [sp, #44]
  407308:	bl	401a70 <ispunct@plt>
  40730c:	cmp	w0, #0x0
  407310:	b.eq	40731c <sqrt@plt+0x57bc>  // b.none
  407314:	mov	w0, #0x1                   	// #1
  407318:	b	407320 <sqrt@plt+0x57c0>
  40731c:	mov	w0, #0x0                   	// #0
  407320:	mov	w2, w0
  407324:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  407328:	add	x1, x0, #0xec8
  40732c:	ldrsw	x0, [sp, #44]
  407330:	strb	w2, [x1, x0]
  407334:	ldr	w0, [sp, #44]
  407338:	and	w0, w0, #0xffffff80
  40733c:	cmp	w0, #0x0
  407340:	b.ne	40735c <sqrt@plt+0x57fc>  // b.any
  407344:	ldr	w0, [sp, #44]
  407348:	bl	4017c0 <isalnum@plt>
  40734c:	cmp	w0, #0x0
  407350:	b.eq	40735c <sqrt@plt+0x57fc>  // b.none
  407354:	mov	w0, #0x1                   	// #1
  407358:	b	407360 <sqrt@plt+0x5800>
  40735c:	mov	w0, #0x0                   	// #0
  407360:	mov	w2, w0
  407364:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  407368:	add	x1, x0, #0xfc8
  40736c:	ldrsw	x0, [sp, #44]
  407370:	strb	w2, [x1, x0]
  407374:	ldr	w0, [sp, #44]
  407378:	and	w0, w0, #0xffffff80
  40737c:	cmp	w0, #0x0
  407380:	b.ne	40739c <sqrt@plt+0x583c>  // b.any
  407384:	ldr	w0, [sp, #44]
  407388:	bl	401960 <isprint@plt>
  40738c:	cmp	w0, #0x0
  407390:	b.eq	40739c <sqrt@plt+0x583c>  // b.none
  407394:	mov	w0, #0x1                   	// #1
  407398:	b	4073a0 <sqrt@plt+0x5840>
  40739c:	mov	w0, #0x0                   	// #0
  4073a0:	mov	w2, w0
  4073a4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4073a8:	add	x1, x0, #0xc8
  4073ac:	ldrsw	x0, [sp, #44]
  4073b0:	strb	w2, [x1, x0]
  4073b4:	ldr	w0, [sp, #44]
  4073b8:	and	w0, w0, #0xffffff80
  4073bc:	cmp	w0, #0x0
  4073c0:	b.ne	4073dc <sqrt@plt+0x587c>  // b.any
  4073c4:	ldr	w0, [sp, #44]
  4073c8:	bl	401920 <isgraph@plt>
  4073cc:	cmp	w0, #0x0
  4073d0:	b.eq	4073dc <sqrt@plt+0x587c>  // b.none
  4073d4:	mov	w0, #0x1                   	// #1
  4073d8:	b	4073e0 <sqrt@plt+0x5880>
  4073dc:	mov	w0, #0x0                   	// #0
  4073e0:	mov	w2, w0
  4073e4:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  4073e8:	add	x1, x0, #0x1c8
  4073ec:	ldrsw	x0, [sp, #44]
  4073f0:	strb	w2, [x1, x0]
  4073f4:	ldr	w0, [sp, #44]
  4073f8:	and	w0, w0, #0xffffff80
  4073fc:	cmp	w0, #0x0
  407400:	b.ne	40741c <sqrt@plt+0x58bc>  // b.any
  407404:	ldr	w0, [sp, #44]
  407408:	bl	401a80 <iscntrl@plt>
  40740c:	cmp	w0, #0x0
  407410:	b.eq	40741c <sqrt@plt+0x58bc>  // b.none
  407414:	mov	w0, #0x1                   	// #1
  407418:	b	407420 <sqrt@plt+0x58c0>
  40741c:	mov	w0, #0x0                   	// #0
  407420:	mov	w2, w0
  407424:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407428:	add	x1, x0, #0x2c8
  40742c:	ldrsw	x0, [sp, #44]
  407430:	strb	w2, [x1, x0]
  407434:	ldr	w0, [sp, #44]
  407438:	add	w0, w0, #0x1
  40743c:	str	w0, [sp, #44]
  407440:	b	40715c <sqrt@plt+0x55fc>
  407444:	nop
  407448:	ldp	x29, x30, [sp], #48
  40744c:	ret
  407450:	stp	x29, x30, [sp, #-32]!
  407454:	mov	x29, sp
  407458:	str	w0, [sp, #28]
  40745c:	str	w1, [sp, #24]
  407460:	ldr	w0, [sp, #28]
  407464:	cmp	w0, #0x1
  407468:	b.ne	407538 <sqrt@plt+0x59d8>  // b.any
  40746c:	ldr	w1, [sp, #24]
  407470:	mov	w0, #0xffff                	// #65535
  407474:	cmp	w1, w0
  407478:	b.ne	407538 <sqrt@plt+0x59d8>  // b.any
  40747c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407480:	add	x0, x0, #0x3d0
  407484:	bl	407128 <sqrt@plt+0x55c8>
  407488:	mov	w1, #0x0                   	// #0
  40748c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  407490:	add	x0, x0, #0x8c8
  407494:	bl	4070b4 <sqrt@plt+0x5554>
  407498:	mov	w1, #0x0                   	// #0
  40749c:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4074a0:	add	x0, x0, #0x9c8
  4074a4:	bl	4070b4 <sqrt@plt+0x5554>
  4074a8:	mov	w1, #0x0                   	// #0
  4074ac:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4074b0:	add	x0, x0, #0xac8
  4074b4:	bl	4070b4 <sqrt@plt+0x5554>
  4074b8:	mov	w1, #0x0                   	// #0
  4074bc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4074c0:	add	x0, x0, #0xbc8
  4074c4:	bl	4070b4 <sqrt@plt+0x5554>
  4074c8:	mov	w1, #0x0                   	// #0
  4074cc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4074d0:	add	x0, x0, #0xcc8
  4074d4:	bl	4070b4 <sqrt@plt+0x5554>
  4074d8:	mov	w1, #0x0                   	// #0
  4074dc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4074e0:	add	x0, x0, #0xdc8
  4074e4:	bl	4070b4 <sqrt@plt+0x5554>
  4074e8:	mov	w1, #0x0                   	// #0
  4074ec:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  4074f0:	add	x0, x0, #0xec8
  4074f4:	bl	4070b4 <sqrt@plt+0x5554>
  4074f8:	mov	w1, #0x0                   	// #0
  4074fc:	adrp	x0, 41f000 <stderr@@GLIBC_2.17+0x1d90>
  407500:	add	x0, x0, #0xfc8
  407504:	bl	4070b4 <sqrt@plt+0x5554>
  407508:	mov	w1, #0x0                   	// #0
  40750c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407510:	add	x0, x0, #0xc8
  407514:	bl	4070b4 <sqrt@plt+0x5554>
  407518:	mov	w1, #0x0                   	// #0
  40751c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407520:	add	x0, x0, #0x1c8
  407524:	bl	4070b4 <sqrt@plt+0x5554>
  407528:	mov	w1, #0x0                   	// #0
  40752c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407530:	add	x0, x0, #0x2c8
  407534:	bl	4070b4 <sqrt@plt+0x5554>
  407538:	nop
  40753c:	ldp	x29, x30, [sp], #32
  407540:	ret
  407544:	stp	x29, x30, [sp, #-16]!
  407548:	mov	x29, sp
  40754c:	mov	w1, #0xffff                	// #65535
  407550:	mov	w0, #0x1                   	// #1
  407554:	bl	407450 <sqrt@plt+0x58f0>
  407558:	ldp	x29, x30, [sp], #16
  40755c:	ret
  407560:	sub	sp, sp, #0x10
  407564:	str	x0, [sp, #8]
  407568:	str	x1, [sp]
  40756c:	ldr	x0, [sp, #8]
  407570:	mov	w1, #0x1                   	// #1
  407574:	str	w1, [x0]
  407578:	ldr	x0, [sp]
  40757c:	cmp	x0, #0x0
  407580:	b.eq	40758c <sqrt@plt+0x5a2c>  // b.none
  407584:	ldr	x0, [sp]
  407588:	b	407594 <sqrt@plt+0x5a34>
  40758c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407590:	add	x0, x0, #0x480
  407594:	ldr	x1, [sp, #8]
  407598:	str	x0, [x1, #8]
  40759c:	nop
  4075a0:	add	sp, sp, #0x10
  4075a4:	ret
  4075a8:	sub	sp, sp, #0x10
  4075ac:	str	x0, [sp, #8]
  4075b0:	ldr	x0, [sp, #8]
  4075b4:	str	wzr, [x0]
  4075b8:	nop
  4075bc:	add	sp, sp, #0x10
  4075c0:	ret
  4075c4:	sub	sp, sp, #0x10
  4075c8:	str	x0, [sp, #8]
  4075cc:	str	w1, [sp, #4]
  4075d0:	ldr	x0, [sp, #8]
  4075d4:	mov	w1, #0x3                   	// #3
  4075d8:	str	w1, [x0]
  4075dc:	ldr	x0, [sp, #8]
  4075e0:	ldr	w1, [sp, #4]
  4075e4:	str	w1, [x0, #8]
  4075e8:	nop
  4075ec:	add	sp, sp, #0x10
  4075f0:	ret
  4075f4:	sub	sp, sp, #0x10
  4075f8:	str	x0, [sp, #8]
  4075fc:	str	w1, [sp, #4]
  407600:	ldr	x0, [sp, #8]
  407604:	mov	w1, #0x4                   	// #4
  407608:	str	w1, [x0]
  40760c:	ldr	x0, [sp, #8]
  407610:	ldr	w1, [sp, #4]
  407614:	str	w1, [x0, #8]
  407618:	nop
  40761c:	add	sp, sp, #0x10
  407620:	ret
  407624:	sub	sp, sp, #0x10
  407628:	str	x0, [sp, #8]
  40762c:	strb	w1, [sp, #7]
  407630:	ldr	x0, [sp, #8]
  407634:	mov	w1, #0x2                   	// #2
  407638:	str	w1, [x0]
  40763c:	ldr	x0, [sp, #8]
  407640:	ldrb	w1, [sp, #7]
  407644:	strb	w1, [x0, #8]
  407648:	nop
  40764c:	add	sp, sp, #0x10
  407650:	ret
  407654:	sub	sp, sp, #0x10
  407658:	str	x0, [sp, #8]
  40765c:	strb	w1, [sp, #7]
  407660:	ldr	x0, [sp, #8]
  407664:	mov	w1, #0x2                   	// #2
  407668:	str	w1, [x0]
  40766c:	ldr	x0, [sp, #8]
  407670:	ldrb	w1, [sp, #7]
  407674:	strb	w1, [x0, #8]
  407678:	nop
  40767c:	add	sp, sp, #0x10
  407680:	ret
  407684:	sub	sp, sp, #0x10
  407688:	str	x0, [sp, #8]
  40768c:	str	d0, [sp]
  407690:	ldr	x0, [sp, #8]
  407694:	mov	w1, #0x5                   	// #5
  407698:	str	w1, [x0]
  40769c:	ldr	x0, [sp, #8]
  4076a0:	ldr	d0, [sp]
  4076a4:	str	d0, [x0, #8]
  4076a8:	nop
  4076ac:	add	sp, sp, #0x10
  4076b0:	ret
  4076b4:	sub	sp, sp, #0x10
  4076b8:	str	x0, [sp, #8]
  4076bc:	ldr	x0, [sp, #8]
  4076c0:	ldr	w0, [x0]
  4076c4:	cmp	w0, #0x0
  4076c8:	cset	w0, eq  // eq = none
  4076cc:	and	w0, w0, #0xff
  4076d0:	add	sp, sp, #0x10
  4076d4:	ret
  4076d8:	stp	x29, x30, [sp, #-32]!
  4076dc:	mov	x29, sp
  4076e0:	str	x0, [sp, #24]
  4076e4:	ldr	x0, [sp, #24]
  4076e8:	ldr	w0, [x0]
  4076ec:	cmp	w0, #0x5
  4076f0:	b.eq	4077e4 <sqrt@plt+0x5c84>  // b.none
  4076f4:	cmp	w0, #0x5
  4076f8:	b.gt	407810 <sqrt@plt+0x5cb0>
  4076fc:	cmp	w0, #0x4
  407700:	b.eq	40776c <sqrt@plt+0x5c0c>  // b.none
  407704:	cmp	w0, #0x4
  407708:	b.gt	407810 <sqrt@plt+0x5cb0>
  40770c:	cmp	w0, #0x3
  407710:	b.eq	407740 <sqrt@plt+0x5be0>  // b.none
  407714:	cmp	w0, #0x3
  407718:	b.gt	407810 <sqrt@plt+0x5cb0>
  40771c:	cmp	w0, #0x2
  407720:	b.eq	407798 <sqrt@plt+0x5c38>  // b.none
  407724:	cmp	w0, #0x2
  407728:	b.gt	407810 <sqrt@plt+0x5cb0>
  40772c:	cmp	w0, #0x0
  407730:	b.eq	40780c <sqrt@plt+0x5cac>  // b.none
  407734:	cmp	w0, #0x1
  407738:	b.eq	4077c0 <sqrt@plt+0x5c60>  // b.none
  40773c:	b	407810 <sqrt@plt+0x5cb0>
  407740:	ldr	x0, [sp, #24]
  407744:	ldr	w0, [x0, #8]
  407748:	bl	409718 <sqrt@plt+0x7bb8>
  40774c:	mov	x2, x0
  407750:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407754:	add	x0, x0, #0x270
  407758:	ldr	x0, [x0]
  40775c:	mov	x1, x0
  407760:	mov	x0, x2
  407764:	bl	401780 <fputs@plt>
  407768:	b	407810 <sqrt@plt+0x5cb0>
  40776c:	ldr	x0, [sp, #24]
  407770:	ldr	w0, [x0, #8]
  407774:	bl	409870 <sqrt@plt+0x7d10>
  407778:	mov	x2, x0
  40777c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407780:	add	x0, x0, #0x270
  407784:	ldr	x0, [x0]
  407788:	mov	x1, x0
  40778c:	mov	x0, x2
  407790:	bl	401780 <fputs@plt>
  407794:	b	407810 <sqrt@plt+0x5cb0>
  407798:	ldr	x0, [sp, #24]
  40779c:	ldrb	w0, [x0, #8]
  4077a0:	mov	w2, w0
  4077a4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4077a8:	add	x0, x0, #0x270
  4077ac:	ldr	x0, [x0]
  4077b0:	mov	x1, x0
  4077b4:	mov	w0, w2
  4077b8:	bl	401800 <putc@plt>
  4077bc:	b	407810 <sqrt@plt+0x5cb0>
  4077c0:	ldr	x0, [sp, #24]
  4077c4:	ldr	x2, [x0, #8]
  4077c8:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4077cc:	add	x0, x0, #0x270
  4077d0:	ldr	x0, [x0]
  4077d4:	mov	x1, x0
  4077d8:	mov	x0, x2
  4077dc:	bl	401780 <fputs@plt>
  4077e0:	b	407810 <sqrt@plt+0x5cb0>
  4077e4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4077e8:	add	x0, x0, #0x270
  4077ec:	ldr	x2, [x0]
  4077f0:	ldr	x0, [sp, #24]
  4077f4:	ldr	d0, [x0, #8]
  4077f8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4077fc:	add	x1, x0, #0x488
  407800:	mov	x0, x2
  407804:	bl	4017e0 <fprintf@plt>
  407808:	b	407810 <sqrt@plt+0x5cb0>
  40780c:	nop
  407810:	nop
  407814:	ldp	x29, x30, [sp], #32
  407818:	ret
  40781c:	stp	x29, x30, [sp, #-64]!
  407820:	mov	x29, sp
  407824:	str	x0, [sp, #40]
  407828:	str	x1, [sp, #32]
  40782c:	str	x2, [sp, #24]
  407830:	str	x3, [sp, #16]
  407834:	ldr	x0, [sp, #40]
  407838:	cmp	x0, #0x0
  40783c:	cset	w0, ne  // ne = any
  407840:	and	w0, w0, #0xff
  407844:	mov	w3, w0
  407848:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40784c:	add	x2, x0, #0x490
  407850:	mov	w1, #0x62                  	// #98
  407854:	mov	w0, w3
  407858:	bl	402380 <sqrt@plt+0x820>
  40785c:	ldr	x0, [sp, #40]
  407860:	add	x1, x0, #0x1
  407864:	str	x1, [sp, #40]
  407868:	ldrb	w0, [x0]
  40786c:	strb	w0, [sp, #63]
  407870:	ldrb	w0, [sp, #63]
  407874:	cmp	w0, #0x0
  407878:	cset	w0, ne  // ne = any
  40787c:	and	w0, w0, #0xff
  407880:	cmp	w0, #0x0
  407884:	b.eq	4079dc <sqrt@plt+0x5e7c>  // b.none
  407888:	ldrb	w0, [sp, #63]
  40788c:	cmp	w0, #0x25
  407890:	b.ne	4079bc <sqrt@plt+0x5e5c>  // b.any
  407894:	ldr	x0, [sp, #40]
  407898:	add	x1, x0, #0x1
  40789c:	str	x1, [sp, #40]
  4078a0:	ldrb	w0, [x0]
  4078a4:	strb	w0, [sp, #63]
  4078a8:	ldrb	w0, [sp, #63]
  4078ac:	cmp	w0, #0x33
  4078b0:	b.eq	40796c <sqrt@plt+0x5e0c>  // b.none
  4078b4:	cmp	w0, #0x33
  4078b8:	b.gt	4079a4 <sqrt@plt+0x5e44>
  4078bc:	cmp	w0, #0x32
  4078c0:	b.eq	407934 <sqrt@plt+0x5dd4>  // b.none
  4078c4:	cmp	w0, #0x32
  4078c8:	b.gt	4079a4 <sqrt@plt+0x5e44>
  4078cc:	cmp	w0, #0x25
  4078d0:	b.eq	4078e0 <sqrt@plt+0x5d80>  // b.none
  4078d4:	cmp	w0, #0x31
  4078d8:	b.eq	4078fc <sqrt@plt+0x5d9c>  // b.none
  4078dc:	b	4079a4 <sqrt@plt+0x5e44>
  4078e0:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4078e4:	add	x0, x0, #0x270
  4078e8:	ldr	x0, [x0]
  4078ec:	mov	x1, x0
  4078f0:	mov	w0, #0x25                  	// #37
  4078f4:	bl	401980 <fputc@plt>
  4078f8:	b	4079d8 <sqrt@plt+0x5e78>
  4078fc:	ldr	x0, [sp, #32]
  407900:	bl	4076b4 <sqrt@plt+0x5b54>
  407904:	cmp	w0, #0x0
  407908:	cset	w0, eq  // eq = none
  40790c:	and	w0, w0, #0xff
  407910:	mov	w3, w0
  407914:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407918:	add	x2, x0, #0x490
  40791c:	mov	w1, #0x6c                  	// #108
  407920:	mov	w0, w3
  407924:	bl	402380 <sqrt@plt+0x820>
  407928:	ldr	x0, [sp, #32]
  40792c:	bl	4076d8 <sqrt@plt+0x5b78>
  407930:	b	4079d8 <sqrt@plt+0x5e78>
  407934:	ldr	x0, [sp, #24]
  407938:	bl	4076b4 <sqrt@plt+0x5b54>
  40793c:	cmp	w0, #0x0
  407940:	cset	w0, eq  // eq = none
  407944:	and	w0, w0, #0xff
  407948:	mov	w3, w0
  40794c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407950:	add	x2, x0, #0x490
  407954:	mov	w1, #0x70                  	// #112
  407958:	mov	w0, w3
  40795c:	bl	402380 <sqrt@plt+0x820>
  407960:	ldr	x0, [sp, #24]
  407964:	bl	4076d8 <sqrt@plt+0x5b78>
  407968:	b	4079d8 <sqrt@plt+0x5e78>
  40796c:	ldr	x0, [sp, #16]
  407970:	bl	4076b4 <sqrt@plt+0x5b54>
  407974:	cmp	w0, #0x0
  407978:	cset	w0, eq  // eq = none
  40797c:	and	w0, w0, #0xff
  407980:	mov	w3, w0
  407984:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407988:	add	x2, x0, #0x490
  40798c:	mov	w1, #0x74                  	// #116
  407990:	mov	w0, w3
  407994:	bl	402380 <sqrt@plt+0x820>
  407998:	ldr	x0, [sp, #16]
  40799c:	bl	4076d8 <sqrt@plt+0x5b78>
  4079a0:	b	4079d8 <sqrt@plt+0x5e78>
  4079a4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4079a8:	add	x2, x0, #0x490
  4079ac:	mov	w1, #0x78                  	// #120
  4079b0:	mov	w0, #0x0                   	// #0
  4079b4:	bl	402380 <sqrt@plt+0x820>
  4079b8:	b	40785c <sqrt@plt+0x5cfc>
  4079bc:	ldrb	w2, [sp, #63]
  4079c0:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4079c4:	add	x0, x0, #0x270
  4079c8:	ldr	x0, [x0]
  4079cc:	mov	x1, x0
  4079d0:	mov	w0, w2
  4079d4:	bl	401800 <putc@plt>
  4079d8:	b	40785c <sqrt@plt+0x5cfc>
  4079dc:	nop
  4079e0:	ldp	x29, x30, [sp], #64
  4079e4:	ret
  4079e8:	stp	x29, x30, [sp, #-32]!
  4079ec:	mov	x29, sp
  4079f0:	str	w0, [sp, #28]
  4079f4:	str	w1, [sp, #24]
  4079f8:	ldr	w0, [sp, #28]
  4079fc:	cmp	w0, #0x1
  407a00:	b.ne	407a20 <sqrt@plt+0x5ec0>  // b.any
  407a04:	ldr	w1, [sp, #24]
  407a08:	mov	w0, #0xffff                	// #65535
  407a0c:	cmp	w1, w0
  407a10:	b.ne	407a20 <sqrt@plt+0x5ec0>  // b.any
  407a14:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407a18:	add	x0, x0, #0x3d8
  407a1c:	bl	4075a8 <sqrt@plt+0x5a48>
  407a20:	nop
  407a24:	ldp	x29, x30, [sp], #32
  407a28:	ret
  407a2c:	stp	x29, x30, [sp, #-16]!
  407a30:	mov	x29, sp
  407a34:	mov	w1, #0xffff                	// #65535
  407a38:	mov	w0, #0x1                   	// #1
  407a3c:	bl	4079e8 <sqrt@plt+0x5e88>
  407a40:	ldp	x29, x30, [sp], #16
  407a44:	ret
  407a48:	stp	x29, x30, [sp, #-96]!
  407a4c:	mov	x29, sp
  407a50:	str	x0, [sp, #72]
  407a54:	str	x1, [sp, #64]
  407a58:	str	w2, [sp, #60]
  407a5c:	str	w3, [sp, #56]
  407a60:	str	x4, [sp, #48]
  407a64:	str	x5, [sp, #40]
  407a68:	str	x6, [sp, #32]
  407a6c:	str	x7, [sp, #24]
  407a70:	str	wzr, [sp, #92]
  407a74:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407a78:	add	x0, x0, #0x468
  407a7c:	ldr	x0, [x0]
  407a80:	cmp	x0, #0x0
  407a84:	b.eq	407abc <sqrt@plt+0x5f5c>  // b.none
  407a88:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407a8c:	add	x0, x0, #0x270
  407a90:	ldr	x3, [x0]
  407a94:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407a98:	add	x0, x0, #0x468
  407a9c:	ldr	x0, [x0]
  407aa0:	mov	x2, x0
  407aa4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407aa8:	add	x1, x0, #0x4b0
  407aac:	mov	x0, x3
  407ab0:	bl	4017e0 <fprintf@plt>
  407ab4:	mov	w0, #0x1                   	// #1
  407ab8:	str	w0, [sp, #92]
  407abc:	ldr	w0, [sp, #60]
  407ac0:	cmp	w0, #0x0
  407ac4:	b.lt	407b5c <sqrt@plt+0x5ffc>  // b.tstop
  407ac8:	ldr	x0, [sp, #72]
  407acc:	cmp	x0, #0x0
  407ad0:	b.eq	407b5c <sqrt@plt+0x5ffc>  // b.none
  407ad4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407ad8:	add	x1, x0, #0x4b8
  407adc:	ldr	x0, [sp, #72]
  407ae0:	bl	401a10 <strcmp@plt>
  407ae4:	cmp	w0, #0x0
  407ae8:	b.ne	407af8 <sqrt@plt+0x5f98>  // b.any
  407aec:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407af0:	add	x0, x0, #0x4c0
  407af4:	str	x0, [sp, #72]
  407af8:	ldr	x0, [sp, #64]
  407afc:	cmp	x0, #0x0
  407b00:	b.eq	407b30 <sqrt@plt+0x5fd0>  // b.none
  407b04:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407b08:	add	x0, x0, #0x270
  407b0c:	ldr	x5, [x0]
  407b10:	ldr	w4, [sp, #60]
  407b14:	ldr	x3, [sp, #64]
  407b18:	ldr	x2, [sp, #72]
  407b1c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407b20:	add	x1, x0, #0x4d8
  407b24:	mov	x0, x5
  407b28:	bl	4017e0 <fprintf@plt>
  407b2c:	b	407b54 <sqrt@plt+0x5ff4>
  407b30:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407b34:	add	x0, x0, #0x270
  407b38:	ldr	x4, [x0]
  407b3c:	ldr	w3, [sp, #60]
  407b40:	ldr	x2, [sp, #72]
  407b44:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407b48:	add	x1, x0, #0x4e8
  407b4c:	mov	x0, x4
  407b50:	bl	4017e0 <fprintf@plt>
  407b54:	mov	w0, #0x1                   	// #1
  407b58:	str	w0, [sp, #92]
  407b5c:	ldr	w0, [sp, #92]
  407b60:	cmp	w0, #0x0
  407b64:	b.eq	407b84 <sqrt@plt+0x6024>  // b.none
  407b68:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407b6c:	add	x0, x0, #0x270
  407b70:	ldr	x0, [x0]
  407b74:	mov	x1, x0
  407b78:	mov	w0, #0x20                  	// #32
  407b7c:	bl	401980 <fputc@plt>
  407b80:	str	wzr, [sp, #92]
  407b84:	ldr	w0, [sp, #56]
  407b88:	cmp	w0, #0x2
  407b8c:	b.eq	407ba8 <sqrt@plt+0x6048>  // b.none
  407b90:	cmp	w0, #0x2
  407b94:	b.gt	407c08 <sqrt@plt+0x60a8>
  407b98:	cmp	w0, #0x0
  407b9c:	b.eq	407bd8 <sqrt@plt+0x6078>  // b.none
  407ba0:	cmp	w0, #0x1
  407ba4:	b	407c08 <sqrt@plt+0x60a8>
  407ba8:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407bac:	add	x0, x0, #0x270
  407bb0:	ldr	x0, [x0]
  407bb4:	mov	x3, x0
  407bb8:	mov	x2, #0xc                   	// #12
  407bbc:	mov	x1, #0x1                   	// #1
  407bc0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407bc4:	add	x0, x0, #0x4f0
  407bc8:	bl	401ad0 <fwrite@plt>
  407bcc:	mov	w0, #0x1                   	// #1
  407bd0:	str	w0, [sp, #92]
  407bd4:	b	407c08 <sqrt@plt+0x60a8>
  407bd8:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407bdc:	add	x0, x0, #0x270
  407be0:	ldr	x0, [x0]
  407be4:	mov	x3, x0
  407be8:	mov	x2, #0x8                   	// #8
  407bec:	mov	x1, #0x1                   	// #1
  407bf0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  407bf4:	add	x0, x0, #0x500
  407bf8:	bl	401ad0 <fwrite@plt>
  407bfc:	mov	w0, #0x1                   	// #1
  407c00:	str	w0, [sp, #92]
  407c04:	nop
  407c08:	ldr	w0, [sp, #92]
  407c0c:	cmp	w0, #0x0
  407c10:	b.eq	407c2c <sqrt@plt+0x60cc>  // b.none
  407c14:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407c18:	add	x0, x0, #0x270
  407c1c:	ldr	x0, [x0]
  407c20:	mov	x1, x0
  407c24:	mov	w0, #0x20                  	// #32
  407c28:	bl	401980 <fputc@plt>
  407c2c:	ldr	x3, [sp, #24]
  407c30:	ldr	x2, [sp, #32]
  407c34:	ldr	x1, [sp, #40]
  407c38:	ldr	x0, [sp, #48]
  407c3c:	bl	40781c <sqrt@plt+0x5cbc>
  407c40:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407c44:	add	x0, x0, #0x270
  407c48:	ldr	x0, [x0]
  407c4c:	mov	x1, x0
  407c50:	mov	w0, #0xa                   	// #10
  407c54:	bl	401980 <fputc@plt>
  407c58:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  407c5c:	add	x0, x0, #0x270
  407c60:	ldr	x0, [x0]
  407c64:	bl	4019a0 <fflush@plt>
  407c68:	ldr	w0, [sp, #56]
  407c6c:	cmp	w0, #0x2
  407c70:	b.ne	407c78 <sqrt@plt+0x6118>  // b.any
  407c74:	bl	407e94 <sqrt@plt+0x6334>
  407c78:	nop
  407c7c:	ldp	x29, x30, [sp], #96
  407c80:	ret
  407c84:	stp	x29, x30, [sp, #-64]!
  407c88:	mov	x29, sp
  407c8c:	str	w0, [sp, #60]
  407c90:	str	x1, [sp, #48]
  407c94:	str	x2, [sp, #40]
  407c98:	str	x3, [sp, #32]
  407c9c:	str	x4, [sp, #24]
  407ca0:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407ca4:	add	x0, x0, #0x3e8
  407ca8:	ldr	x8, [x0]
  407cac:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407cb0:	add	x0, x0, #0x3f0
  407cb4:	ldr	x1, [x0]
  407cb8:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  407cbc:	add	x0, x0, #0x460
  407cc0:	ldr	w0, [x0]
  407cc4:	ldr	x7, [sp, #24]
  407cc8:	ldr	x6, [sp, #32]
  407ccc:	ldr	x5, [sp, #40]
  407cd0:	ldr	x4, [sp, #48]
  407cd4:	ldr	w3, [sp, #60]
  407cd8:	mov	w2, w0
  407cdc:	mov	x0, x8
  407ce0:	bl	407a48 <sqrt@plt+0x5ee8>
  407ce4:	nop
  407ce8:	ldp	x29, x30, [sp], #64
  407cec:	ret
  407cf0:	stp	x29, x30, [sp, #-48]!
  407cf4:	mov	x29, sp
  407cf8:	str	x0, [sp, #40]
  407cfc:	str	x1, [sp, #32]
  407d00:	str	x2, [sp, #24]
  407d04:	str	x3, [sp, #16]
  407d08:	ldr	x4, [sp, #16]
  407d0c:	ldr	x3, [sp, #24]
  407d10:	ldr	x2, [sp, #32]
  407d14:	ldr	x1, [sp, #40]
  407d18:	mov	w0, #0x1                   	// #1
  407d1c:	bl	407c84 <sqrt@plt+0x6124>
  407d20:	nop
  407d24:	ldp	x29, x30, [sp], #48
  407d28:	ret
  407d2c:	stp	x29, x30, [sp, #-48]!
  407d30:	mov	x29, sp
  407d34:	str	x0, [sp, #40]
  407d38:	str	x1, [sp, #32]
  407d3c:	str	x2, [sp, #24]
  407d40:	str	x3, [sp, #16]
  407d44:	ldr	x4, [sp, #16]
  407d48:	ldr	x3, [sp, #24]
  407d4c:	ldr	x2, [sp, #32]
  407d50:	ldr	x1, [sp, #40]
  407d54:	mov	w0, #0x0                   	// #0
  407d58:	bl	407c84 <sqrt@plt+0x6124>
  407d5c:	nop
  407d60:	ldp	x29, x30, [sp], #48
  407d64:	ret
  407d68:	stp	x29, x30, [sp, #-48]!
  407d6c:	mov	x29, sp
  407d70:	str	x0, [sp, #40]
  407d74:	str	x1, [sp, #32]
  407d78:	str	x2, [sp, #24]
  407d7c:	str	x3, [sp, #16]
  407d80:	ldr	x4, [sp, #16]
  407d84:	ldr	x3, [sp, #24]
  407d88:	ldr	x2, [sp, #32]
  407d8c:	ldr	x1, [sp, #40]
  407d90:	mov	w0, #0x2                   	// #2
  407d94:	bl	407c84 <sqrt@plt+0x6124>
  407d98:	nop
  407d9c:	ldp	x29, x30, [sp], #48
  407da0:	ret
  407da4:	stp	x29, x30, [sp, #-64]!
  407da8:	mov	x29, sp
  407dac:	str	x0, [sp, #56]
  407db0:	str	w1, [sp, #52]
  407db4:	str	x2, [sp, #40]
  407db8:	str	x3, [sp, #32]
  407dbc:	str	x4, [sp, #24]
  407dc0:	str	x5, [sp, #16]
  407dc4:	ldr	x7, [sp, #16]
  407dc8:	ldr	x6, [sp, #24]
  407dcc:	ldr	x5, [sp, #32]
  407dd0:	ldr	x4, [sp, #40]
  407dd4:	mov	w3, #0x1                   	// #1
  407dd8:	ldr	w2, [sp, #52]
  407ddc:	mov	x1, #0x0                   	// #0
  407de0:	ldr	x0, [sp, #56]
  407de4:	bl	407a48 <sqrt@plt+0x5ee8>
  407de8:	nop
  407dec:	ldp	x29, x30, [sp], #64
  407df0:	ret
  407df4:	stp	x29, x30, [sp, #-64]!
  407df8:	mov	x29, sp
  407dfc:	str	x0, [sp, #56]
  407e00:	str	w1, [sp, #52]
  407e04:	str	x2, [sp, #40]
  407e08:	str	x3, [sp, #32]
  407e0c:	str	x4, [sp, #24]
  407e10:	str	x5, [sp, #16]
  407e14:	ldr	x7, [sp, #16]
  407e18:	ldr	x6, [sp, #24]
  407e1c:	ldr	x5, [sp, #32]
  407e20:	ldr	x4, [sp, #40]
  407e24:	mov	w3, #0x0                   	// #0
  407e28:	ldr	w2, [sp, #52]
  407e2c:	mov	x1, #0x0                   	// #0
  407e30:	ldr	x0, [sp, #56]
  407e34:	bl	407a48 <sqrt@plt+0x5ee8>
  407e38:	nop
  407e3c:	ldp	x29, x30, [sp], #64
  407e40:	ret
  407e44:	stp	x29, x30, [sp, #-64]!
  407e48:	mov	x29, sp
  407e4c:	str	x0, [sp, #56]
  407e50:	str	w1, [sp, #52]
  407e54:	str	x2, [sp, #40]
  407e58:	str	x3, [sp, #32]
  407e5c:	str	x4, [sp, #24]
  407e60:	str	x5, [sp, #16]
  407e64:	ldr	x7, [sp, #16]
  407e68:	ldr	x6, [sp, #24]
  407e6c:	ldr	x5, [sp, #32]
  407e70:	ldr	x4, [sp, #40]
  407e74:	mov	w3, #0x2                   	// #2
  407e78:	ldr	w2, [sp, #52]
  407e7c:	mov	x1, #0x0                   	// #0
  407e80:	ldr	x0, [sp, #56]
  407e84:	bl	407a48 <sqrt@plt+0x5ee8>
  407e88:	nop
  407e8c:	ldp	x29, x30, [sp], #64
  407e90:	ret
  407e94:	stp	x29, x30, [sp, #-16]!
  407e98:	mov	x29, sp
  407e9c:	mov	w0, #0x3                   	// #3
  407ea0:	bl	401ac0 <exit@plt>
  407ea4:	str	x19, [sp, #-64]!
  407ea8:	str	x0, [sp, #24]
  407eac:	str	x1, [sp, #16]
  407eb0:	ldr	x0, [sp, #16]
  407eb4:	ldr	w0, [x0, #48]
  407eb8:	str	w0, [sp, #60]
  407ebc:	ldr	x0, [sp, #16]
  407ec0:	ldr	w0, [x0, #52]
  407ec4:	str	w0, [sp, #52]
  407ec8:	ldr	x0, [sp, #16]
  407ecc:	ldr	w0, [x0]
  407ed0:	str	w0, [sp, #56]
  407ed4:	b	40807c <sqrt@plt+0x651c>
  407ed8:	ldr	w1, [sp, #56]
  407edc:	ldr	w0, [sp, #52]
  407ee0:	sub	w1, w1, w0
  407ee4:	ldr	w2, [sp, #52]
  407ee8:	ldr	w0, [sp, #60]
  407eec:	sub	w0, w2, w0
  407ef0:	cmp	w1, w0
  407ef4:	b.le	407fcc <sqrt@plt+0x646c>
  407ef8:	ldr	w1, [sp, #52]
  407efc:	ldr	w0, [sp, #60]
  407f00:	sub	w0, w1, w0
  407f04:	str	w0, [sp, #36]
  407f08:	mov	w19, #0x0                   	// #0
  407f0c:	b	407fac <sqrt@plt+0x644c>
  407f10:	ldr	w0, [sp, #60]
  407f14:	add	w0, w19, w0
  407f18:	sxtw	x0, w0
  407f1c:	lsl	x0, x0, #3
  407f20:	ldr	x1, [sp, #24]
  407f24:	add	x0, x1, x0
  407f28:	ldr	x0, [x0]
  407f2c:	str	x0, [sp, #40]
  407f30:	ldr	w1, [sp, #52]
  407f34:	ldr	w0, [sp, #60]
  407f38:	sub	w0, w1, w0
  407f3c:	ldr	w1, [sp, #56]
  407f40:	sub	w0, w1, w0
  407f44:	add	w0, w19, w0
  407f48:	sxtw	x0, w0
  407f4c:	lsl	x0, x0, #3
  407f50:	ldr	x1, [sp, #24]
  407f54:	add	x1, x1, x0
  407f58:	ldr	w0, [sp, #60]
  407f5c:	add	w0, w19, w0
  407f60:	sxtw	x0, w0
  407f64:	lsl	x0, x0, #3
  407f68:	ldr	x2, [sp, #24]
  407f6c:	add	x0, x2, x0
  407f70:	ldr	x1, [x1]
  407f74:	str	x1, [x0]
  407f78:	ldr	w1, [sp, #52]
  407f7c:	ldr	w0, [sp, #60]
  407f80:	sub	w0, w1, w0
  407f84:	ldr	w1, [sp, #56]
  407f88:	sub	w0, w1, w0
  407f8c:	add	w0, w19, w0
  407f90:	sxtw	x0, w0
  407f94:	lsl	x0, x0, #3
  407f98:	ldr	x1, [sp, #24]
  407f9c:	add	x0, x1, x0
  407fa0:	ldr	x1, [sp, #40]
  407fa4:	str	x1, [x0]
  407fa8:	add	w19, w19, #0x1
  407fac:	ldr	w0, [sp, #36]
  407fb0:	cmp	w19, w0
  407fb4:	b.lt	407f10 <sqrt@plt+0x63b0>  // b.tstop
  407fb8:	ldr	w1, [sp, #56]
  407fbc:	ldr	w0, [sp, #36]
  407fc0:	sub	w0, w1, w0
  407fc4:	str	w0, [sp, #56]
  407fc8:	b	40807c <sqrt@plt+0x651c>
  407fcc:	ldr	w1, [sp, #56]
  407fd0:	ldr	w0, [sp, #52]
  407fd4:	sub	w0, w1, w0
  407fd8:	str	w0, [sp, #48]
  407fdc:	mov	w19, #0x0                   	// #0
  407fe0:	b	408060 <sqrt@plt+0x6500>
  407fe4:	ldr	w0, [sp, #60]
  407fe8:	add	w0, w19, w0
  407fec:	sxtw	x0, w0
  407ff0:	lsl	x0, x0, #3
  407ff4:	ldr	x1, [sp, #24]
  407ff8:	add	x0, x1, x0
  407ffc:	ldr	x0, [x0]
  408000:	str	x0, [sp, #40]
  408004:	ldr	w0, [sp, #52]
  408008:	add	w0, w19, w0
  40800c:	sxtw	x0, w0
  408010:	lsl	x0, x0, #3
  408014:	ldr	x1, [sp, #24]
  408018:	add	x1, x1, x0
  40801c:	ldr	w0, [sp, #60]
  408020:	add	w0, w19, w0
  408024:	sxtw	x0, w0
  408028:	lsl	x0, x0, #3
  40802c:	ldr	x2, [sp, #24]
  408030:	add	x0, x2, x0
  408034:	ldr	x1, [x1]
  408038:	str	x1, [x0]
  40803c:	ldr	w0, [sp, #52]
  408040:	add	w0, w19, w0
  408044:	sxtw	x0, w0
  408048:	lsl	x0, x0, #3
  40804c:	ldr	x1, [sp, #24]
  408050:	add	x0, x1, x0
  408054:	ldr	x1, [sp, #40]
  408058:	str	x1, [x0]
  40805c:	add	w19, w19, #0x1
  408060:	ldr	w0, [sp, #48]
  408064:	cmp	w19, w0
  408068:	b.lt	407fe4 <sqrt@plt+0x6484>  // b.tstop
  40806c:	ldr	w1, [sp, #60]
  408070:	ldr	w0, [sp, #48]
  408074:	add	w0, w1, w0
  408078:	str	w0, [sp, #60]
  40807c:	ldr	w1, [sp, #56]
  408080:	ldr	w0, [sp, #52]
  408084:	cmp	w1, w0
  408088:	b.le	40809c <sqrt@plt+0x653c>
  40808c:	ldr	w1, [sp, #52]
  408090:	ldr	w0, [sp, #60]
  408094:	cmp	w1, w0
  408098:	b.gt	407ed8 <sqrt@plt+0x6378>
  40809c:	ldr	x0, [sp, #16]
  4080a0:	ldr	w1, [x0, #48]
  4080a4:	ldr	x0, [sp, #16]
  4080a8:	ldr	w2, [x0]
  4080ac:	ldr	x0, [sp, #16]
  4080b0:	ldr	w0, [x0, #52]
  4080b4:	sub	w0, w2, w0
  4080b8:	add	w1, w1, w0
  4080bc:	ldr	x0, [sp, #16]
  4080c0:	str	w1, [x0, #48]
  4080c4:	ldr	x0, [sp, #16]
  4080c8:	ldr	w1, [x0]
  4080cc:	ldr	x0, [sp, #16]
  4080d0:	str	w1, [x0, #52]
  4080d4:	nop
  4080d8:	ldr	x19, [sp], #64
  4080dc:	ret
  4080e0:	stp	x29, x30, [sp, #-48]!
  4080e4:	mov	x29, sp
  4080e8:	str	w0, [sp, #44]
  4080ec:	str	x1, [sp, #32]
  4080f0:	str	x2, [sp, #24]
  4080f4:	str	w3, [sp, #40]
  4080f8:	str	x4, [sp, #16]
  4080fc:	ldr	x0, [sp, #16]
  408100:	ldr	w1, [x0]
  408104:	ldr	x0, [sp, #16]
  408108:	str	w1, [x0, #52]
  40810c:	ldr	x0, [sp, #16]
  408110:	ldr	w1, [x0, #52]
  408114:	ldr	x0, [sp, #16]
  408118:	str	w1, [x0, #48]
  40811c:	ldr	x0, [sp, #16]
  408120:	str	xzr, [x0, #32]
  408124:	ldr	w0, [sp, #40]
  408128:	cmp	w0, #0x0
  40812c:	b.ne	408144 <sqrt@plt+0x65e4>  // b.any
  408130:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408134:	add	x0, x0, #0x510
  408138:	bl	401aa0 <getenv@plt>
  40813c:	cmp	x0, #0x0
  408140:	b.eq	40814c <sqrt@plt+0x65ec>  // b.none
  408144:	mov	w0, #0x1                   	// #1
  408148:	b	408150 <sqrt@plt+0x65f0>
  40814c:	mov	w0, #0x0                   	// #0
  408150:	ldr	x1, [sp, #16]
  408154:	str	w0, [x1, #44]
  408158:	ldr	x0, [sp, #24]
  40815c:	ldrb	w0, [x0]
  408160:	cmp	w0, #0x2d
  408164:	b.ne	408184 <sqrt@plt+0x6624>  // b.any
  408168:	ldr	x0, [sp, #16]
  40816c:	mov	w1, #0x2                   	// #2
  408170:	str	w1, [x0, #40]
  408174:	ldr	x0, [sp, #24]
  408178:	add	x0, x0, #0x1
  40817c:	str	x0, [sp, #24]
  408180:	b	4081d4 <sqrt@plt+0x6674>
  408184:	ldr	x0, [sp, #24]
  408188:	ldrb	w0, [x0]
  40818c:	cmp	w0, #0x2b
  408190:	b.ne	4081ac <sqrt@plt+0x664c>  // b.any
  408194:	ldr	x0, [sp, #16]
  408198:	str	wzr, [x0, #40]
  40819c:	ldr	x0, [sp, #24]
  4081a0:	add	x0, x0, #0x1
  4081a4:	str	x0, [sp, #24]
  4081a8:	b	4081d4 <sqrt@plt+0x6674>
  4081ac:	ldr	x0, [sp, #16]
  4081b0:	ldr	w0, [x0, #44]
  4081b4:	cmp	w0, #0x0
  4081b8:	b.eq	4081c8 <sqrt@plt+0x6668>  // b.none
  4081bc:	ldr	x0, [sp, #16]
  4081c0:	str	wzr, [x0, #40]
  4081c4:	b	4081d4 <sqrt@plt+0x6674>
  4081c8:	ldr	x0, [sp, #16]
  4081cc:	mov	w1, #0x1                   	// #1
  4081d0:	str	w1, [x0, #40]
  4081d4:	ldr	x0, [sp, #24]
  4081d8:	ldp	x29, x30, [sp], #48
  4081dc:	ret
  4081e0:	stp	x29, x30, [sp, #-208]!
  4081e4:	mov	x29, sp
  4081e8:	str	x19, [sp, #16]
  4081ec:	str	w0, [sp, #92]
  4081f0:	str	x1, [sp, #80]
  4081f4:	str	x2, [sp, #72]
  4081f8:	str	x3, [sp, #64]
  4081fc:	str	x4, [sp, #56]
  408200:	str	w5, [sp, #88]
  408204:	str	w6, [sp, #52]
  408208:	str	x7, [sp, #40]
  40820c:	ldr	x0, [sp, #40]
  408210:	ldr	w0, [x0, #4]
  408214:	str	w0, [sp, #204]
  408218:	ldr	x0, [sp, #72]
  40821c:	ldrb	w0, [x0]
  408220:	cmp	w0, #0x3a
  408224:	b.ne	40822c <sqrt@plt+0x66cc>  // b.any
  408228:	str	wzr, [sp, #204]
  40822c:	ldr	w0, [sp, #92]
  408230:	cmp	w0, #0x0
  408234:	b.gt	408240 <sqrt@plt+0x66e0>
  408238:	mov	w0, #0xffffffff            	// #-1
  40823c:	b	4094dc <sqrt@plt+0x797c>
  408240:	ldr	x0, [sp, #40]
  408244:	str	xzr, [x0, #16]
  408248:	ldr	x0, [sp, #40]
  40824c:	ldr	w0, [x0]
  408250:	cmp	w0, #0x0
  408254:	b.eq	408268 <sqrt@plt+0x6708>  // b.none
  408258:	ldr	x0, [sp, #40]
  40825c:	ldr	w0, [x0, #24]
  408260:	cmp	w0, #0x0
  408264:	b.ne	4082ac <sqrt@plt+0x674c>  // b.any
  408268:	ldr	x0, [sp, #40]
  40826c:	ldr	w0, [x0]
  408270:	cmp	w0, #0x0
  408274:	b.ne	408284 <sqrt@plt+0x6724>  // b.any
  408278:	ldr	x0, [sp, #40]
  40827c:	mov	w1, #0x1                   	// #1
  408280:	str	w1, [x0]
  408284:	ldr	x4, [sp, #40]
  408288:	ldr	w3, [sp, #52]
  40828c:	ldr	x2, [sp, #72]
  408290:	ldr	x1, [sp, #80]
  408294:	ldr	w0, [sp, #92]
  408298:	bl	4080e0 <sqrt@plt+0x6580>
  40829c:	str	x0, [sp, #72]
  4082a0:	ldr	x0, [sp, #40]
  4082a4:	mov	w1, #0x1                   	// #1
  4082a8:	str	w1, [x0, #24]
  4082ac:	ldr	x0, [sp, #40]
  4082b0:	ldr	x0, [x0, #32]
  4082b4:	cmp	x0, #0x0
  4082b8:	b.eq	4082d0 <sqrt@plt+0x6770>  // b.none
  4082bc:	ldr	x0, [sp, #40]
  4082c0:	ldr	x0, [x0, #32]
  4082c4:	ldrb	w0, [x0]
  4082c8:	cmp	w0, #0x0
  4082cc:	b.ne	408660 <sqrt@plt+0x6b00>  // b.any
  4082d0:	ldr	x0, [sp, #40]
  4082d4:	ldr	w1, [x0, #52]
  4082d8:	ldr	x0, [sp, #40]
  4082dc:	ldr	w0, [x0]
  4082e0:	cmp	w1, w0
  4082e4:	b.le	4082f8 <sqrt@plt+0x6798>
  4082e8:	ldr	x0, [sp, #40]
  4082ec:	ldr	w1, [x0]
  4082f0:	ldr	x0, [sp, #40]
  4082f4:	str	w1, [x0, #52]
  4082f8:	ldr	x0, [sp, #40]
  4082fc:	ldr	w1, [x0, #48]
  408300:	ldr	x0, [sp, #40]
  408304:	ldr	w0, [x0]
  408308:	cmp	w1, w0
  40830c:	b.le	408320 <sqrt@plt+0x67c0>
  408310:	ldr	x0, [sp, #40]
  408314:	ldr	w1, [x0]
  408318:	ldr	x0, [sp, #40]
  40831c:	str	w1, [x0, #48]
  408320:	ldr	x0, [sp, #40]
  408324:	ldr	w0, [x0, #40]
  408328:	cmp	w0, #0x1
  40832c:	b.ne	408428 <sqrt@plt+0x68c8>  // b.any
  408330:	ldr	x0, [sp, #40]
  408334:	ldr	w1, [x0, #48]
  408338:	ldr	x0, [sp, #40]
  40833c:	ldr	w0, [x0, #52]
  408340:	cmp	w1, w0
  408344:	b.eq	408370 <sqrt@plt+0x6810>  // b.none
  408348:	ldr	x0, [sp, #40]
  40834c:	ldr	w1, [x0, #52]
  408350:	ldr	x0, [sp, #40]
  408354:	ldr	w0, [x0]
  408358:	cmp	w1, w0
  40835c:	b.eq	408370 <sqrt@plt+0x6810>  // b.none
  408360:	ldr	x1, [sp, #40]
  408364:	ldr	x0, [sp, #80]
  408368:	bl	407ea4 <sqrt@plt+0x6344>
  40836c:	b	408398 <sqrt@plt+0x6838>
  408370:	ldr	x0, [sp, #40]
  408374:	ldr	w1, [x0, #52]
  408378:	ldr	x0, [sp, #40]
  40837c:	ldr	w0, [x0]
  408380:	cmp	w1, w0
  408384:	b.eq	4083b0 <sqrt@plt+0x6850>  // b.none
  408388:	ldr	x0, [sp, #40]
  40838c:	ldr	w1, [x0]
  408390:	ldr	x0, [sp, #40]
  408394:	str	w1, [x0, #48]
  408398:	b	4083b0 <sqrt@plt+0x6850>
  40839c:	ldr	x0, [sp, #40]
  4083a0:	ldr	w0, [x0]
  4083a4:	add	w1, w0, #0x1
  4083a8:	ldr	x0, [sp, #40]
  4083ac:	str	w1, [x0]
  4083b0:	ldr	x0, [sp, #40]
  4083b4:	ldr	w0, [x0]
  4083b8:	ldr	w1, [sp, #92]
  4083bc:	cmp	w1, w0
  4083c0:	b.le	408418 <sqrt@plt+0x68b8>
  4083c4:	ldr	x0, [sp, #40]
  4083c8:	ldr	w0, [x0]
  4083cc:	sxtw	x0, w0
  4083d0:	lsl	x0, x0, #3
  4083d4:	ldr	x1, [sp, #80]
  4083d8:	add	x0, x1, x0
  4083dc:	ldr	x0, [x0]
  4083e0:	ldrb	w0, [x0]
  4083e4:	cmp	w0, #0x2d
  4083e8:	b.ne	40839c <sqrt@plt+0x683c>  // b.any
  4083ec:	ldr	x0, [sp, #40]
  4083f0:	ldr	w0, [x0]
  4083f4:	sxtw	x0, w0
  4083f8:	lsl	x0, x0, #3
  4083fc:	ldr	x1, [sp, #80]
  408400:	add	x0, x1, x0
  408404:	ldr	x0, [x0]
  408408:	add	x0, x0, #0x1
  40840c:	ldrb	w0, [x0]
  408410:	cmp	w0, #0x0
  408414:	b.eq	40839c <sqrt@plt+0x683c>  // b.none
  408418:	ldr	x0, [sp, #40]
  40841c:	ldr	w1, [x0]
  408420:	ldr	x0, [sp, #40]
  408424:	str	w1, [x0, #52]
  408428:	ldr	x0, [sp, #40]
  40842c:	ldr	w0, [x0]
  408430:	ldr	w1, [sp, #92]
  408434:	cmp	w1, w0
  408438:	b.eq	408504 <sqrt@plt+0x69a4>  // b.none
  40843c:	ldr	x0, [sp, #40]
  408440:	ldr	w0, [x0]
  408444:	sxtw	x0, w0
  408448:	lsl	x0, x0, #3
  40844c:	ldr	x1, [sp, #80]
  408450:	add	x0, x1, x0
  408454:	ldr	x2, [x0]
  408458:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40845c:	add	x1, x0, #0x520
  408460:	mov	x0, x2
  408464:	bl	401a10 <strcmp@plt>
  408468:	cmp	w0, #0x0
  40846c:	b.ne	408504 <sqrt@plt+0x69a4>  // b.any
  408470:	ldr	x0, [sp, #40]
  408474:	ldr	w0, [x0]
  408478:	add	w1, w0, #0x1
  40847c:	ldr	x0, [sp, #40]
  408480:	str	w1, [x0]
  408484:	ldr	x0, [sp, #40]
  408488:	ldr	w1, [x0, #48]
  40848c:	ldr	x0, [sp, #40]
  408490:	ldr	w0, [x0, #52]
  408494:	cmp	w1, w0
  408498:	b.eq	4084c4 <sqrt@plt+0x6964>  // b.none
  40849c:	ldr	x0, [sp, #40]
  4084a0:	ldr	w1, [x0, #52]
  4084a4:	ldr	x0, [sp, #40]
  4084a8:	ldr	w0, [x0]
  4084ac:	cmp	w1, w0
  4084b0:	b.eq	4084c4 <sqrt@plt+0x6964>  // b.none
  4084b4:	ldr	x1, [sp, #40]
  4084b8:	ldr	x0, [sp, #80]
  4084bc:	bl	407ea4 <sqrt@plt+0x6344>
  4084c0:	b	4084ec <sqrt@plt+0x698c>
  4084c4:	ldr	x0, [sp, #40]
  4084c8:	ldr	w1, [x0, #48]
  4084cc:	ldr	x0, [sp, #40]
  4084d0:	ldr	w0, [x0, #52]
  4084d4:	cmp	w1, w0
  4084d8:	b.ne	4084ec <sqrt@plt+0x698c>  // b.any
  4084dc:	ldr	x0, [sp, #40]
  4084e0:	ldr	w1, [x0]
  4084e4:	ldr	x0, [sp, #40]
  4084e8:	str	w1, [x0, #48]
  4084ec:	ldr	x0, [sp, #40]
  4084f0:	ldr	w1, [sp, #92]
  4084f4:	str	w1, [x0, #52]
  4084f8:	ldr	x0, [sp, #40]
  4084fc:	ldr	w1, [sp, #92]
  408500:	str	w1, [x0]
  408504:	ldr	x0, [sp, #40]
  408508:	ldr	w0, [x0]
  40850c:	ldr	w1, [sp, #92]
  408510:	cmp	w1, w0
  408514:	b.ne	408548 <sqrt@plt+0x69e8>  // b.any
  408518:	ldr	x0, [sp, #40]
  40851c:	ldr	w1, [x0, #48]
  408520:	ldr	x0, [sp, #40]
  408524:	ldr	w0, [x0, #52]
  408528:	cmp	w1, w0
  40852c:	b.eq	408540 <sqrt@plt+0x69e0>  // b.none
  408530:	ldr	x0, [sp, #40]
  408534:	ldr	w1, [x0, #48]
  408538:	ldr	x0, [sp, #40]
  40853c:	str	w1, [x0]
  408540:	mov	w0, #0xffffffff            	// #-1
  408544:	b	4094dc <sqrt@plt+0x797c>
  408548:	ldr	x0, [sp, #40]
  40854c:	ldr	w0, [x0]
  408550:	sxtw	x0, w0
  408554:	lsl	x0, x0, #3
  408558:	ldr	x1, [sp, #80]
  40855c:	add	x0, x1, x0
  408560:	ldr	x0, [x0]
  408564:	ldrb	w0, [x0]
  408568:	cmp	w0, #0x2d
  40856c:	b.ne	40859c <sqrt@plt+0x6a3c>  // b.any
  408570:	ldr	x0, [sp, #40]
  408574:	ldr	w0, [x0]
  408578:	sxtw	x0, w0
  40857c:	lsl	x0, x0, #3
  408580:	ldr	x1, [sp, #80]
  408584:	add	x0, x1, x0
  408588:	ldr	x0, [x0]
  40858c:	add	x0, x0, #0x1
  408590:	ldrb	w0, [x0]
  408594:	cmp	w0, #0x0
  408598:	b.ne	4085ec <sqrt@plt+0x6a8c>  // b.any
  40859c:	ldr	x0, [sp, #40]
  4085a0:	ldr	w0, [x0, #40]
  4085a4:	cmp	w0, #0x0
  4085a8:	b.ne	4085b4 <sqrt@plt+0x6a54>  // b.any
  4085ac:	mov	w0, #0xffffffff            	// #-1
  4085b0:	b	4094dc <sqrt@plt+0x797c>
  4085b4:	ldr	x0, [sp, #40]
  4085b8:	ldr	w0, [x0]
  4085bc:	add	w2, w0, #0x1
  4085c0:	ldr	x1, [sp, #40]
  4085c4:	str	w2, [x1]
  4085c8:	sxtw	x0, w0
  4085cc:	lsl	x0, x0, #3
  4085d0:	ldr	x1, [sp, #80]
  4085d4:	add	x0, x1, x0
  4085d8:	ldr	x1, [x0]
  4085dc:	ldr	x0, [sp, #40]
  4085e0:	str	x1, [x0, #16]
  4085e4:	mov	w0, #0x1                   	// #1
  4085e8:	b	4094dc <sqrt@plt+0x797c>
  4085ec:	ldr	x0, [sp, #40]
  4085f0:	ldr	w0, [x0]
  4085f4:	sxtw	x0, w0
  4085f8:	lsl	x0, x0, #3
  4085fc:	ldr	x1, [sp, #80]
  408600:	add	x0, x1, x0
  408604:	ldr	x1, [x0]
  408608:	ldr	x0, [sp, #64]
  40860c:	cmp	x0, #0x0
  408610:	b.eq	408648 <sqrt@plt+0x6ae8>  // b.none
  408614:	ldr	x0, [sp, #40]
  408618:	ldr	w0, [x0]
  40861c:	sxtw	x0, w0
  408620:	lsl	x0, x0, #3
  408624:	ldr	x2, [sp, #80]
  408628:	add	x0, x2, x0
  40862c:	ldr	x0, [x0]
  408630:	add	x0, x0, #0x1
  408634:	ldrb	w0, [x0]
  408638:	cmp	w0, #0x2d
  40863c:	b.ne	408648 <sqrt@plt+0x6ae8>  // b.any
  408640:	mov	w0, #0x1                   	// #1
  408644:	b	40864c <sqrt@plt+0x6aec>
  408648:	mov	w0, #0x0                   	// #0
  40864c:	sxtw	x0, w0
  408650:	add	x0, x0, #0x1
  408654:	add	x1, x1, x0
  408658:	ldr	x0, [sp, #40]
  40865c:	str	x1, [x0, #32]
  408660:	ldr	x0, [sp, #64]
  408664:	cmp	x0, #0x0
  408668:	b.eq	408d58 <sqrt@plt+0x71f8>  // b.none
  40866c:	ldr	x0, [sp, #40]
  408670:	ldr	w0, [x0]
  408674:	sxtw	x0, w0
  408678:	lsl	x0, x0, #3
  40867c:	ldr	x1, [sp, #80]
  408680:	add	x0, x1, x0
  408684:	ldr	x0, [x0]
  408688:	add	x0, x0, #0x1
  40868c:	ldrb	w0, [x0]
  408690:	cmp	w0, #0x2d
  408694:	b.eq	408708 <sqrt@plt+0x6ba8>  // b.none
  408698:	ldr	w0, [sp, #88]
  40869c:	cmp	w0, #0x0
  4086a0:	b.eq	408d58 <sqrt@plt+0x71f8>  // b.none
  4086a4:	ldr	x0, [sp, #40]
  4086a8:	ldr	w0, [x0]
  4086ac:	sxtw	x0, w0
  4086b0:	lsl	x0, x0, #3
  4086b4:	ldr	x1, [sp, #80]
  4086b8:	add	x0, x1, x0
  4086bc:	ldr	x0, [x0]
  4086c0:	add	x0, x0, #0x2
  4086c4:	ldrb	w0, [x0]
  4086c8:	cmp	w0, #0x0
  4086cc:	b.ne	408708 <sqrt@plt+0x6ba8>  // b.any
  4086d0:	ldr	x0, [sp, #40]
  4086d4:	ldr	w0, [x0]
  4086d8:	sxtw	x0, w0
  4086dc:	lsl	x0, x0, #3
  4086e0:	ldr	x1, [sp, #80]
  4086e4:	add	x0, x1, x0
  4086e8:	ldr	x0, [x0]
  4086ec:	add	x0, x0, #0x1
  4086f0:	ldrb	w0, [x0]
  4086f4:	mov	w1, w0
  4086f8:	ldr	x0, [sp, #72]
  4086fc:	bl	401880 <strchr@plt>
  408700:	cmp	x0, #0x0
  408704:	b.ne	408d58 <sqrt@plt+0x71f8>  // b.any
  408708:	str	xzr, [sp, #176]
  40870c:	str	wzr, [sp, #172]
  408710:	str	wzr, [sp, #168]
  408714:	mov	w0, #0xffffffff            	// #-1
  408718:	str	w0, [sp, #164]
  40871c:	ldr	x0, [sp, #40]
  408720:	ldr	x0, [x0, #32]
  408724:	str	x0, [sp, #192]
  408728:	b	408738 <sqrt@plt+0x6bd8>
  40872c:	ldr	x0, [sp, #192]
  408730:	add	x0, x0, #0x1
  408734:	str	x0, [sp, #192]
  408738:	ldr	x0, [sp, #192]
  40873c:	ldrb	w0, [x0]
  408740:	cmp	w0, #0x0
  408744:	b.eq	408758 <sqrt@plt+0x6bf8>  // b.none
  408748:	ldr	x0, [sp, #192]
  40874c:	ldrb	w0, [x0]
  408750:	cmp	w0, #0x3d
  408754:	b.ne	40872c <sqrt@plt+0x6bcc>  // b.any
  408758:	ldr	x0, [sp, #64]
  40875c:	str	x0, [sp, #184]
  408760:	str	wzr, [sp, #160]
  408764:	b	408878 <sqrt@plt+0x6d18>
  408768:	ldr	x0, [sp, #184]
  40876c:	ldr	x3, [x0]
  408770:	ldr	x0, [sp, #40]
  408774:	ldr	x4, [x0, #32]
  408778:	ldr	x0, [sp, #40]
  40877c:	ldr	x0, [x0, #32]
  408780:	ldr	x1, [sp, #192]
  408784:	sub	x0, x1, x0
  408788:	mov	x2, x0
  40878c:	mov	x1, x4
  408790:	mov	x0, x3
  408794:	bl	401950 <strncmp@plt>
  408798:	cmp	w0, #0x0
  40879c:	b.ne	408860 <sqrt@plt+0x6d00>  // b.any
  4087a0:	ldr	x0, [sp, #40]
  4087a4:	ldr	x0, [x0, #32]
  4087a8:	ldr	x1, [sp, #192]
  4087ac:	sub	x0, x1, x0
  4087b0:	mov	w19, w0
  4087b4:	ldr	x0, [sp, #184]
  4087b8:	ldr	x0, [x0]
  4087bc:	bl	4017d0 <strlen@plt>
  4087c0:	cmp	w19, w0
  4087c4:	b.ne	4087e4 <sqrt@plt+0x6c84>  // b.any
  4087c8:	ldr	x0, [sp, #184]
  4087cc:	str	x0, [sp, #176]
  4087d0:	ldr	w0, [sp, #160]
  4087d4:	str	w0, [sp, #164]
  4087d8:	mov	w0, #0x1                   	// #1
  4087dc:	str	w0, [sp, #172]
  4087e0:	b	408888 <sqrt@plt+0x6d28>
  4087e4:	ldr	x0, [sp, #176]
  4087e8:	cmp	x0, #0x0
  4087ec:	b.ne	408804 <sqrt@plt+0x6ca4>  // b.any
  4087f0:	ldr	x0, [sp, #184]
  4087f4:	str	x0, [sp, #176]
  4087f8:	ldr	w0, [sp, #160]
  4087fc:	str	w0, [sp, #164]
  408800:	b	408860 <sqrt@plt+0x6d00>
  408804:	ldr	w0, [sp, #88]
  408808:	cmp	w0, #0x0
  40880c:	b.ne	408858 <sqrt@plt+0x6cf8>  // b.any
  408810:	ldr	x0, [sp, #176]
  408814:	ldr	w1, [x0, #8]
  408818:	ldr	x0, [sp, #184]
  40881c:	ldr	w0, [x0, #8]
  408820:	cmp	w1, w0
  408824:	b.ne	408858 <sqrt@plt+0x6cf8>  // b.any
  408828:	ldr	x0, [sp, #176]
  40882c:	ldr	x1, [x0, #16]
  408830:	ldr	x0, [sp, #184]
  408834:	ldr	x0, [x0, #16]
  408838:	cmp	x1, x0
  40883c:	b.ne	408858 <sqrt@plt+0x6cf8>  // b.any
  408840:	ldr	x0, [sp, #176]
  408844:	ldr	w1, [x0, #24]
  408848:	ldr	x0, [sp, #184]
  40884c:	ldr	w0, [x0, #24]
  408850:	cmp	w1, w0
  408854:	b.eq	408860 <sqrt@plt+0x6d00>  // b.none
  408858:	mov	w0, #0x1                   	// #1
  40885c:	str	w0, [sp, #168]
  408860:	ldr	x0, [sp, #184]
  408864:	add	x0, x0, #0x20
  408868:	str	x0, [sp, #184]
  40886c:	ldr	w0, [sp, #160]
  408870:	add	w0, w0, #0x1
  408874:	str	w0, [sp, #160]
  408878:	ldr	x0, [sp, #184]
  40887c:	ldr	x0, [x0]
  408880:	cmp	x0, #0x0
  408884:	b.ne	408768 <sqrt@plt+0x6c08>  // b.any
  408888:	ldr	w0, [sp, #168]
  40888c:	cmp	w0, #0x0
  408890:	b.eq	408934 <sqrt@plt+0x6dd4>  // b.none
  408894:	ldr	w0, [sp, #172]
  408898:	cmp	w0, #0x0
  40889c:	b.ne	408934 <sqrt@plt+0x6dd4>  // b.any
  4088a0:	ldr	w0, [sp, #204]
  4088a4:	cmp	w0, #0x0
  4088a8:	b.eq	4088f0 <sqrt@plt+0x6d90>  // b.none
  4088ac:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4088b0:	add	x0, x0, #0x270
  4088b4:	ldr	x4, [x0]
  4088b8:	ldr	x0, [sp, #80]
  4088bc:	ldr	x2, [x0]
  4088c0:	ldr	x0, [sp, #40]
  4088c4:	ldr	w0, [x0]
  4088c8:	sxtw	x0, w0
  4088cc:	lsl	x0, x0, #3
  4088d0:	ldr	x1, [sp, #80]
  4088d4:	add	x0, x1, x0
  4088d8:	ldr	x0, [x0]
  4088dc:	mov	x3, x0
  4088e0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4088e4:	add	x1, x0, #0x528
  4088e8:	mov	x0, x4
  4088ec:	bl	4017e0 <fprintf@plt>
  4088f0:	ldr	x0, [sp, #40]
  4088f4:	ldr	x19, [x0, #32]
  4088f8:	ldr	x0, [sp, #40]
  4088fc:	ldr	x0, [x0, #32]
  408900:	bl	4017d0 <strlen@plt>
  408904:	add	x1, x19, x0
  408908:	ldr	x0, [sp, #40]
  40890c:	str	x1, [x0, #32]
  408910:	ldr	x0, [sp, #40]
  408914:	ldr	w0, [x0]
  408918:	add	w1, w0, #0x1
  40891c:	ldr	x0, [sp, #40]
  408920:	str	w1, [x0]
  408924:	ldr	x0, [sp, #40]
  408928:	str	wzr, [x0, #8]
  40892c:	mov	w0, #0x3f                  	// #63
  408930:	b	4094dc <sqrt@plt+0x797c>
  408934:	ldr	x0, [sp, #176]
  408938:	cmp	x0, #0x0
  40893c:	b.eq	408c04 <sqrt@plt+0x70a4>  // b.none
  408940:	ldr	w0, [sp, #164]
  408944:	str	w0, [sp, #160]
  408948:	ldr	x0, [sp, #40]
  40894c:	ldr	w0, [x0]
  408950:	add	w1, w0, #0x1
  408954:	ldr	x0, [sp, #40]
  408958:	str	w1, [x0]
  40895c:	ldr	x0, [sp, #192]
  408960:	ldrb	w0, [x0]
  408964:	cmp	w0, #0x0
  408968:	b.eq	408a98 <sqrt@plt+0x6f38>  // b.none
  40896c:	ldr	x0, [sp, #176]
  408970:	ldr	w0, [x0, #8]
  408974:	cmp	w0, #0x0
  408978:	b.eq	408990 <sqrt@plt+0x6e30>  // b.none
  40897c:	ldr	x0, [sp, #192]
  408980:	add	x1, x0, #0x1
  408984:	ldr	x0, [sp, #40]
  408988:	str	x1, [x0, #16]
  40898c:	b	408b94 <sqrt@plt+0x7034>
  408990:	ldr	w0, [sp, #204]
  408994:	cmp	w0, #0x0
  408998:	b.eq	408a60 <sqrt@plt+0x6f00>  // b.none
  40899c:	ldr	x0, [sp, #40]
  4089a0:	ldr	w0, [x0]
  4089a4:	sxtw	x0, w0
  4089a8:	lsl	x0, x0, #3
  4089ac:	sub	x0, x0, #0x8
  4089b0:	ldr	x1, [sp, #80]
  4089b4:	add	x0, x1, x0
  4089b8:	ldr	x0, [x0]
  4089bc:	add	x0, x0, #0x1
  4089c0:	ldrb	w0, [x0]
  4089c4:	cmp	w0, #0x2d
  4089c8:	b.ne	408a04 <sqrt@plt+0x6ea4>  // b.any
  4089cc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4089d0:	add	x0, x0, #0x270
  4089d4:	ldr	x4, [x0]
  4089d8:	ldr	x0, [sp, #80]
  4089dc:	ldr	x1, [x0]
  4089e0:	ldr	x0, [sp, #176]
  4089e4:	ldr	x0, [x0]
  4089e8:	mov	x3, x0
  4089ec:	mov	x2, x1
  4089f0:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4089f4:	add	x1, x0, #0x548
  4089f8:	mov	x0, x4
  4089fc:	bl	4017e0 <fprintf@plt>
  408a00:	b	408a60 <sqrt@plt+0x6f00>
  408a04:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408a08:	add	x0, x0, #0x270
  408a0c:	ldr	x5, [x0]
  408a10:	ldr	x0, [sp, #80]
  408a14:	ldr	x2, [x0]
  408a18:	ldr	x0, [sp, #40]
  408a1c:	ldr	w0, [x0]
  408a20:	sxtw	x0, w0
  408a24:	lsl	x0, x0, #3
  408a28:	sub	x0, x0, #0x8
  408a2c:	ldr	x1, [sp, #80]
  408a30:	add	x0, x1, x0
  408a34:	ldr	x0, [x0]
  408a38:	ldrb	w0, [x0]
  408a3c:	mov	w1, w0
  408a40:	ldr	x0, [sp, #176]
  408a44:	ldr	x0, [x0]
  408a48:	mov	x4, x0
  408a4c:	mov	w3, w1
  408a50:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408a54:	add	x1, x0, #0x578
  408a58:	mov	x0, x5
  408a5c:	bl	4017e0 <fprintf@plt>
  408a60:	ldr	x0, [sp, #40]
  408a64:	ldr	x19, [x0, #32]
  408a68:	ldr	x0, [sp, #40]
  408a6c:	ldr	x0, [x0, #32]
  408a70:	bl	4017d0 <strlen@plt>
  408a74:	add	x1, x19, x0
  408a78:	ldr	x0, [sp, #40]
  408a7c:	str	x1, [x0, #32]
  408a80:	ldr	x0, [sp, #176]
  408a84:	ldr	w1, [x0, #24]
  408a88:	ldr	x0, [sp, #40]
  408a8c:	str	w1, [x0, #8]
  408a90:	mov	w0, #0x3f                  	// #63
  408a94:	b	4094dc <sqrt@plt+0x797c>
  408a98:	ldr	x0, [sp, #176]
  408a9c:	ldr	w0, [x0, #8]
  408aa0:	cmp	w0, #0x1
  408aa4:	b.ne	408b94 <sqrt@plt+0x7034>  // b.any
  408aa8:	ldr	x0, [sp, #40]
  408aac:	ldr	w0, [x0]
  408ab0:	ldr	w1, [sp, #92]
  408ab4:	cmp	w1, w0
  408ab8:	b.le	408af0 <sqrt@plt+0x6f90>
  408abc:	ldr	x0, [sp, #40]
  408ac0:	ldr	w0, [x0]
  408ac4:	add	w2, w0, #0x1
  408ac8:	ldr	x1, [sp, #40]
  408acc:	str	w2, [x1]
  408ad0:	sxtw	x0, w0
  408ad4:	lsl	x0, x0, #3
  408ad8:	ldr	x1, [sp, #80]
  408adc:	add	x0, x1, x0
  408ae0:	ldr	x1, [x0]
  408ae4:	ldr	x0, [sp, #40]
  408ae8:	str	x1, [x0, #16]
  408aec:	b	408b94 <sqrt@plt+0x7034>
  408af0:	ldr	w0, [sp, #204]
  408af4:	cmp	w0, #0x0
  408af8:	b.eq	408b44 <sqrt@plt+0x6fe4>  // b.none
  408afc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408b00:	add	x0, x0, #0x270
  408b04:	ldr	x4, [x0]
  408b08:	ldr	x0, [sp, #80]
  408b0c:	ldr	x2, [x0]
  408b10:	ldr	x0, [sp, #40]
  408b14:	ldr	w0, [x0]
  408b18:	sxtw	x0, w0
  408b1c:	lsl	x0, x0, #3
  408b20:	sub	x0, x0, #0x8
  408b24:	ldr	x1, [sp, #80]
  408b28:	add	x0, x1, x0
  408b2c:	ldr	x0, [x0]
  408b30:	mov	x3, x0
  408b34:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408b38:	add	x1, x0, #0x5a8
  408b3c:	mov	x0, x4
  408b40:	bl	4017e0 <fprintf@plt>
  408b44:	ldr	x0, [sp, #40]
  408b48:	ldr	x19, [x0, #32]
  408b4c:	ldr	x0, [sp, #40]
  408b50:	ldr	x0, [x0, #32]
  408b54:	bl	4017d0 <strlen@plt>
  408b58:	add	x1, x19, x0
  408b5c:	ldr	x0, [sp, #40]
  408b60:	str	x1, [x0, #32]
  408b64:	ldr	x0, [sp, #176]
  408b68:	ldr	w1, [x0, #24]
  408b6c:	ldr	x0, [sp, #40]
  408b70:	str	w1, [x0, #8]
  408b74:	ldr	x0, [sp, #72]
  408b78:	ldrb	w0, [x0]
  408b7c:	cmp	w0, #0x3a
  408b80:	b.ne	408b8c <sqrt@plt+0x702c>  // b.any
  408b84:	mov	w0, #0x3a                  	// #58
  408b88:	b	4094dc <sqrt@plt+0x797c>
  408b8c:	mov	w0, #0x3f                  	// #63
  408b90:	b	4094dc <sqrt@plt+0x797c>
  408b94:	ldr	x0, [sp, #40]
  408b98:	ldr	x19, [x0, #32]
  408b9c:	ldr	x0, [sp, #40]
  408ba0:	ldr	x0, [x0, #32]
  408ba4:	bl	4017d0 <strlen@plt>
  408ba8:	add	x1, x19, x0
  408bac:	ldr	x0, [sp, #40]
  408bb0:	str	x1, [x0, #32]
  408bb4:	ldr	x0, [sp, #56]
  408bb8:	cmp	x0, #0x0
  408bbc:	b.eq	408bcc <sqrt@plt+0x706c>  // b.none
  408bc0:	ldr	x0, [sp, #56]
  408bc4:	ldr	w1, [sp, #160]
  408bc8:	str	w1, [x0]
  408bcc:	ldr	x0, [sp, #176]
  408bd0:	ldr	x0, [x0, #16]
  408bd4:	cmp	x0, #0x0
  408bd8:	b.eq	408bf8 <sqrt@plt+0x7098>  // b.none
  408bdc:	ldr	x0, [sp, #176]
  408be0:	ldr	x0, [x0, #16]
  408be4:	ldr	x1, [sp, #176]
  408be8:	ldr	w1, [x1, #24]
  408bec:	str	w1, [x0]
  408bf0:	mov	w0, #0x0                   	// #0
  408bf4:	b	4094dc <sqrt@plt+0x797c>
  408bf8:	ldr	x0, [sp, #176]
  408bfc:	ldr	w0, [x0, #24]
  408c00:	b	4094dc <sqrt@plt+0x797c>
  408c04:	ldr	w0, [sp, #88]
  408c08:	cmp	w0, #0x0
  408c0c:	b.eq	408c5c <sqrt@plt+0x70fc>  // b.none
  408c10:	ldr	x0, [sp, #40]
  408c14:	ldr	w0, [x0]
  408c18:	sxtw	x0, w0
  408c1c:	lsl	x0, x0, #3
  408c20:	ldr	x1, [sp, #80]
  408c24:	add	x0, x1, x0
  408c28:	ldr	x0, [x0]
  408c2c:	add	x0, x0, #0x1
  408c30:	ldrb	w0, [x0]
  408c34:	cmp	w0, #0x2d
  408c38:	b.eq	408c5c <sqrt@plt+0x70fc>  // b.none
  408c3c:	ldr	x0, [sp, #40]
  408c40:	ldr	x0, [x0, #32]
  408c44:	ldrb	w0, [x0]
  408c48:	mov	w1, w0
  408c4c:	ldr	x0, [sp, #72]
  408c50:	bl	401880 <strchr@plt>
  408c54:	cmp	x0, #0x0
  408c58:	b.ne	408d58 <sqrt@plt+0x71f8>  // b.any
  408c5c:	ldr	w0, [sp, #204]
  408c60:	cmp	w0, #0x0
  408c64:	b.eq	408d24 <sqrt@plt+0x71c4>  // b.none
  408c68:	ldr	x0, [sp, #40]
  408c6c:	ldr	w0, [x0]
  408c70:	sxtw	x0, w0
  408c74:	lsl	x0, x0, #3
  408c78:	ldr	x1, [sp, #80]
  408c7c:	add	x0, x1, x0
  408c80:	ldr	x0, [x0]
  408c84:	add	x0, x0, #0x1
  408c88:	ldrb	w0, [x0]
  408c8c:	cmp	w0, #0x2d
  408c90:	b.ne	408ccc <sqrt@plt+0x716c>  // b.any
  408c94:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408c98:	add	x0, x0, #0x270
  408c9c:	ldr	x4, [x0]
  408ca0:	ldr	x0, [sp, #80]
  408ca4:	ldr	x1, [x0]
  408ca8:	ldr	x0, [sp, #40]
  408cac:	ldr	x0, [x0, #32]
  408cb0:	mov	x3, x0
  408cb4:	mov	x2, x1
  408cb8:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408cbc:	add	x1, x0, #0x5d0
  408cc0:	mov	x0, x4
  408cc4:	bl	4017e0 <fprintf@plt>
  408cc8:	b	408d24 <sqrt@plt+0x71c4>
  408ccc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408cd0:	add	x0, x0, #0x270
  408cd4:	ldr	x5, [x0]
  408cd8:	ldr	x0, [sp, #80]
  408cdc:	ldr	x2, [x0]
  408ce0:	ldr	x0, [sp, #40]
  408ce4:	ldr	w0, [x0]
  408ce8:	sxtw	x0, w0
  408cec:	lsl	x0, x0, #3
  408cf0:	ldr	x1, [sp, #80]
  408cf4:	add	x0, x1, x0
  408cf8:	ldr	x0, [x0]
  408cfc:	ldrb	w0, [x0]
  408d00:	mov	w1, w0
  408d04:	ldr	x0, [sp, #40]
  408d08:	ldr	x0, [x0, #32]
  408d0c:	mov	x4, x0
  408d10:	mov	w3, w1
  408d14:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408d18:	add	x1, x0, #0x5f0
  408d1c:	mov	x0, x5
  408d20:	bl	4017e0 <fprintf@plt>
  408d24:	ldr	x0, [sp, #40]
  408d28:	adrp	x1, 40a000 <_ZdlPvm@@Base+0x610>
  408d2c:	add	x1, x1, #0x610
  408d30:	str	x1, [x0, #32]
  408d34:	ldr	x0, [sp, #40]
  408d38:	ldr	w0, [x0]
  408d3c:	add	w1, w0, #0x1
  408d40:	ldr	x0, [sp, #40]
  408d44:	str	w1, [x0]
  408d48:	ldr	x0, [sp, #40]
  408d4c:	str	wzr, [x0, #8]
  408d50:	mov	w0, #0x3f                  	// #63
  408d54:	b	4094dc <sqrt@plt+0x797c>
  408d58:	ldr	x0, [sp, #40]
  408d5c:	ldr	x0, [x0, #32]
  408d60:	add	x2, x0, #0x1
  408d64:	ldr	x1, [sp, #40]
  408d68:	str	x2, [x1, #32]
  408d6c:	ldrb	w0, [x0]
  408d70:	strb	w0, [sp, #159]
  408d74:	ldrb	w0, [sp, #159]
  408d78:	mov	w1, w0
  408d7c:	ldr	x0, [sp, #72]
  408d80:	bl	401880 <strchr@plt>
  408d84:	str	x0, [sp, #104]
  408d88:	ldr	x0, [sp, #40]
  408d8c:	ldr	x0, [x0, #32]
  408d90:	ldrb	w0, [x0]
  408d94:	cmp	w0, #0x0
  408d98:	b.ne	408db0 <sqrt@plt+0x7250>  // b.any
  408d9c:	ldr	x0, [sp, #40]
  408da0:	ldr	w0, [x0]
  408da4:	add	w1, w0, #0x1
  408da8:	ldr	x0, [sp, #40]
  408dac:	str	w1, [x0]
  408db0:	ldr	x0, [sp, #104]
  408db4:	cmp	x0, #0x0
  408db8:	b.eq	408dc8 <sqrt@plt+0x7268>  // b.none
  408dbc:	ldrb	w0, [sp, #159]
  408dc0:	cmp	w0, #0x3a
  408dc4:	b.ne	408e5c <sqrt@plt+0x72fc>  // b.any
  408dc8:	ldr	w0, [sp, #204]
  408dcc:	cmp	w0, #0x0
  408dd0:	b.eq	408e48 <sqrt@plt+0x72e8>  // b.none
  408dd4:	ldr	x0, [sp, #40]
  408dd8:	ldr	w0, [x0, #44]
  408ddc:	cmp	w0, #0x0
  408de0:	b.eq	408e18 <sqrt@plt+0x72b8>  // b.none
  408de4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408de8:	add	x0, x0, #0x270
  408dec:	ldr	x4, [x0]
  408df0:	ldr	x0, [sp, #80]
  408df4:	ldr	x0, [x0]
  408df8:	ldrb	w1, [sp, #159]
  408dfc:	mov	w3, w1
  408e00:	mov	x2, x0
  408e04:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408e08:	add	x1, x0, #0x618
  408e0c:	mov	x0, x4
  408e10:	bl	4017e0 <fprintf@plt>
  408e14:	b	408e48 <sqrt@plt+0x72e8>
  408e18:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408e1c:	add	x0, x0, #0x270
  408e20:	ldr	x4, [x0]
  408e24:	ldr	x0, [sp, #80]
  408e28:	ldr	x0, [x0]
  408e2c:	ldrb	w1, [sp, #159]
  408e30:	mov	w3, w1
  408e34:	mov	x2, x0
  408e38:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408e3c:	add	x1, x0, #0x638
  408e40:	mov	x0, x4
  408e44:	bl	4017e0 <fprintf@plt>
  408e48:	ldrb	w1, [sp, #159]
  408e4c:	ldr	x0, [sp, #40]
  408e50:	str	w1, [x0, #8]
  408e54:	mov	w0, #0x3f                  	// #63
  408e58:	b	4094dc <sqrt@plt+0x797c>
  408e5c:	ldr	x0, [sp, #104]
  408e60:	ldrb	w0, [x0]
  408e64:	cmp	w0, #0x57
  408e68:	b.ne	409368 <sqrt@plt+0x7808>  // b.any
  408e6c:	ldr	x0, [sp, #104]
  408e70:	add	x0, x0, #0x1
  408e74:	ldrb	w0, [x0]
  408e78:	cmp	w0, #0x3b
  408e7c:	b.ne	409368 <sqrt@plt+0x7808>  // b.any
  408e80:	str	xzr, [sp, #128]
  408e84:	str	wzr, [sp, #124]
  408e88:	str	wzr, [sp, #120]
  408e8c:	str	wzr, [sp, #116]
  408e90:	ldr	x0, [sp, #40]
  408e94:	ldr	x0, [x0, #32]
  408e98:	ldrb	w0, [x0]
  408e9c:	cmp	w0, #0x0
  408ea0:	b.eq	408ecc <sqrt@plt+0x736c>  // b.none
  408ea4:	ldr	x0, [sp, #40]
  408ea8:	ldr	x1, [x0, #32]
  408eac:	ldr	x0, [sp, #40]
  408eb0:	str	x1, [x0, #16]
  408eb4:	ldr	x0, [sp, #40]
  408eb8:	ldr	w0, [x0]
  408ebc:	add	w1, w0, #0x1
  408ec0:	ldr	x0, [sp, #40]
  408ec4:	str	w1, [x0]
  408ec8:	b	408f84 <sqrt@plt+0x7424>
  408ecc:	ldr	x0, [sp, #40]
  408ed0:	ldr	w0, [x0]
  408ed4:	ldr	w1, [sp, #92]
  408ed8:	cmp	w1, w0
  408edc:	b.ne	408f54 <sqrt@plt+0x73f4>  // b.any
  408ee0:	ldr	w0, [sp, #204]
  408ee4:	cmp	w0, #0x0
  408ee8:	b.eq	408f1c <sqrt@plt+0x73bc>  // b.none
  408eec:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  408ef0:	add	x0, x0, #0x270
  408ef4:	ldr	x4, [x0]
  408ef8:	ldr	x0, [sp, #80]
  408efc:	ldr	x0, [x0]
  408f00:	ldrb	w1, [sp, #159]
  408f04:	mov	w3, w1
  408f08:	mov	x2, x0
  408f0c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  408f10:	add	x1, x0, #0x658
  408f14:	mov	x0, x4
  408f18:	bl	4017e0 <fprintf@plt>
  408f1c:	ldrb	w1, [sp, #159]
  408f20:	ldr	x0, [sp, #40]
  408f24:	str	w1, [x0, #8]
  408f28:	ldr	x0, [sp, #72]
  408f2c:	ldrb	w0, [x0]
  408f30:	cmp	w0, #0x3a
  408f34:	b.ne	408f44 <sqrt@plt+0x73e4>  // b.any
  408f38:	mov	w0, #0x3a                  	// #58
  408f3c:	strb	w0, [sp, #159]
  408f40:	b	408f4c <sqrt@plt+0x73ec>
  408f44:	mov	w0, #0x3f                  	// #63
  408f48:	strb	w0, [sp, #159]
  408f4c:	ldrb	w0, [sp, #159]
  408f50:	b	4094dc <sqrt@plt+0x797c>
  408f54:	ldr	x0, [sp, #40]
  408f58:	ldr	w0, [x0]
  408f5c:	add	w2, w0, #0x1
  408f60:	ldr	x1, [sp, #40]
  408f64:	str	w2, [x1]
  408f68:	sxtw	x0, w0
  408f6c:	lsl	x0, x0, #3
  408f70:	ldr	x1, [sp, #80]
  408f74:	add	x0, x1, x0
  408f78:	ldr	x1, [x0]
  408f7c:	ldr	x0, [sp, #40]
  408f80:	str	x1, [x0, #16]
  408f84:	ldr	x0, [sp, #40]
  408f88:	ldr	x0, [x0, #16]
  408f8c:	str	x0, [sp, #144]
  408f90:	ldr	x0, [sp, #40]
  408f94:	ldr	x1, [sp, #144]
  408f98:	str	x1, [x0, #32]
  408f9c:	b	408fac <sqrt@plt+0x744c>
  408fa0:	ldr	x0, [sp, #144]
  408fa4:	add	x0, x0, #0x1
  408fa8:	str	x0, [sp, #144]
  408fac:	ldr	x0, [sp, #144]
  408fb0:	ldrb	w0, [x0]
  408fb4:	cmp	w0, #0x0
  408fb8:	b.eq	408fcc <sqrt@plt+0x746c>  // b.none
  408fbc:	ldr	x0, [sp, #144]
  408fc0:	ldrb	w0, [x0]
  408fc4:	cmp	w0, #0x3d
  408fc8:	b.ne	408fa0 <sqrt@plt+0x7440>  // b.any
  408fcc:	ldr	x0, [sp, #64]
  408fd0:	str	x0, [sp, #136]
  408fd4:	str	wzr, [sp, #112]
  408fd8:	b	409098 <sqrt@plt+0x7538>
  408fdc:	ldr	x0, [sp, #136]
  408fe0:	ldr	x3, [x0]
  408fe4:	ldr	x0, [sp, #40]
  408fe8:	ldr	x4, [x0, #32]
  408fec:	ldr	x0, [sp, #40]
  408ff0:	ldr	x0, [x0, #32]
  408ff4:	ldr	x1, [sp, #144]
  408ff8:	sub	x0, x1, x0
  408ffc:	mov	x2, x0
  409000:	mov	x1, x4
  409004:	mov	x0, x3
  409008:	bl	401950 <strncmp@plt>
  40900c:	cmp	w0, #0x0
  409010:	b.ne	409080 <sqrt@plt+0x7520>  // b.any
  409014:	ldr	x0, [sp, #40]
  409018:	ldr	x0, [x0, #32]
  40901c:	ldr	x1, [sp, #144]
  409020:	sub	x0, x1, x0
  409024:	mov	w19, w0
  409028:	ldr	x0, [sp, #136]
  40902c:	ldr	x0, [x0]
  409030:	bl	4017d0 <strlen@plt>
  409034:	cmp	x19, x0
  409038:	b.ne	409058 <sqrt@plt+0x74f8>  // b.any
  40903c:	ldr	x0, [sp, #136]
  409040:	str	x0, [sp, #128]
  409044:	ldr	w0, [sp, #112]
  409048:	str	w0, [sp, #116]
  40904c:	mov	w0, #0x1                   	// #1
  409050:	str	w0, [sp, #124]
  409054:	b	4090a8 <sqrt@plt+0x7548>
  409058:	ldr	x0, [sp, #128]
  40905c:	cmp	x0, #0x0
  409060:	b.ne	409078 <sqrt@plt+0x7518>  // b.any
  409064:	ldr	x0, [sp, #136]
  409068:	str	x0, [sp, #128]
  40906c:	ldr	w0, [sp, #112]
  409070:	str	w0, [sp, #116]
  409074:	b	409080 <sqrt@plt+0x7520>
  409078:	mov	w0, #0x1                   	// #1
  40907c:	str	w0, [sp, #120]
  409080:	ldr	x0, [sp, #136]
  409084:	add	x0, x0, #0x20
  409088:	str	x0, [sp, #136]
  40908c:	ldr	w0, [sp, #112]
  409090:	add	w0, w0, #0x1
  409094:	str	w0, [sp, #112]
  409098:	ldr	x0, [sp, #136]
  40909c:	ldr	x0, [x0]
  4090a0:	cmp	x0, #0x0
  4090a4:	b.ne	408fdc <sqrt@plt+0x747c>  // b.any
  4090a8:	ldr	w0, [sp, #120]
  4090ac:	cmp	w0, #0x0
  4090b0:	b.eq	40914c <sqrt@plt+0x75ec>  // b.none
  4090b4:	ldr	w0, [sp, #124]
  4090b8:	cmp	w0, #0x0
  4090bc:	b.ne	40914c <sqrt@plt+0x75ec>  // b.any
  4090c0:	ldr	w0, [sp, #204]
  4090c4:	cmp	w0, #0x0
  4090c8:	b.eq	409110 <sqrt@plt+0x75b0>  // b.none
  4090cc:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4090d0:	add	x0, x0, #0x270
  4090d4:	ldr	x4, [x0]
  4090d8:	ldr	x0, [sp, #80]
  4090dc:	ldr	x2, [x0]
  4090e0:	ldr	x0, [sp, #40]
  4090e4:	ldr	w0, [x0]
  4090e8:	sxtw	x0, w0
  4090ec:	lsl	x0, x0, #3
  4090f0:	ldr	x1, [sp, #80]
  4090f4:	add	x0, x1, x0
  4090f8:	ldr	x0, [x0]
  4090fc:	mov	x3, x0
  409100:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  409104:	add	x1, x0, #0x680
  409108:	mov	x0, x4
  40910c:	bl	4017e0 <fprintf@plt>
  409110:	ldr	x0, [sp, #40]
  409114:	ldr	x19, [x0, #32]
  409118:	ldr	x0, [sp, #40]
  40911c:	ldr	x0, [x0, #32]
  409120:	bl	4017d0 <strlen@plt>
  409124:	add	x1, x19, x0
  409128:	ldr	x0, [sp, #40]
  40912c:	str	x1, [x0, #32]
  409130:	ldr	x0, [sp, #40]
  409134:	ldr	w0, [x0]
  409138:	add	w1, w0, #0x1
  40913c:	ldr	x0, [sp, #40]
  409140:	str	w1, [x0]
  409144:	mov	w0, #0x3f                  	// #63
  409148:	b	4094dc <sqrt@plt+0x797c>
  40914c:	ldr	x0, [sp, #128]
  409150:	cmp	x0, #0x0
  409154:	b.eq	409358 <sqrt@plt+0x77f8>  // b.none
  409158:	ldr	w0, [sp, #116]
  40915c:	str	w0, [sp, #112]
  409160:	ldr	x0, [sp, #144]
  409164:	ldrb	w0, [x0]
  409168:	cmp	w0, #0x0
  40916c:	b.eq	4091fc <sqrt@plt+0x769c>  // b.none
  409170:	ldr	x0, [sp, #128]
  409174:	ldr	w0, [x0, #8]
  409178:	cmp	w0, #0x0
  40917c:	b.eq	409194 <sqrt@plt+0x7634>  // b.none
  409180:	ldr	x0, [sp, #144]
  409184:	add	x1, x0, #0x1
  409188:	ldr	x0, [sp, #40]
  40918c:	str	x1, [x0, #16]
  409190:	b	4092e8 <sqrt@plt+0x7788>
  409194:	ldr	w0, [sp, #204]
  409198:	cmp	w0, #0x0
  40919c:	b.eq	4091d4 <sqrt@plt+0x7674>  // b.none
  4091a0:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4091a4:	add	x0, x0, #0x270
  4091a8:	ldr	x4, [x0]
  4091ac:	ldr	x0, [sp, #80]
  4091b0:	ldr	x1, [x0]
  4091b4:	ldr	x0, [sp, #128]
  4091b8:	ldr	x0, [x0]
  4091bc:	mov	x3, x0
  4091c0:	mov	x2, x1
  4091c4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4091c8:	add	x1, x0, #0x6a8
  4091cc:	mov	x0, x4
  4091d0:	bl	4017e0 <fprintf@plt>
  4091d4:	ldr	x0, [sp, #40]
  4091d8:	ldr	x19, [x0, #32]
  4091dc:	ldr	x0, [sp, #40]
  4091e0:	ldr	x0, [x0, #32]
  4091e4:	bl	4017d0 <strlen@plt>
  4091e8:	add	x1, x19, x0
  4091ec:	ldr	x0, [sp, #40]
  4091f0:	str	x1, [x0, #32]
  4091f4:	mov	w0, #0x3f                  	// #63
  4091f8:	b	4094dc <sqrt@plt+0x797c>
  4091fc:	ldr	x0, [sp, #128]
  409200:	ldr	w0, [x0, #8]
  409204:	cmp	w0, #0x1
  409208:	b.ne	4092e8 <sqrt@plt+0x7788>  // b.any
  40920c:	ldr	x0, [sp, #40]
  409210:	ldr	w0, [x0]
  409214:	ldr	w1, [sp, #92]
  409218:	cmp	w1, w0
  40921c:	b.le	409254 <sqrt@plt+0x76f4>
  409220:	ldr	x0, [sp, #40]
  409224:	ldr	w0, [x0]
  409228:	add	w2, w0, #0x1
  40922c:	ldr	x1, [sp, #40]
  409230:	str	w2, [x1]
  409234:	sxtw	x0, w0
  409238:	lsl	x0, x0, #3
  40923c:	ldr	x1, [sp, #80]
  409240:	add	x0, x1, x0
  409244:	ldr	x1, [x0]
  409248:	ldr	x0, [sp, #40]
  40924c:	str	x1, [x0, #16]
  409250:	b	4092e8 <sqrt@plt+0x7788>
  409254:	ldr	w0, [sp, #204]
  409258:	cmp	w0, #0x0
  40925c:	b.eq	4092a8 <sqrt@plt+0x7748>  // b.none
  409260:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  409264:	add	x0, x0, #0x270
  409268:	ldr	x4, [x0]
  40926c:	ldr	x0, [sp, #80]
  409270:	ldr	x2, [x0]
  409274:	ldr	x0, [sp, #40]
  409278:	ldr	w0, [x0]
  40927c:	sxtw	x0, w0
  409280:	lsl	x0, x0, #3
  409284:	sub	x0, x0, #0x8
  409288:	ldr	x1, [sp, #80]
  40928c:	add	x0, x1, x0
  409290:	ldr	x0, [x0]
  409294:	mov	x3, x0
  409298:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40929c:	add	x1, x0, #0x5a8
  4092a0:	mov	x0, x4
  4092a4:	bl	4017e0 <fprintf@plt>
  4092a8:	ldr	x0, [sp, #40]
  4092ac:	ldr	x19, [x0, #32]
  4092b0:	ldr	x0, [sp, #40]
  4092b4:	ldr	x0, [x0, #32]
  4092b8:	bl	4017d0 <strlen@plt>
  4092bc:	add	x1, x19, x0
  4092c0:	ldr	x0, [sp, #40]
  4092c4:	str	x1, [x0, #32]
  4092c8:	ldr	x0, [sp, #72]
  4092cc:	ldrb	w0, [x0]
  4092d0:	cmp	w0, #0x3a
  4092d4:	b.ne	4092e0 <sqrt@plt+0x7780>  // b.any
  4092d8:	mov	w0, #0x3a                  	// #58
  4092dc:	b	4094dc <sqrt@plt+0x797c>
  4092e0:	mov	w0, #0x3f                  	// #63
  4092e4:	b	4094dc <sqrt@plt+0x797c>
  4092e8:	ldr	x0, [sp, #40]
  4092ec:	ldr	x19, [x0, #32]
  4092f0:	ldr	x0, [sp, #40]
  4092f4:	ldr	x0, [x0, #32]
  4092f8:	bl	4017d0 <strlen@plt>
  4092fc:	add	x1, x19, x0
  409300:	ldr	x0, [sp, #40]
  409304:	str	x1, [x0, #32]
  409308:	ldr	x0, [sp, #56]
  40930c:	cmp	x0, #0x0
  409310:	b.eq	409320 <sqrt@plt+0x77c0>  // b.none
  409314:	ldr	x0, [sp, #56]
  409318:	ldr	w1, [sp, #112]
  40931c:	str	w1, [x0]
  409320:	ldr	x0, [sp, #128]
  409324:	ldr	x0, [x0, #16]
  409328:	cmp	x0, #0x0
  40932c:	b.eq	40934c <sqrt@plt+0x77ec>  // b.none
  409330:	ldr	x0, [sp, #128]
  409334:	ldr	x0, [x0, #16]
  409338:	ldr	x1, [sp, #128]
  40933c:	ldr	w1, [x1, #24]
  409340:	str	w1, [x0]
  409344:	mov	w0, #0x0                   	// #0
  409348:	b	4094dc <sqrt@plt+0x797c>
  40934c:	ldr	x0, [sp, #128]
  409350:	ldr	w0, [x0, #24]
  409354:	b	4094dc <sqrt@plt+0x797c>
  409358:	ldr	x0, [sp, #40]
  40935c:	str	xzr, [x0, #32]
  409360:	mov	w0, #0x57                  	// #87
  409364:	b	4094dc <sqrt@plt+0x797c>
  409368:	ldr	x0, [sp, #104]
  40936c:	add	x0, x0, #0x1
  409370:	ldrb	w0, [x0]
  409374:	cmp	w0, #0x3a
  409378:	b.ne	4094d8 <sqrt@plt+0x7978>  // b.any
  40937c:	ldr	x0, [sp, #104]
  409380:	add	x0, x0, #0x2
  409384:	ldrb	w0, [x0]
  409388:	cmp	w0, #0x3a
  40938c:	b.ne	4093e0 <sqrt@plt+0x7880>  // b.any
  409390:	ldr	x0, [sp, #40]
  409394:	ldr	x0, [x0, #32]
  409398:	ldrb	w0, [x0]
  40939c:	cmp	w0, #0x0
  4093a0:	b.eq	4093cc <sqrt@plt+0x786c>  // b.none
  4093a4:	ldr	x0, [sp, #40]
  4093a8:	ldr	x1, [x0, #32]
  4093ac:	ldr	x0, [sp, #40]
  4093b0:	str	x1, [x0, #16]
  4093b4:	ldr	x0, [sp, #40]
  4093b8:	ldr	w0, [x0]
  4093bc:	add	w1, w0, #0x1
  4093c0:	ldr	x0, [sp, #40]
  4093c4:	str	w1, [x0]
  4093c8:	b	4093d4 <sqrt@plt+0x7874>
  4093cc:	ldr	x0, [sp, #40]
  4093d0:	str	xzr, [x0, #16]
  4093d4:	ldr	x0, [sp, #40]
  4093d8:	str	xzr, [x0, #32]
  4093dc:	b	4094d8 <sqrt@plt+0x7978>
  4093e0:	ldr	x0, [sp, #40]
  4093e4:	ldr	x0, [x0, #32]
  4093e8:	ldrb	w0, [x0]
  4093ec:	cmp	w0, #0x0
  4093f0:	b.eq	40941c <sqrt@plt+0x78bc>  // b.none
  4093f4:	ldr	x0, [sp, #40]
  4093f8:	ldr	x1, [x0, #32]
  4093fc:	ldr	x0, [sp, #40]
  409400:	str	x1, [x0, #16]
  409404:	ldr	x0, [sp, #40]
  409408:	ldr	w0, [x0]
  40940c:	add	w1, w0, #0x1
  409410:	ldr	x0, [sp, #40]
  409414:	str	w1, [x0]
  409418:	b	4094d0 <sqrt@plt+0x7970>
  40941c:	ldr	x0, [sp, #40]
  409420:	ldr	w0, [x0]
  409424:	ldr	w1, [sp, #92]
  409428:	cmp	w1, w0
  40942c:	b.ne	4094a0 <sqrt@plt+0x7940>  // b.any
  409430:	ldr	w0, [sp, #204]
  409434:	cmp	w0, #0x0
  409438:	b.eq	40946c <sqrt@plt+0x790c>  // b.none
  40943c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  409440:	add	x0, x0, #0x270
  409444:	ldr	x4, [x0]
  409448:	ldr	x0, [sp, #80]
  40944c:	ldr	x0, [x0]
  409450:	ldrb	w1, [sp, #159]
  409454:	mov	w3, w1
  409458:	mov	x2, x0
  40945c:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  409460:	add	x1, x0, #0x658
  409464:	mov	x0, x4
  409468:	bl	4017e0 <fprintf@plt>
  40946c:	ldrb	w1, [sp, #159]
  409470:	ldr	x0, [sp, #40]
  409474:	str	w1, [x0, #8]
  409478:	ldr	x0, [sp, #72]
  40947c:	ldrb	w0, [x0]
  409480:	cmp	w0, #0x3a
  409484:	b.ne	409494 <sqrt@plt+0x7934>  // b.any
  409488:	mov	w0, #0x3a                  	// #58
  40948c:	strb	w0, [sp, #159]
  409490:	b	4094d0 <sqrt@plt+0x7970>
  409494:	mov	w0, #0x3f                  	// #63
  409498:	strb	w0, [sp, #159]
  40949c:	b	4094d0 <sqrt@plt+0x7970>
  4094a0:	ldr	x0, [sp, #40]
  4094a4:	ldr	w0, [x0]
  4094a8:	add	w2, w0, #0x1
  4094ac:	ldr	x1, [sp, #40]
  4094b0:	str	w2, [x1]
  4094b4:	sxtw	x0, w0
  4094b8:	lsl	x0, x0, #3
  4094bc:	ldr	x1, [sp, #80]
  4094c0:	add	x0, x1, x0
  4094c4:	ldr	x1, [x0]
  4094c8:	ldr	x0, [sp, #40]
  4094cc:	str	x1, [x0, #16]
  4094d0:	ldr	x0, [sp, #40]
  4094d4:	str	xzr, [x0, #32]
  4094d8:	ldrb	w0, [sp, #159]
  4094dc:	ldr	x19, [sp, #16]
  4094e0:	ldp	x29, x30, [sp], #208
  4094e4:	ret
  4094e8:	stp	x29, x30, [sp, #-80]!
  4094ec:	mov	x29, sp
  4094f0:	str	w0, [sp, #60]
  4094f4:	str	x1, [sp, #48]
  4094f8:	str	x2, [sp, #40]
  4094fc:	str	x3, [sp, #32]
  409500:	str	x4, [sp, #24]
  409504:	str	w5, [sp, #56]
  409508:	str	w6, [sp, #20]
  40950c:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  409510:	add	x0, x0, #0x238
  409514:	ldr	w1, [x0]
  409518:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40951c:	add	x0, x0, #0x3f8
  409520:	str	w1, [x0]
  409524:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  409528:	add	x0, x0, #0x23c
  40952c:	ldr	w1, [x0]
  409530:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  409534:	add	x0, x0, #0x3f8
  409538:	str	w1, [x0, #4]
  40953c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  409540:	add	x7, x0, #0x3f8
  409544:	ldr	w6, [sp, #20]
  409548:	ldr	w5, [sp, #56]
  40954c:	ldr	x4, [sp, #24]
  409550:	ldr	x3, [sp, #32]
  409554:	ldr	x2, [sp, #40]
  409558:	ldr	x1, [sp, #48]
  40955c:	ldr	w0, [sp, #60]
  409560:	bl	4081e0 <sqrt@plt+0x6680>
  409564:	str	w0, [sp, #76]
  409568:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40956c:	add	x0, x0, #0x3f8
  409570:	ldr	w1, [x0]
  409574:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  409578:	add	x0, x0, #0x238
  40957c:	str	w1, [x0]
  409580:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  409584:	add	x0, x0, #0x3f8
  409588:	ldr	x1, [x0, #16]
  40958c:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  409590:	add	x0, x0, #0x470
  409594:	str	x1, [x0]
  409598:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40959c:	add	x0, x0, #0x3f8
  4095a0:	ldr	w1, [x0, #8]
  4095a4:	adrp	x0, 41d000 <_Znam@GLIBCXX_3.4>
  4095a8:	add	x0, x0, #0x240
  4095ac:	str	w1, [x0]
  4095b0:	ldr	w0, [sp, #76]
  4095b4:	ldp	x29, x30, [sp], #80
  4095b8:	ret
  4095bc:	stp	x29, x30, [sp, #-48]!
  4095c0:	mov	x29, sp
  4095c4:	str	w0, [sp, #44]
  4095c8:	str	x1, [sp, #32]
  4095cc:	str	x2, [sp, #24]
  4095d0:	mov	w6, #0x1                   	// #1
  4095d4:	mov	w5, #0x0                   	// #0
  4095d8:	mov	x4, #0x0                   	// #0
  4095dc:	mov	x3, #0x0                   	// #0
  4095e0:	ldr	x2, [sp, #24]
  4095e4:	ldr	x1, [sp, #32]
  4095e8:	ldr	w0, [sp, #44]
  4095ec:	bl	4094e8 <sqrt@plt+0x7988>
  4095f0:	ldp	x29, x30, [sp], #48
  4095f4:	ret
  4095f8:	stp	x29, x30, [sp, #-64]!
  4095fc:	mov	x29, sp
  409600:	str	w0, [sp, #60]
  409604:	str	x1, [sp, #48]
  409608:	str	x2, [sp, #40]
  40960c:	str	x3, [sp, #32]
  409610:	str	x4, [sp, #24]
  409614:	mov	w6, #0x0                   	// #0
  409618:	mov	w5, #0x0                   	// #0
  40961c:	ldr	x4, [sp, #24]
  409620:	ldr	x3, [sp, #32]
  409624:	ldr	x2, [sp, #40]
  409628:	ldr	x1, [sp, #48]
  40962c:	ldr	w0, [sp, #60]
  409630:	bl	4094e8 <sqrt@plt+0x7988>
  409634:	ldp	x29, x30, [sp], #64
  409638:	ret
  40963c:	stp	x29, x30, [sp, #-64]!
  409640:	mov	x29, sp
  409644:	str	w0, [sp, #60]
  409648:	str	x1, [sp, #48]
  40964c:	str	x2, [sp, #40]
  409650:	str	x3, [sp, #32]
  409654:	str	x4, [sp, #24]
  409658:	str	x5, [sp, #16]
  40965c:	ldr	x7, [sp, #16]
  409660:	mov	w6, #0x0                   	// #0
  409664:	mov	w5, #0x0                   	// #0
  409668:	ldr	x4, [sp, #24]
  40966c:	ldr	x3, [sp, #32]
  409670:	ldr	x2, [sp, #40]
  409674:	ldr	x1, [sp, #48]
  409678:	ldr	w0, [sp, #60]
  40967c:	bl	4081e0 <sqrt@plt+0x6680>
  409680:	ldp	x29, x30, [sp], #64
  409684:	ret
  409688:	stp	x29, x30, [sp, #-64]!
  40968c:	mov	x29, sp
  409690:	str	w0, [sp, #60]
  409694:	str	x1, [sp, #48]
  409698:	str	x2, [sp, #40]
  40969c:	str	x3, [sp, #32]
  4096a0:	str	x4, [sp, #24]
  4096a4:	mov	w6, #0x0                   	// #0
  4096a8:	mov	w5, #0x1                   	// #1
  4096ac:	ldr	x4, [sp, #24]
  4096b0:	ldr	x3, [sp, #32]
  4096b4:	ldr	x2, [sp, #40]
  4096b8:	ldr	x1, [sp, #48]
  4096bc:	ldr	w0, [sp, #60]
  4096c0:	bl	4094e8 <sqrt@plt+0x7988>
  4096c4:	ldp	x29, x30, [sp], #64
  4096c8:	ret
  4096cc:	stp	x29, x30, [sp, #-64]!
  4096d0:	mov	x29, sp
  4096d4:	str	w0, [sp, #60]
  4096d8:	str	x1, [sp, #48]
  4096dc:	str	x2, [sp, #40]
  4096e0:	str	x3, [sp, #32]
  4096e4:	str	x4, [sp, #24]
  4096e8:	str	x5, [sp, #16]
  4096ec:	ldr	x7, [sp, #16]
  4096f0:	mov	w6, #0x0                   	// #0
  4096f4:	mov	w5, #0x1                   	// #1
  4096f8:	ldr	x4, [sp, #24]
  4096fc:	ldr	x3, [sp, #32]
  409700:	ldr	x2, [sp, #40]
  409704:	ldr	x1, [sp, #48]
  409708:	ldr	w0, [sp, #60]
  40970c:	bl	4081e0 <sqrt@plt+0x6680>
  409710:	ldp	x29, x30, [sp], #64
  409714:	ret
  409718:	sub	sp, sp, #0x20
  40971c:	str	w0, [sp, #12]
  409720:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  409724:	add	x0, x0, #0x444
  409728:	str	x0, [sp, #24]
  40972c:	ldr	w0, [sp, #12]
  409730:	cmp	w0, #0x0
  409734:	b.lt	4097c4 <sqrt@plt+0x7c64>  // b.tstop
  409738:	ldr	w1, [sp, #12]
  40973c:	mov	w0, #0x6667                	// #26215
  409740:	movk	w0, #0x6666, lsl #16
  409744:	smull	x0, w1, w0
  409748:	lsr	x0, x0, #32
  40974c:	asr	w2, w0, #2
  409750:	asr	w0, w1, #31
  409754:	sub	w2, w2, w0
  409758:	mov	w0, w2
  40975c:	lsl	w0, w0, #2
  409760:	add	w0, w0, w2
  409764:	lsl	w0, w0, #1
  409768:	sub	w2, w1, w0
  40976c:	and	w0, w2, #0xff
  409770:	ldr	x1, [sp, #24]
  409774:	sub	x1, x1, #0x1
  409778:	str	x1, [sp, #24]
  40977c:	add	w0, w0, #0x30
  409780:	and	w1, w0, #0xff
  409784:	ldr	x0, [sp, #24]
  409788:	strb	w1, [x0]
  40978c:	ldr	w0, [sp, #12]
  409790:	mov	w1, #0x6667                	// #26215
  409794:	movk	w1, #0x6666, lsl #16
  409798:	smull	x1, w0, w1
  40979c:	lsr	x1, x1, #32
  4097a0:	asr	w1, w1, #2
  4097a4:	asr	w0, w0, #31
  4097a8:	sub	w0, w1, w0
  4097ac:	str	w0, [sp, #12]
  4097b0:	ldr	w0, [sp, #12]
  4097b4:	cmp	w0, #0x0
  4097b8:	b.ne	409738 <sqrt@plt+0x7bd8>  // b.any
  4097bc:	ldr	x0, [sp, #24]
  4097c0:	b	409868 <sqrt@plt+0x7d08>
  4097c4:	ldr	w1, [sp, #12]
  4097c8:	mov	w0, #0x6667                	// #26215
  4097cc:	movk	w0, #0x6666, lsl #16
  4097d0:	smull	x0, w1, w0
  4097d4:	lsr	x0, x0, #32
  4097d8:	asr	w2, w0, #2
  4097dc:	asr	w0, w1, #31
  4097e0:	sub	w2, w2, w0
  4097e4:	mov	w0, w2
  4097e8:	lsl	w0, w0, #2
  4097ec:	add	w0, w0, w2
  4097f0:	lsl	w0, w0, #1
  4097f4:	sub	w2, w1, w0
  4097f8:	and	w0, w2, #0xff
  4097fc:	ldr	x1, [sp, #24]
  409800:	sub	x1, x1, #0x1
  409804:	str	x1, [sp, #24]
  409808:	mov	w1, #0x30                  	// #48
  40980c:	sub	w0, w1, w0
  409810:	and	w1, w0, #0xff
  409814:	ldr	x0, [sp, #24]
  409818:	strb	w1, [x0]
  40981c:	ldr	w0, [sp, #12]
  409820:	mov	w1, #0x6667                	// #26215
  409824:	movk	w1, #0x6666, lsl #16
  409828:	smull	x1, w0, w1
  40982c:	lsr	x1, x1, #32
  409830:	asr	w1, w1, #2
  409834:	asr	w0, w0, #31
  409838:	sub	w0, w1, w0
  40983c:	str	w0, [sp, #12]
  409840:	ldr	w0, [sp, #12]
  409844:	cmp	w0, #0x0
  409848:	b.ne	4097c4 <sqrt@plt+0x7c64>  // b.any
  40984c:	ldr	x0, [sp, #24]
  409850:	sub	x0, x0, #0x1
  409854:	str	x0, [sp, #24]
  409858:	ldr	x0, [sp, #24]
  40985c:	mov	w1, #0x2d                  	// #45
  409860:	strb	w1, [x0]
  409864:	ldr	x0, [sp, #24]
  409868:	add	sp, sp, #0x20
  40986c:	ret
  409870:	sub	sp, sp, #0x20
  409874:	str	w0, [sp, #12]
  409878:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40987c:	add	x0, x0, #0x45c
  409880:	str	x0, [sp, #24]
  409884:	ldr	w2, [sp, #12]
  409888:	mov	w0, #0xcccd                	// #52429
  40988c:	movk	w0, #0xcccc, lsl #16
  409890:	umull	x0, w2, w0
  409894:	lsr	x0, x0, #32
  409898:	lsr	w1, w0, #3
  40989c:	mov	w0, w1
  4098a0:	lsl	w0, w0, #2
  4098a4:	add	w0, w0, w1
  4098a8:	lsl	w0, w0, #1
  4098ac:	sub	w1, w2, w0
  4098b0:	and	w0, w1, #0xff
  4098b4:	ldr	x1, [sp, #24]
  4098b8:	sub	x1, x1, #0x1
  4098bc:	str	x1, [sp, #24]
  4098c0:	add	w0, w0, #0x30
  4098c4:	and	w1, w0, #0xff
  4098c8:	ldr	x0, [sp, #24]
  4098cc:	strb	w1, [x0]
  4098d0:	ldr	w1, [sp, #12]
  4098d4:	mov	w0, #0xcccd                	// #52429
  4098d8:	movk	w0, #0xcccc, lsl #16
  4098dc:	umull	x0, w1, w0
  4098e0:	lsr	x0, x0, #32
  4098e4:	lsr	w0, w0, #3
  4098e8:	str	w0, [sp, #12]
  4098ec:	ldr	w0, [sp, #12]
  4098f0:	cmp	w0, #0x0
  4098f4:	b.ne	409884 <sqrt@plt+0x7d24>  // b.any
  4098f8:	ldr	x0, [sp, #24]
  4098fc:	add	sp, sp, #0x20
  409900:	ret
  409904:	stp	x29, x30, [sp, #-32]!
  409908:	mov	x29, sp
  40990c:	str	x0, [sp, #24]
  409910:	ldr	x0, [sp, #24]
  409914:	bl	4017d0 <strlen@plt>
  409918:	mov	x2, x0
  40991c:	ldr	x1, [sp, #24]
  409920:	mov	w0, #0x2                   	// #2
  409924:	bl	401a50 <write@plt>
  409928:	nop
  40992c:	ldp	x29, x30, [sp], #32
  409930:	ret

0000000000409934 <_Znwm@@Base>:
  409934:	stp	x29, x30, [sp, #-48]!
  409938:	mov	x29, sp
  40993c:	str	x0, [sp, #24]
  409940:	ldr	x0, [sp, #24]
  409944:	cmp	x0, #0x0
  409948:	b.ne	409958 <_Znwm@@Base+0x24>  // b.any
  40994c:	ldr	x0, [sp, #24]
  409950:	add	x0, x0, #0x1
  409954:	str	x0, [sp, #24]
  409958:	ldr	x0, [sp, #24]
  40995c:	mov	w0, w0
  409960:	bl	401a60 <malloc@plt>
  409964:	str	x0, [sp, #40]
  409968:	ldr	x0, [sp, #40]
  40996c:	cmp	x0, #0x0
  409970:	b.ne	4099b8 <_Znwm@@Base+0x84>  // b.any
  409974:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  409978:	add	x0, x0, #0x468
  40997c:	ldr	x0, [x0]
  409980:	cmp	x0, #0x0
  409984:	b.eq	4099a4 <_Znwm@@Base+0x70>  // b.none
  409988:	adrp	x0, 420000 <stderr@@GLIBC_2.17+0x2d90>
  40998c:	add	x0, x0, #0x468
  409990:	ldr	x0, [x0]
  409994:	bl	409904 <sqrt@plt+0x7da4>
  409998:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  40999c:	add	x0, x0, #0x6e0
  4099a0:	bl	409904 <sqrt@plt+0x7da4>
  4099a4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x610>
  4099a8:	add	x0, x0, #0x6e8
  4099ac:	bl	409904 <sqrt@plt+0x7da4>
  4099b0:	mov	w0, #0xffffffff            	// #-1
  4099b4:	bl	4018a0 <_exit@plt>
  4099b8:	ldr	x0, [sp, #40]
  4099bc:	ldp	x29, x30, [sp], #48
  4099c0:	ret

00000000004099c4 <_ZdlPv@@Base>:
  4099c4:	stp	x29, x30, [sp, #-32]!
  4099c8:	mov	x29, sp
  4099cc:	str	x0, [sp, #24]
  4099d0:	ldr	x0, [sp, #24]
  4099d4:	cmp	x0, #0x0
  4099d8:	b.eq	4099e4 <_ZdlPv@@Base+0x20>  // b.none
  4099dc:	ldr	x0, [sp, #24]
  4099e0:	bl	401870 <free@plt>
  4099e4:	nop
  4099e8:	ldp	x29, x30, [sp], #32
  4099ec:	ret

00000000004099f0 <_ZdlPvm@@Base>:
  4099f0:	stp	x29, x30, [sp, #-32]!
  4099f4:	mov	x29, sp
  4099f8:	str	x0, [sp, #24]
  4099fc:	str	x1, [sp, #16]
  409a00:	ldr	x0, [sp, #24]
  409a04:	cmp	x0, #0x0
  409a08:	b.eq	409a14 <_ZdlPvm@@Base+0x24>  // b.none
  409a0c:	ldr	x0, [sp, #24]
  409a10:	bl	401870 <free@plt>
  409a14:	nop
  409a18:	ldp	x29, x30, [sp], #32
  409a1c:	ret
  409a20:	stp	x29, x30, [sp, #-48]!
  409a24:	mov	x29, sp
  409a28:	str	w0, [sp, #28]
  409a2c:	ldr	w0, [sp, #28]
  409a30:	cmp	w0, #0x3
  409a34:	b.hi	409a40 <_ZdlPvm@@Base+0x50>  // b.pmore
  409a38:	mov	w0, #0x1                   	// #1
  409a3c:	b	409b48 <_ZdlPvm@@Base+0x158>
  409a40:	ldr	w0, [sp, #28]
  409a44:	and	w0, w0, #0x1
  409a48:	cmp	w0, #0x0
  409a4c:	b.ne	409a58 <_ZdlPvm@@Base+0x68>  // b.any
  409a50:	mov	w0, #0x0                   	// #0
  409a54:	b	409b48 <_ZdlPvm@@Base+0x158>
  409a58:	ldr	w2, [sp, #28]
  409a5c:	mov	w0, #0xaaab                	// #43691
  409a60:	movk	w0, #0xaaaa, lsl #16
  409a64:	umull	x0, w2, w0
  409a68:	lsr	x0, x0, #32
  409a6c:	lsr	w1, w0, #1
  409a70:	mov	w0, w1
  409a74:	lsl	w0, w0, #1
  409a78:	add	w0, w0, w1
  409a7c:	sub	w1, w2, w0
  409a80:	cmp	w1, #0x0
  409a84:	b.ne	409a90 <_ZdlPvm@@Base+0xa0>  // b.any
  409a88:	mov	w0, #0x0                   	// #0
  409a8c:	b	409b48 <_ZdlPvm@@Base+0x158>
  409a90:	ldr	w0, [sp, #28]
  409a94:	ucvtf	d0, w0
  409a98:	bl	401b60 <sqrt@plt>
  409a9c:	fcvtzu	w0, d0
  409aa0:	str	w0, [sp, #40]
  409aa4:	mov	w0, #0x5                   	// #5
  409aa8:	str	w0, [sp, #44]
  409aac:	ldr	w1, [sp, #44]
  409ab0:	ldr	w0, [sp, #40]
  409ab4:	cmp	w1, w0
  409ab8:	b.hi	409b38 <_ZdlPvm@@Base+0x148>  // b.pmore
  409abc:	ldr	w0, [sp, #28]
  409ac0:	ldr	w1, [sp, #44]
  409ac4:	udiv	w2, w0, w1
  409ac8:	ldr	w1, [sp, #44]
  409acc:	mul	w1, w2, w1
  409ad0:	sub	w0, w0, w1
  409ad4:	cmp	w0, #0x0
  409ad8:	b.ne	409ae4 <_ZdlPvm@@Base+0xf4>  // b.any
  409adc:	mov	w0, #0x0                   	// #0
  409ae0:	b	409b48 <_ZdlPvm@@Base+0x158>
  409ae4:	ldr	w0, [sp, #44]
  409ae8:	add	w0, w0, #0x2
  409aec:	str	w0, [sp, #44]
  409af0:	ldr	w1, [sp, #44]
  409af4:	ldr	w0, [sp, #40]
  409af8:	cmp	w1, w0
  409afc:	b.hi	409b40 <_ZdlPvm@@Base+0x150>  // b.pmore
  409b00:	ldr	w0, [sp, #28]
  409b04:	ldr	w1, [sp, #44]
  409b08:	udiv	w2, w0, w1
  409b0c:	ldr	w1, [sp, #44]
  409b10:	mul	w1, w2, w1
  409b14:	sub	w0, w0, w1
  409b18:	cmp	w0, #0x0
  409b1c:	b.ne	409b28 <_ZdlPvm@@Base+0x138>  // b.any
  409b20:	mov	w0, #0x0                   	// #0
  409b24:	b	409b48 <_ZdlPvm@@Base+0x158>
  409b28:	ldr	w0, [sp, #44]
  409b2c:	add	w0, w0, #0x4
  409b30:	str	w0, [sp, #44]
  409b34:	b	409aac <_ZdlPvm@@Base+0xbc>
  409b38:	nop
  409b3c:	b	409b44 <_ZdlPvm@@Base+0x154>
  409b40:	nop
  409b44:	mov	w0, #0x1                   	// #1
  409b48:	ldp	x29, x30, [sp], #48
  409b4c:	ret
  409b50:	stp	x29, x30, [sp, #-48]!
  409b54:	mov	x29, sp
  409b58:	str	x0, [sp, #24]
  409b5c:	ldr	x0, [sp, #24]
  409b60:	cmp	x0, #0x0
  409b64:	b.ne	409b70 <_ZdlPvm@@Base+0x180>  // b.any
  409b68:	mov	x0, #0x0                   	// #0
  409b6c:	b	409b94 <_ZdlPvm@@Base+0x1a4>
  409b70:	ldr	x0, [sp, #24]
  409b74:	bl	4017d0 <strlen@plt>
  409b78:	add	x0, x0, #0x1
  409b7c:	bl	401a60 <malloc@plt>
  409b80:	str	x0, [sp, #40]
  409b84:	ldr	x1, [sp, #24]
  409b88:	ldr	x0, [sp, #40]
  409b8c:	bl	4018d0 <strcpy@plt>
  409b90:	ldr	x0, [sp, #40]
  409b94:	ldp	x29, x30, [sp], #48
  409b98:	ret
  409b9c:	nop
  409ba0:	stp	x29, x30, [sp, #-64]!
  409ba4:	mov	x29, sp
  409ba8:	stp	x19, x20, [sp, #16]
  409bac:	adrp	x20, 41c000 <_ZdlPvm@@Base+0x12610>
  409bb0:	add	x20, x20, #0xd10
  409bb4:	stp	x21, x22, [sp, #32]
  409bb8:	adrp	x21, 41c000 <_ZdlPvm@@Base+0x12610>
  409bbc:	add	x21, x21, #0xcd8
  409bc0:	sub	x20, x20, x21
  409bc4:	mov	w22, w0
  409bc8:	stp	x23, x24, [sp, #48]
  409bcc:	mov	x23, x1
  409bd0:	mov	x24, x2
  409bd4:	bl	401720 <_Znam@plt-0x40>
  409bd8:	cmp	xzr, x20, asr #3
  409bdc:	b.eq	409c08 <_ZdlPvm@@Base+0x218>  // b.none
  409be0:	asr	x20, x20, #3
  409be4:	mov	x19, #0x0                   	// #0
  409be8:	ldr	x3, [x21, x19, lsl #3]
  409bec:	mov	x2, x24
  409bf0:	add	x19, x19, #0x1
  409bf4:	mov	x1, x23
  409bf8:	mov	w0, w22
  409bfc:	blr	x3
  409c00:	cmp	x20, x19
  409c04:	b.ne	409be8 <_ZdlPvm@@Base+0x1f8>  // b.any
  409c08:	ldp	x19, x20, [sp, #16]
  409c0c:	ldp	x21, x22, [sp, #32]
  409c10:	ldp	x23, x24, [sp, #48]
  409c14:	ldp	x29, x30, [sp], #64
  409c18:	ret
  409c1c:	nop
  409c20:	ret
  409c24:	nop
  409c28:	mov	x2, x1
  409c2c:	mov	x1, x0
  409c30:	mov	w0, #0x0                   	// #0
  409c34:	b	401a40 <__xstat@plt>
  409c38:	mov	x2, x1
  409c3c:	mov	w1, w0
  409c40:	mov	w0, #0x0                   	// #0
  409c44:	b	401770 <__fxstat@plt>

Disassembly of section .fini:

0000000000409c48 <.fini>:
  409c48:	stp	x29, x30, [sp, #-16]!
  409c4c:	mov	x29, sp
  409c50:	ldp	x29, x30, [sp], #16
  409c54:	ret
