INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_beginner/test_bram_adder/test_bram_adder.srcs/sources_1/new/adder_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/zynq_beginner/test_bram_adder/test_bram_adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
