CMD:./cbp traces/web/web_5_trace.gz
Bimodal [bimodal::table] & Prediction: 2$^{16}$ 1-bit entries, hysteresis: 2$^{14}$ 1-bit entries & 10 KB \\
TAGE [gtable] & Low-history tables $\rightarrow$ Tag: 9 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 14 entries & 45.5 KB \\
TAGE [gtable] & High-history tables $\rightarrow$ Tag: 12 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 30 entries & 120 KB \\
TAGE [gtable] & Global history register: 3157, path history register: 27, decrease replacement counter: 11 & 0.390015 KB \\
Counter: 6 bits, 256 entries & 0.1875 KB \\
Loop 0.304688
Counter: 7 bits, 32 entries & 0.0273438 KB \\
Thresholds and sum weights & 0.081543 KB \\
Three bias tables & 1.125 KB \\
Global history table & 3.00488 KB \\
Path history table & 3 KB \\
Fist local history table & 3.69336 KB \\
Second local history table & 1.63086 KB \\
Third local history table & 1.54102 KB \\
IMLI table & 1.06836 KB \\
Counter: 7 bits, 16 entries & 0.0136719 KB \\
 (TOTAL 1572047 bits 1535.202148 Kbits 191.900269 KB) 5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
EOF
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 11405820
Number of loads that miss in SQ: 9346179 (81.94%)
Number of PFs issued to the memory system 973588
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 44343703
	misses     = 28810
	miss ratio = 0.06%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 15962930
	misses     = 116864
	miss ratio = 0.73%
	pf accesses   = 973588
	pf misses     = 14427
	pf miss ratio = 1.48%
L2$:
	accesses   = 145674
	misses     = 32269
	miss ratio = 22.15%
	pf accesses   = 14427
	pf misses     = 1645
	pf miss ratio = 11.40%
L3$:
	accesses   = 32269
	misses     = 17972
	miss ratio = 55.69%
	pf accesses   = 1645
	pf misses     = 788
	pf miss ratio = 47.90%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :11405820
Num Prefetches generated :976627
Num Prefetches issued :1466774
Num Prefetches filtered by PF queue :23194
Num untimely prefetches dropped from PF queue :3039
Num prefetches not issued LDST contention :493186
Num prefetches not issued stride 0 :4040954
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 39999694
cycles       = 12184050
CycWP        = 4528293
IPC          = 3.2830

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          6198022     170567   2.7520%   4.2642
JumpDirect          1406941          0   0.0000%   0.0000
JumpIndirect         236471          0   0.0000%   0.0000
JumpReturn           866875          0   0.0000%   0.0000
Not control        35635394          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10999694      2896586   3.7975    1729840      37994   0.5972       0.0131   2.1964%   3.4541     937647    24.6788    85.2430
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25999694      8182519   3.1775    4057851     132276   0.4959       0.0162   3.2598%   5.0876    3474787    26.2692   133.6472
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    20999694      6298093   3.3343    3330435      99818   0.5288       0.0158   2.9971%   4.7533    2584529    25.8924   123.0746
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    39999694     12184050   3.2830    6198022     170567   0.5087       0.0140   2.7520%   4.2642    4528293    26.5485   113.2082
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 39999694 instrs 

ExecTime = 346.50806307792664
