// Generated by CIRCT firtool-1.62.1
module SimpleALU(
  input        clock,
               reset,
  input  [3:0] io_a,
               io_b,
  input  [1:0] io_opcode,
  output [3:0] io_out
);

  wire [3:0][3:0] _GEN = {{io_b}, {io_a}, {io_a - io_b}, {io_a + io_b}};
  assign io_out = _GEN[io_opcode];
endmodule

