Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  8 16:31:49 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.816        0.000                      0                10114        0.035        0.000                      0                10114        0.264        0.000                       0                  3582  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_200MHz_LCLK_MMCM      {0.000 2.500}        5.000           200.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         
dig0_clk                    {0.000 2.034}        4.069           245.761         
  clk_122_88_MHz_DIG0_MMCM  {0.000 4.069}        8.138           122.880         
  clk_245_76_MHz_DIG0_MMCM  {0.000 2.034}        4.069           245.761         
  clkfbout_DIG0_MMCM        {0.000 2.034}        4.069           245.761         
dig1_clk                    {0.000 2.034}        4.069           245.761         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_200MHz_LCLK_MMCM                                                                                                                                                        0.264        0.000                       0                     3  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  
dig0_clk                                                                                                                                                                      0.634        0.000                       0                     2  
  clk_122_88_MHz_DIG0_MMCM        0.816        0.000                      0                 9542        0.035        0.000                      0                 9542        2.819        0.000                       0                  3550  
  clk_245_76_MHz_DIG0_MMCM                                                                                                                                                    1.914        0.000                       0                    14  
  clkfbout_DIG0_MMCM                                                                                                                                                          1.914        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                ----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**         clk_122_88_MHz_DIG0_MMCM  clk_122_88_MHz_DIG0_MMCM        1.355        0.000                      0                  572        0.618        0.000                      0                  572  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_LCLK_MMCM
  To Clock:  clk_200MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    lclk_mmcm_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dig0_clk
  To Clock:  dig0_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dig0_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { DIG0_CLKOUT_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.069       1.914      BUFGCTRL_X0Y16   dig0_mmcm_0/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.034       0.634      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 2.084ns (31.030%)  route 4.632ns (68.970%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 13.041 - 8.138 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.713     5.285    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X58Y59         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     5.803 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.813     6.617    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.741    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.291 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.291    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.562 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.467     8.029    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.373     8.402 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.492     8.893    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.017 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.087    10.105    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X60Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.229 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=3, routed)           1.773    12.001    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.613    13.041    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.282    13.323    
                         clock uncertainty           -0.063    13.261    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.818    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 2.376ns (35.612%)  route 4.296ns (64.388%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 13.001 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.479     9.986    WFM_ACQ_0/WVB/WR_CTRL/wvb_wrreq
    SLICE_X67Y97         LUT4 (Prop_lut4_I0_O)        0.124    10.110 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2/O
                         net (fo=5, routed)           0.742    10.852    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X58Y93         LUT2 (Prop_lut2_I0_O)        0.124    10.976 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          0.987    11.962    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X3Y34         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.573    13.001    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y34         RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.397    13.398    
                         clock uncertainty           -0.063    13.335    
    RAMB18_X3Y34         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    12.803    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 2.252ns (33.370%)  route 4.497ns (66.630%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 13.115 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.694    10.201    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X62Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.325 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=3, routed)           1.714    12.039    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y22         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.687    13.115    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.412    
                         clock uncertainty           -0.063    13.349    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.906    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.896ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.708ns  (logic 2.252ns (33.573%)  route 4.456ns (66.427%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.965ns = ( 13.103 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.529    10.036    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X64Y97         LUT4 (Prop_lut4_I2_O)        0.124    10.160 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=3, routed)           1.838    11.998    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y24         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.675    13.103    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.400    
                         clock uncertainty           -0.063    13.337    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.894    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 2.252ns (33.475%)  route 4.475ns (66.525%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 13.172 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          1.123    10.630    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    SLICE_X82Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.754 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.264    12.018    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X3Y22         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.744    13.172    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.469    
                         clock uncertainty           -0.063    13.406    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.963    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -12.018    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.489ns  (logic 2.084ns (32.114%)  route 4.405ns (67.886%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 12.946 - 8.138 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.713     5.285    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X58Y59         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     5.803 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.813     6.617    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.741    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.291 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.291    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.562 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.467     8.029    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.373     8.402 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.492     8.893    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.017 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.138    10.155    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    SLICE_X56Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.279 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.496    11.775    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y5          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.518    12.946    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.282    13.228    
                         clock uncertainty           -0.063    13.166    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.723    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 2.252ns (33.238%)  route 4.523ns (66.762%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 13.229 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.670    10.177    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X59Y98         LUT4 (Prop_lut4_I3_O)        0.124    10.301 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=3, routed)           1.765    12.066    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y24         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.801    13.229    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y24         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.526    
                         clock uncertainty           -0.063    13.463    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.020    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.020    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 2.252ns (33.266%)  route 4.518ns (66.734%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 13.250 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          1.123    10.630    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wea[0]
    SLICE_X82Y101        LUT4 (Prop_lut4_I3_O)        0.124    10.754 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=3, routed)           1.306    12.060    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.822    13.250    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.547    
                         clock uncertainty           -0.063    13.484    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.041    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.574ns  (logic 2.084ns (31.701%)  route 4.490ns (68.299%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 13.073 - 8.138 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.713     5.285    WFM_ACQ_1/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X58Y59         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     5.803 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep/Q
                         net (fo=3, routed)           0.813     6.617    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[4]_rep_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.741    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[1]
    SLICE_X61Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.291 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.291    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.562 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.467     8.029    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.373     8.402 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.492     8.893    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.017 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          1.138    10.155    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    SLICE_X56Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.279 r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=3, routed)           1.580    11.859    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X4Y5          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.645    13.073    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.282    13.355    
                         clock uncertainty           -0.063    13.293    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.850    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 2.252ns (34.021%)  route 4.367ns (65.979%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 13.109 - 8.138 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.718     5.290    WFM_ACQ_0/WVB/WR_CTRL/clk_122_88_MHz
    SLICE_X62Y98         FDRE                                         r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.518     5.808 r  WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           0.969     6.777    WFM_ACQ_0/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.901 r  WFM_ACQ_0/WVB/WR_CTRL/overflow0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.901    WFM_ACQ_0/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X62Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.414 r  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.414    WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.668 f  WFM_ACQ_0/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.825     8.493    WFM_ACQ_0/WVB/WR_CTRL/CO[0]
    SLICE_X67Y97         LUT2 (Prop_lut2_I0_O)        0.393     8.886 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3/O
                         net (fo=1, routed)           0.295     9.181    WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_3_n_0
    SLICE_X64Y97         LUT6 (Prop_lut6_I0_O)        0.326     9.507 r  WFM_ACQ_0/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1/O
                         net (fo=14, routed)          0.585    10.092    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wea[0]
    SLICE_X54Y97         LUT4 (Prop_lut4_I2_O)        0.124    10.216 r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=3, routed)           1.694    11.910    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X2Y23         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.681    13.109    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.296    13.406    
                         clock uncertainty           -0.063    13.343    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    12.900    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  0.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/i_dy_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.611     1.855    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X104Y99        FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.164     2.019 r  DAC_SPI/IILC_SCLK_0/i_dy_reg[25]/Q
                         net (fo=3, routed)           0.149     2.168    DAC_SPI/IILC_SCLK_0/i_dy_reg[25]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.213 r  DAC_SPI/IILC_SCLK_0/i_dy[22]_i_2__0/O
                         net (fo=1, routed)           0.000     2.213    DAC_SPI/IILC_SCLK_0/i_dy[22]_i_2__0_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.322 r  DAC_SPI/IILC_SCLK_0/i_dy_reg[22]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.323    DAC_SPI/IILC_SCLK_0/i_dy_reg[22]_i_1__0_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.376 r  DAC_SPI/IILC_SCLK_0/i_dy_reg[26]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.376    DAC_SPI/IILC_SCLK_0/i_dy_reg[26]_i_1__0_n_7
    SLICE_X104Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.968     2.315    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X104Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[26]/C
                         clock pessimism             -0.108     2.207    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     2.341    DAC_SPI/IILC_SCLK_0/i_dy_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_MISO_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.611     1.855    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X102Y99        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDCE (Prop_fdce_C_Q)         0.164     2.019 r  DAC_SPI/IILC_MISO_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.149     2.168    DAC_SPI/IILC_MISO_0/cnt_reg[11]
    SLICE_X102Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.213 r  DAC_SPI/IILC_MISO_0/cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     2.213    DAC_SPI/IILC_MISO_0/cnt[8]_i_2__0_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.322 r  DAC_SPI/IILC_MISO_0/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.323    DAC_SPI/IILC_MISO_0/cnt_reg[8]_i_1__0_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.376 r  DAC_SPI/IILC_MISO_0/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.376    DAC_SPI/IILC_MISO_0/cnt_reg[12]_i_1__0_n_7
    SLICE_X102Y100       FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.967     2.314    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X102Y100       FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[12]/C
                         clock pessimism             -0.108     2.206    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134     2.340    DAC_SPI/IILC_MISO_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.611     1.855    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X98Y99         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     2.019 r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.149     2.168    DAC_SPI/IILC_SCLK_0/cnt_reg[27]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.213 r  DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000     2.213    DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.322 r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.323    DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.376 r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.376    DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1_n_7
    SLICE_X98Y100        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.967     2.314    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X98Y100        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]/C
                         clock pessimism             -0.108     2.206    
    SLICE_X98Y100        FDCE (Hold_fdce_C_D)         0.134     2.340    DAC_SPI/IILC_SCLK_0/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.666     1.910    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X87Y108        FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y108        FDRE (Prop_fdre_C_Q)         0.141     2.051 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[15]/Q
                         net (fo=1, routed)           0.056     2.107    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/DIA
    SLICE_X86Y108        RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.940     2.287    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/WCLK
    SLICE_X86Y108        RAMD64E                                      r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -0.364     1.923    
    SLICE_X86Y108        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.070    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/i_dy_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/i_dy_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.611     1.855    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X104Y99        FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDCE (Prop_fdce_C_Q)         0.164     2.019 r  DAC_SPI/IILC_SCLK_0/i_dy_reg[25]/Q
                         net (fo=3, routed)           0.149     2.168    DAC_SPI/IILC_SCLK_0/i_dy_reg[25]
    SLICE_X104Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.213 r  DAC_SPI/IILC_SCLK_0/i_dy[22]_i_2__0/O
                         net (fo=1, routed)           0.000     2.213    DAC_SPI/IILC_SCLK_0/i_dy[22]_i_2__0_n_0
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.322 r  DAC_SPI/IILC_SCLK_0/i_dy_reg[22]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.323    DAC_SPI/IILC_SCLK_0/i_dy_reg[22]_i_1__0_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.389 r  DAC_SPI/IILC_SCLK_0/i_dy_reg[26]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.389    DAC_SPI/IILC_SCLK_0/i_dy_reg[26]_i_1__0_n_5
    SLICE_X104Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.968     2.315    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X104Y100       FDCE                                         r  DAC_SPI/IILC_SCLK_0/i_dy_reg[28]/C
                         clock pessimism             -0.108     2.207    
    SLICE_X104Y100       FDCE (Hold_fdce_C_D)         0.134     2.341    DAC_SPI/IILC_SCLK_0/i_dy_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_MISO_0/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_MISO_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.611     1.855    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X102Y99        FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y99        FDCE (Prop_fdce_C_Q)         0.164     2.019 r  DAC_SPI/IILC_MISO_0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.149     2.168    DAC_SPI/IILC_MISO_0/cnt_reg[11]
    SLICE_X102Y99        LUT2 (Prop_lut2_I1_O)        0.045     2.213 r  DAC_SPI/IILC_MISO_0/cnt[8]_i_2__0/O
                         net (fo=1, routed)           0.000     2.213    DAC_SPI/IILC_MISO_0/cnt[8]_i_2__0_n_0
    SLICE_X102Y99        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.322 r  DAC_SPI/IILC_MISO_0/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.323    DAC_SPI/IILC_MISO_0/cnt_reg[8]_i_1__0_n_0
    SLICE_X102Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.389 r  DAC_SPI/IILC_MISO_0/cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.389    DAC_SPI/IILC_MISO_0/cnt_reg[12]_i_1__0_n_5
    SLICE_X102Y100       FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.967     2.314    DAC_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X102Y100       FDCE                                         r  DAC_SPI/IILC_MISO_0/cnt_reg[14]/C
                         clock pessimism             -0.108     2.206    
    SLICE_X102Y100       FDCE (Hold_fdce_C_D)         0.134     2.340    DAC_SPI/IILC_MISO_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/IILC_SCLK_0/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.611     1.855    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X98Y99         FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y99         FDCE (Prop_fdce_C_Q)         0.164     2.019 r  DAC_SPI/IILC_SCLK_0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.149     2.168    DAC_SPI/IILC_SCLK_0/cnt_reg[27]
    SLICE_X98Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.213 r  DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000     2.213    DAC_SPI/IILC_SCLK_0/cnt[24]_i_2__1_n_0
    SLICE_X98Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.322 r  DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.323    DAC_SPI/IILC_SCLK_0/cnt_reg[24]_i_1__1_n_0
    SLICE_X98Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.389 r  DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.389    DAC_SPI/IILC_SCLK_0/cnt_reg[28]_i_1__1_n_5
    SLICE_X98Y100        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.967     2.314    DAC_SPI/IILC_SCLK_0/clk_122_88_MHz
    SLICE_X98Y100        FDCE                                         r  DAC_SPI/IILC_SCLK_0/cnt_reg[30]/C
                         clock pessimism             -0.108     2.206    
    SLICE_X98Y100        FDCE (Hold_fdce_C_D)         0.134     2.340    DAC_SPI/IILC_SCLK_0/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.610     1.854    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X97Y99         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     2.111    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.308 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.309    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.363 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.363    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_7
    SLICE_X97Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.966     2.313    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X97Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
                         clock pessimism             -0.108     2.205    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105     2.310    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.610     1.854    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X97Y99         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     2.111    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.308 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.309    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[12]_i_1_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.374 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.374    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]_i_1_n_5
    SLICE_X97Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.966     2.313    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X97Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]/C
                         clock pessimism             -0.108     2.205    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105     2.310    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 CUPPA_0/wvb_trig_thr_0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            WFM_ACQ_0/i_cuppa_wvb_trig_bundle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_122_88_MHz_DIG0_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.732%)  route 0.350ns (71.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.585     1.829    CUPPA_0/clk_122_88_MHz
    SLICE_X87Y93         FDRE                                         r  CUPPA_0/wvb_trig_thr_0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141     1.970 r  CUPPA_0/wvb_trig_thr_0_reg[4]/Q
                         net (fo=2, routed)           0.350     2.319    WFM_ACQ_0/i_cuppa_wvb_trig_bundle_reg[17]_0[8]
    SLICE_X87Y105        FDRE                                         r  WFM_ACQ_0/i_cuppa_wvb_trig_bundle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.941     2.288    WFM_ACQ_0/clk_122_88_MHz
    SLICE_X87Y105        FDRE                                         r  WFM_ACQ_0/i_cuppa_wvb_trig_bundle_reg[8]/C
                         clock pessimism             -0.108     2.180    
    SLICE_X87Y105        FDRE (Hold_fdre_C_D)         0.070     2.250    WFM_ACQ_0/i_cuppa_wvb_trig_bundle_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_122_88_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.138       5.194      RAMB36_X4Y16     CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y19     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y19     WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y20     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y20     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y25     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X3Y25     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y21     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.138       5.562      RAMB36_X4Y21     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.138       5.562      RAMB36_X5Y20     WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.138       205.222    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y113    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y113    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y113    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y113    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y114    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y114    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y114    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y114    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y66     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y66     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y68     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y68     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y68     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X86Y68     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y66     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y66     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y66     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y66     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y67     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.069       2.819      SLICE_X82Y67     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_245_76_MHz_DIG0_MMCM
  To Clock:  clk_245_76_MHz_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_245_76_MHz_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.069       1.914      BUFGCTRL_X0Y1    dig0_mmcm_0/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y132    DIG0_LVDS/ADC_IO_0/inst/pins[0].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y128    DIG0_LVDS/ADC_IO_0/inst/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y130    DIG0_LVDS/ADC_IO_0/inst/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         4.069       2.402      ILOGIC_X1Y118    DIG0_LVDS/ADC_IO_0/inst/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         4.069       2.402      ILOGIC_X1Y140    DIG0_LVDS/ADC_IO_0/inst/pins[4].iserdese2_master/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DIG0_MMCM
  To Clock:  clkfbout_DIG0_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DIG0_MMCM
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.069       1.914      BUFGCTRL_X0Y5    dig0_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.069       2.820      MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.069       95.931     MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.069       209.291    MMCME2_ADV_X1Y0  dig0_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_122_88_MHz_DIG0_MMCM
  To Clock:  clk_122_88_MHz_DIG0_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.718ns (11.251%)  route 5.664ns (88.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 13.102 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.227    11.676    DIG_SPI/SERIAL_CK_0/y_reg_0
    SLICE_X113Y73        FDCE                                         f  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.674    13.102    DIG_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X113Y73        FDCE                                         r  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/C
                         clock pessimism              0.397    13.498    
                         clock uncertainty           -0.063    13.436    
    SLICE_X113Y73        FDCE (Recov_fdce_C_CLR)     -0.405    13.031    DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.718ns (11.251%)  route 5.664ns (88.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 13.102 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.227    11.676    DIG_SPI/SERIAL_CK_0/y_reg_0
    SLICE_X113Y73        FDCE                                         f  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.674    13.102    DIG_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X113Y73        FDCE                                         r  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/C
                         clock pessimism              0.397    13.498    
                         clock uncertainty           -0.063    13.436    
    SLICE_X113Y73        FDCE (Recov_fdce_C_CLR)     -0.405    13.031    DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.718ns (11.251%)  route 5.664ns (88.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 13.102 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.227    11.676    DIG_SPI/SERIAL_CK_0/y_reg_0
    SLICE_X113Y73        FDCE                                         f  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.674    13.102    DIG_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X113Y73        FDCE                                         r  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/C
                         clock pessimism              0.397    13.498    
                         clock uncertainty           -0.063    13.436    
    SLICE_X113Y73        FDCE (Recov_fdce_C_CLR)     -0.405    13.031    DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.382ns  (logic 0.718ns (11.251%)  route 5.664ns (88.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 13.102 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.227    11.676    DIG_SPI/SERIAL_CK_0/y_reg_0
    SLICE_X113Y73        FDCE                                         f  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.674    13.102    DIG_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X113Y73        FDCE                                         r  DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/C
                         clock pessimism              0.397    13.498    
                         clock uncertainty           -0.063    13.436    
    SLICE_X113Y73        FDCE (Recov_fdce_C_CLR)     -0.405    13.031    DIG_SPI/SERIAL_CK_0/cyc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.031    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 13.110 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.270    11.720    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X112Y83        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.682    13.110    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X112Y83        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]/C
                         clock pessimism              0.397    13.506    
                         clock uncertainty           -0.063    13.444    
    SLICE_X112Y83        FDCE (Recov_fdce_C_CLR)     -0.361    13.083    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 13.110 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.270    11.720    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X112Y83        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.682    13.110    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X112Y83        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]/C
                         clock pessimism              0.397    13.506    
                         clock uncertainty           -0.063    13.444    
    SLICE_X112Y83        FDCE (Recov_fdce_C_CLR)     -0.361    13.083    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 13.110 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.270    11.720    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X112Y83        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.682    13.110    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X112Y83        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]/C
                         clock pessimism              0.397    13.506    
                         clock uncertainty           -0.063    13.444    
    SLICE_X112Y83        FDCE (Recov_fdce_C_CLR)     -0.319    13.125    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 0.718ns (11.175%)  route 5.707ns (88.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 13.110 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.270    11.720    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[0]_0
    SLICE_X112Y83        FDCE                                         f  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.682    13.110    DAC_SPI/SERIAL_CK_0/clk_122_88_MHz
    SLICE_X112Y83        FDCE                                         r  DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]/C
                         clock pessimism              0.397    13.506    
                         clock uncertainty           -0.063    13.444    
    SLICE_X112Y83        FDCE (Recov_fdce_C_CLR)     -0.319    13.125    DAC_SPI/SERIAL_CK_0/cyc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.125    
                         arrival time                         -11.720    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.718ns (11.370%)  route 5.597ns (88.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 13.113 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.160    11.609    DAC_SPI/fsm_reg[0]_0
    SLICE_X107Y91        FDCE                                         f  DAC_SPI/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.685    13.113    DAC_SPI/clk_122_88_MHz
    SLICE_X107Y91        FDCE                                         r  DAC_SPI/cnt_reg[22]/C
                         clock pessimism              0.397    13.509    
                         clock uncertainty           -0.063    13.447    
    SLICE_X107Y91        FDCE (Recov_fdce_C_CLR)     -0.405    13.042    DAC_SPI/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DAC_SPI/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_122_88_MHz_DIG0_MMCM rise@8.138ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.718ns (11.370%)  route 5.597ns (88.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 13.113 - 8.138 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.522     3.467    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.102     3.569 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.806     5.375    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793     1.582 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     3.471    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.572 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.722     5.294    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.419     5.713 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.437     6.150    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.299     6.449 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         5.160    11.609    DAC_SPI/fsm_reg[0]_0
    SLICE_X107Y91        FDCE                                         f  DAC_SPI/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      8.138     8.138 r  
    B19                                               0.000     8.138 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     8.138    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.902     9.040 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           2.293    11.333    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.092    11.425 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.612    13.037    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     9.612 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.337    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.428 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        1.685    13.113    DAC_SPI/clk_122_88_MHz
    SLICE_X107Y91        FDCE                                         r  DAC_SPI/cnt_reg[23]/C
                         clock pessimism              0.397    13.509    
                         clock uncertainty           -0.063    13.447    
    SLICE_X107Y91        FDCE (Recov_fdce_C_CLR)     -0.405    13.042    DAC_SPI/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.042    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  1.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.231ns (31.464%)  route 0.503ns (68.536%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.692     1.936    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_122_88_MHz
    SLICE_X97Y100        FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141     2.077 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[16]/Q
                         net (fo=2, routed)           0.099     2.176    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[16]
    SLICE_X96Y100        LUT5 (Prop_lut5_I2_O)        0.045     2.221 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5/O
                         net (fo=1, routed)           0.118     2.339    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_5_n_0
    SLICE_X96Y99         LUT5 (Prop_lut5_I1_O)        0.045     2.384 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.286     2.670    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X94Y98         FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.880     2.227    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_122_88_MHz
    SLICE_X94Y98         FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism             -0.108     2.119    
    SLICE_X94Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.052    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.418%)  route 0.632ns (73.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.462     2.686    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X90Y83         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.871     2.218    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X90Y83         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]/C
                         clock pessimism             -0.337     1.881    
    SLICE_X90Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.814    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.418%)  route 0.632ns (73.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.462     2.686    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X90Y83         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.871     2.218    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X90Y83         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]/C
                         clock pessimism             -0.337     1.881    
    SLICE_X90Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.814    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.418%)  route 0.632ns (73.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.462     2.686    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X90Y83         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.871     2.218    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X90Y83         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]/C
                         clock pessimism             -0.337     1.881    
    SLICE_X90Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.814    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.418%)  route 0.632ns (73.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.462     2.686    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X90Y83         FDCE                                         f  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.871     2.218    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X90Y83         FDCE                                         r  DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]/C
                         clock pessimism             -0.337     1.881    
    SLICE_X90Y83         FDCE (Remov_fdce_C_CLR)     -0.067     1.814    DIG_SPI/SERIAL_RX_0/sr_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/IILC_MISO_0/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.227ns (25.960%)  route 0.647ns (74.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.477     2.701    DIG_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X96Y89         FDCE                                         f  DIG_SPI/IILC_MISO_0/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.877     2.224    DIG_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X96Y89         FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[20]/C
                         clock pessimism             -0.337     1.887    
    SLICE_X96Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    DIG_SPI/IILC_MISO_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/IILC_MISO_0/cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.227ns (25.960%)  route 0.647ns (74.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.477     2.701    DIG_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X96Y89         FDCE                                         f  DIG_SPI/IILC_MISO_0/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.877     2.224    DIG_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X96Y89         FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[21]/C
                         clock pessimism             -0.337     1.887    
    SLICE_X96Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    DIG_SPI/IILC_MISO_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/IILC_MISO_0/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.227ns (25.960%)  route 0.647ns (74.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.477     2.701    DIG_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X96Y89         FDCE                                         f  DIG_SPI/IILC_MISO_0/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.877     2.224    DIG_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X96Y89         FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[22]/C
                         clock pessimism             -0.337     1.887    
    SLICE_X96Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    DIG_SPI/IILC_MISO_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/IILC_MISO_0/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.227ns (25.960%)  route 0.647ns (74.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.477     2.701    DIG_SPI/IILC_MISO_0/valid_reg_0
    SLICE_X96Y89         FDCE                                         f  DIG_SPI/IILC_MISO_0/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.877     2.224    DIG_SPI/IILC_MISO_0/clk_122_88_MHz
    SLICE_X96Y89         FDCE                                         r  DIG_SPI/IILC_MISO_0/cnt_reg[23]/C
                         clock pessimism             -0.337     1.887    
    SLICE_X96Y89         FDCE (Remov_fdce_C_CLR)     -0.067     1.820    DIG_SPI/IILC_MISO_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 CUPPA_0/spi_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            DIG_SPI/SERIAL_RX_0/data_reg[0]/CLR
                            (removal check against rising-edge clock clk_122_88_MHz_DIG0_MMCM  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_122_88_MHz_DIG0_MMCM rise@0.000ns - clk_122_88_MHz_DIG0_MMCM rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.227ns (26.418%)  route 0.632ns (73.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.842     1.215    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.597     1.839    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.689 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.218    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.583     1.827    CUPPA_0/clk_122_88_MHz
    SLICE_X84Y89         FDRE                                         r  CUPPA_0/spi_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.128     1.955 f  CUPPA_0/spi_rst_reg/Q
                         net (fo=3, routed)           0.171     2.125    CUPPA_0/spi_rst
    SLICE_X87Y89         LUT2 (Prop_lut2_I0_O)        0.099     2.224 f  CUPPA_0/y[31]_i_1/O
                         net (fo=897, routed)         0.462     2.686    DIG_SPI/SERIAL_RX_0/data_reg[0]_0
    SLICE_X91Y83         FDCE                                         f  DIG_SPI/SERIAL_RX_0/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_122_88_MHz_DIG0_MMCM rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  DIG0_CLKOUT_P (IN)
                         net (fo=0)                   0.000     0.000    DIG0_CLKOUT_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_DIG0/O
                         net (fo=1, routed)           0.907     1.315    dig0_mmcm_0/inst/clk_in1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  dig0_mmcm_0/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.864     2.209    dig0_mmcm_0/inst/clk_in1_DIG0_MMCM
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.742 r  dig0_mmcm_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.318    dig0_mmcm_0/inst/clk_122_88_MHz_DIG0_MMCM
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.347 r  dig0_mmcm_0/inst/clkout2_buf/O
                         net (fo=3548, routed)        0.871     2.218    DIG_SPI/SERIAL_RX_0/clk_122_88_MHz
    SLICE_X91Y83         FDCE                                         r  DIG_SPI/SERIAL_RX_0/data_reg[0]/C
                         clock pessimism             -0.337     1.881    
    SLICE_X91Y83         FDCE (Remov_fdce_C_CLR)     -0.092     1.789    DIG_SPI/SERIAL_RX_0/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.897    





