
synpwrap -msg -prj "PWM_impl1_synplify.tcl" -log "PWM_impl1.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of PWM_impl1.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4BVJD33

# Fri Nov 23 03:11:21 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":7:7:7:16|Top entity is set to Marquezina.
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd changed - recompiling
@N: CD630 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":7:7:7:16|Synthesizing work.marquezina.arch_marquezina.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":180:46:180:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":181:46:181:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":182:46:182:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":183:46:183:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":184:46:184:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":185:46:185:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":186:46:186:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":187:46:187:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":188:46:188:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":189:46:189:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":190:46:190:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":191:46:191:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":192:46:192:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":193:46:193:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":194:46:194:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CD603 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":195:46:195:51|Variable adress read before being assigned? This may cause a simulation mismatch 
@W: CG296 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":176:10:176:16|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":180:72:180:77|Referenced variable onduty is not in sensitivity list.
@W: CG290 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":180:46:180:51|Referenced variable adress is not in sensitivity list.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":45:7:45:12|Signal ClkArr_16 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.marquezina.arch_marquezina
@W: CL279 :"C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\PWM.vhd":91:2:91:3|Pruning register bits 7 to 1 of onDuty(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 23 03:11:23 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 23 03:11:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 23 03:11:24 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\synwork\PWM_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 23 03:11:25 2018

###########################################################]
Pre-mapping Report

# Fri Nov 23 03:11:26 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\PWM_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\PWM_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@A: FX681 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Initial value on register PW[6:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist Marquezina

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)



Clock Summary
******************

          Start                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                               Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------
0 -       Marquezina|Clock_inferred_clock     44.3 MHz      22.558        inferred     Inferred_clkgroup_0     269  
====================================================================================================================

@W: MT529 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Found inferred clock Marquezina|Clock_inferred_clock which controls 269 sequential elements including waspressed. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 23 03:11:27 2018

###########################################################]
Map & Optimize Report

# Fri Nov 23 03:11:27 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MF236 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":94:16:94:27|Generating a type sdiv divider 
@N: FX493 |Applying initial value "0110010" on instance PW[6:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_7[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_6[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_5[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_4[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_3[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_2[7:0].
@N: FX493 |Applying initial value "11111111" on instance lowClk\.ClkArr_1[7:0].
@N: FX493 |Applying initial value "0000000000000001" on instance mux[15:0].

Finished RTL optimizations (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 142MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 144MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 146MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 147MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 160MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   -40.85ns		 216 /       269
   2		0h:00m:05s		   -40.85ns		 216 /       269
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[0] (in view: work.Marquezina(arch_marquezina)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[3] (in view: work.Marquezina(arch_marquezina)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[4] (in view: work.Marquezina(arch_marquezina)) with 7 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[5] (in view: work.Marquezina(arch_marquezina)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\asdf1\documents\digitaldesign\proyecto3erparcial\pwm.vhd":65:1:65:2|Replicating instance PW[6] (in view: work.Marquezina(arch_marquezina)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:05s		   -40.75ns		 217 /       274


   4		0h:00m:05s		   -40.75ns		 217 /       274

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 160MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 158MB peak: 160MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 274 clock pin(s) of sequential element(s)
0 instances converted, 274 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            OSCH                   274        PW[0]               Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 123MB peak: 160MB)

Writing Analyst data base C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\synwork\PWM_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 156MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\asdf1\Documents\DigitalDesign\Proyecto3erParcial\impl1\PWM_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 162MB)

@W: MT420 |Found inferred clock Marquezina|Clock_inferred_clock with period 22.56ns. Please declare a user-defined clock on object "n:Clock"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 23 03:11:35 2018
#


Top view:               Marquezina
Requested Frequency:    44.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -40.869

                                    Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                      Frequency     Frequency     Period        Period        Slack       Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------
Marquezina|Clock_inferred_clock     44.3 MHz      15.8 MHz      22.558        63.427        -40.869     inferred     Inferred_clkgroup_0
System                              1.0 MHz       NA            1000.000      NA            NA          system       system_clkgroup    
========================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
Marquezina|Clock_inferred_clock  Marquezina|Clock_inferred_clock  |  22.558      -40.869  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: Marquezina|Clock_inferred_clock
====================================



Starting Points with Worst Slack
********************************

               Starting                                                               Arrival            
Instance       Reference                           Type        Pin     Net            Time        Slack  
               Clock                                                                                     
---------------------------------------------------------------------------------------------------------
PW_fast[0]     Marquezina|Clock_inferred_clock     FD1S3AX     Q       PW_fast[0]     1.148       -40.869
PW_fast[3]     Marquezina|Clock_inferred_clock     FD1S3AX     Q       PW_fast[3]     1.044       -40.622
PW_fast[4]     Marquezina|Clock_inferred_clock     FD1S3AY     Q       PW_fast[4]     0.972       -40.550
PW_fast[5]     Marquezina|Clock_inferred_clock     FD1S3AY     Q       PW_fast[5]     1.044       -40.479
PW_fast[6]     Marquezina|Clock_inferred_clock     FD1S3AX     Q       PW_fast[6]     1.044       -40.479
PW[1]          Marquezina|Clock_inferred_clock     FD1S3AY     Q       PW[1]          1.228       -40.163
PW[2]          Marquezina|Clock_inferred_clock     FD1S3AX     Q       PW[2]          1.220       -40.155
PW[4]          Marquezina|Clock_inferred_clock     FD1S3AY     Q       PW[4]          1.188       -40.123
PW[5]          Marquezina|Clock_inferred_clock     FD1S3AY     Q       PW[5]          1.188       -40.123
PW[3]          Marquezina|Clock_inferred_clock     FD1S3AX     Q       PW[3]          1.188       -39.980
=========================================================================================================


Ending Points with Worst Slack
******************************

               Starting                                                                       Required            
Instance       Reference                           Type        Pin     Net                    Time         Slack  
               Clock                                                                                              
------------------------------------------------------------------------------------------------------------------
onDuty[0]      Marquezina|Clock_inferred_clock     FD1P3AX     D       ampMod\.un14_count     22.647       -40.869
PW[5]          Marquezina|Clock_inferred_clock     FD1S3AY     D       un1_PW_cry_5_0_S0      22.452       11.425 
PW[6]          Marquezina|Clock_inferred_clock     FD1S3AX     D       un1_PW_cry_5_0_S1      22.452       11.425 
PW_fast[5]     Marquezina|Clock_inferred_clock     FD1S3AY     D       un1_PW_cry_5_0_S0      22.452       11.425 
PW_fast[6]     Marquezina|Clock_inferred_clock     FD1S3AX     D       un1_PW_cry_5_0_S1      22.452       11.425 
PW[3]          Marquezina|Clock_inferred_clock     FD1S3AX     D       un1_PW_cry_3_0_S0      22.452       11.568 
PW[4]          Marquezina|Clock_inferred_clock     FD1S3AY     D       un1_PW_cry_3_0_S1      22.452       11.568 
PW_fast[3]     Marquezina|Clock_inferred_clock     FD1S3AX     D       un1_PW_cry_3_0_S0      22.452       11.568 
PW_fast[4]     Marquezina|Clock_inferred_clock     FD1S3AY     D       un1_PW_cry_3_0_S1      22.452       11.568 
PW[1]          Marquezina|Clock_inferred_clock     FD1S3AY     D       un1_PW_cry_1_0_S0      22.452       11.782 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.558
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.647

    - Propagation time:                      63.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -40.869

    Number of logic level(s):                63
    Starting point:                          PW_fast[0] / Q
    Ending point:                            onDuty[0] / D
    The start point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
PW_fast[0]                                                               FD1S3AX      Q        Out     1.148     1.148       -         
PW_fast[0]                                                               Net          -        -       -         -           4         
un28_4_cry_2_0                                                           CCU2D        A1       In      0.000     1.148       -         
un28_4_cry_2_0                                                           CCU2D        COUT     Out     1.544     2.692       -         
un28_4_cry_2                                                             Net          -        -       -         -           1         
un28_4_cry_3_0                                                           CCU2D        CIN      In      0.000     2.692       -         
un28_4_cry_3_0                                                           CCU2D        COUT     Out     0.143     2.835       -         
un28_4_cry_4                                                             Net          -        -       -         -           1         
un28_4_cry_5_0                                                           CCU2D        CIN      In      0.000     2.835       -         
un28_4_cry_5_0                                                           CCU2D        COUT     Out     0.143     2.978       -         
un28_4_cry_6                                                             Net          -        -       -         -           1         
un28_4_cry_7_0                                                           CCU2D        CIN      In      0.000     2.978       -         
un28_4_cry_7_0                                                           CCU2D        S0       Out     1.621     4.599       -         
un28_4[7]                                                                Net          -        -       -         -           2         
un28_cry_7_0                                                             CCU2D        A0       In      0.000     4.599       -         
un28_cry_7_0                                                             CCU2D        COUT     Out     1.544     6.143       -         
un28_cry_8                                                               Net          -        -       -         -           1         
un28_cry_9_0                                                             CCU2D        CIN      In      0.000     6.143       -         
un28_cry_9_0                                                             CCU2D        COUT     Out     0.143     6.286       -         
un28_cry_10                                                              Net          -        -       -         -           1         
un28_cry_11_0                                                            CCU2D        CIN      In      0.000     6.286       -         
un28_cry_11_0                                                            CCU2D        COUT     Out     0.143     6.429       -         
un28_cry_12                                                              Net          -        -       -         -           1         
un28_cry_13_0                                                            CCU2D        CIN      In      0.000     6.429       -         
un28_cry_13_0                                                            CCU2D        COUT     Out     0.143     6.572       -         
un28_cry_14                                                              Net          -        -       -         -           1         
un28_cry_15_0                                                            CCU2D        CIN      In      0.000     6.572       -         
un28_cry_15_0                                                            CCU2D        COUT     Out     0.143     6.715       -         
un28_cry_16                                                              Net          -        -       -         -           1         
un28_cry_17_0                                                            CCU2D        CIN      In      0.000     6.715       -         
un28_cry_17_0                                                            CCU2D        S0       Out     1.757     8.472       -         
un28_cry_17_0_S0                                                         Net          -        -       -         -           5         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO          ORCALUT4     D        In      0.000     8.472       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO          ORCALUT4     Z        Out     1.017     9.488       -         
if_generate_plus\.mult1_un52_sum_cry_5_0_RNO                             Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        A1       In      0.000     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        COUT     Out     1.544     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        CIN      In      0.000     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        S1       Out     1.805     12.838      -         
ampMod\.un14_count_0_12_i                                                Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        B0       In      0.000     12.838      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        COUT     Out     1.544     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        CIN      In      0.000     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        COUT     Out     0.143     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        CIN      In      0.000     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        S1       Out     1.805     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        B0       In      0.000     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        COUT     Out     1.544     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        CIN      In      0.000     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        COUT     Out     0.143     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        CIN      In      0.000     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        S1       Out     1.805     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        B0       In      0.000     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        COUT     Out     1.544     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        CIN      In      0.000     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        COUT     Out     0.143     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        CIN      In      0.000     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        S1       Out     1.805     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        B0       In      0.000     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        COUT     Out     1.544     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        CIN      In      0.000     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        COUT     Out     0.143     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        CIN      In      0.000     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        S1       Out     1.805     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        B0       In      0.000     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        COUT     Out     1.544     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        CIN      In      0.000     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        COUT     Out     0.143     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        CIN      In      0.000     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        S1       Out     1.805     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        B0       In      0.000     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        COUT     Out     1.544     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        CIN      In      0.000     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        COUT     Out     0.143     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        CIN      In      0.000     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        S1       Out     1.805     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        B0       In      0.000     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        COUT     Out     1.544     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        CIN      In      0.000     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        COUT     Out     0.143     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        CIN      In      0.000     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        S1       Out     1.805     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        B0       In      0.000     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        COUT     Out     1.544     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        CIN      In      0.000     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        COUT     Out     0.143     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        CIN      In      0.000     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        S1       Out     1.805     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        B0       In      0.000     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        COUT     Out     1.544     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        CIN      In      0.000     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        COUT     Out     0.143     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        CIN      In      0.000     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        S1       Out     1.805     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        B0       In      0.000     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        COUT     Out     1.544     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        CIN      In      0.000     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        COUT     Out     0.143     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        CIN      In      0.000     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        S1       Out     1.805     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        B0       In      0.000     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        COUT     Out     1.544     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        CIN      In      0.000     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        COUT     Out     0.143     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        CIN      In      0.000     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        S1       Out     1.805     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        B0       In      0.000     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        COUT     Out     1.544     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        CIN      In      0.000     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        COUT     Out     0.143     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        CIN      In      0.000     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        S1       Out     1.805     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        B0       In      0.000     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        COUT     Out     1.544     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_3               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        CIN      In      0.000     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        COUT     Out     0.143     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_5               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        CIN      In      0.000     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        S1       Out     1.805     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          A        In      0.000     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          Z        Out     0.568     58.806      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_i[8]                Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        A0       In      0.000     58.806      -         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        COUT     Out     1.544     60.350      -         
ampMod\.un14_count_0_cry_2                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        CIN      In      0.000     60.350      -         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        COUT     Out     0.143     60.493      -         
ampMod\.un14_count_0_cry_4                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        CIN      In      0.000     60.493      -         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        COUT     Out     0.143     60.636      -         
ampMod\.un14_count_0_cry_6                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        CIN      In      0.000     60.636      -         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        COUT     Out     0.143     60.779      -         
ampMod\.un14_count_0_cry_8                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        CIN      In      0.000     60.779      -         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        COUT     Out     0.143     60.922      -         
ampMod\.un14_count_0_cry_10                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        CIN      In      0.000     60.922      -         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        COUT     Out     0.143     61.064      -         
ampMod\.un14_count_0_cry_12                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        CIN      In      0.000     61.064      -         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        COUT     Out     0.143     61.207      -         
ampMod\.un14_count_0_cry_14                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        CIN      In      0.000     61.207      -         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        COUT     Out     0.143     61.350      -         
ampMod\.un14_count_0_cry_16_cry                                          Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        CIN      In      0.000     61.350      -         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        S0       Out     1.549     62.899      -         
ampMod\.un14_count0                                                      Net          -        -       -         -           1         
ampMod\.un14_count_m                                                     ORCALUT4     B        In      0.000     62.899      -         
ampMod\.un14_count_m                                                     ORCALUT4     Z        Out     0.617     63.516      -         
ampMod\.un14_count                                                       Net          -        -       -         -           1         
onDuty[0]                                                                FD1P3AX      D        In      0.000     63.516      -         
=======================================================================================================================================


Path information for path number 2: 
      Requested Period:                      22.558
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.647

    - Propagation time:                      63.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -40.869

    Number of logic level(s):                63
    Starting point:                          PW_fast[0] / Q
    Ending point:                            onDuty[0] / D
    The start point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
PW_fast[0]                                                               FD1S3AX      Q        Out     1.148     1.148       -         
PW_fast[0]                                                               Net          -        -       -         -           4         
un28_4_cry_2_0                                                           CCU2D        A1       In      0.000     1.148       -         
un28_4_cry_2_0                                                           CCU2D        COUT     Out     1.544     2.692       -         
un28_4_cry_2                                                             Net          -        -       -         -           1         
un28_4_cry_3_0                                                           CCU2D        CIN      In      0.000     2.692       -         
un28_4_cry_3_0                                                           CCU2D        COUT     Out     0.143     2.835       -         
un28_4_cry_4                                                             Net          -        -       -         -           1         
un28_4_cry_5_0                                                           CCU2D        CIN      In      0.000     2.835       -         
un28_4_cry_5_0                                                           CCU2D        COUT     Out     0.143     2.978       -         
un28_4_cry_6                                                             Net          -        -       -         -           1         
un28_4_cry_7_0                                                           CCU2D        CIN      In      0.000     2.978       -         
un28_4_cry_7_0                                                           CCU2D        S0       Out     1.621     4.599       -         
un28_4[7]                                                                Net          -        -       -         -           2         
un28_cry_7_0                                                             CCU2D        B0       In      0.000     4.599       -         
un28_cry_7_0                                                             CCU2D        COUT     Out     1.544     6.143       -         
un28_cry_8                                                               Net          -        -       -         -           1         
un28_cry_9_0                                                             CCU2D        CIN      In      0.000     6.143       -         
un28_cry_9_0                                                             CCU2D        COUT     Out     0.143     6.286       -         
un28_cry_10                                                              Net          -        -       -         -           1         
un28_cry_11_0                                                            CCU2D        CIN      In      0.000     6.286       -         
un28_cry_11_0                                                            CCU2D        COUT     Out     0.143     6.429       -         
un28_cry_12                                                              Net          -        -       -         -           1         
un28_cry_13_0                                                            CCU2D        CIN      In      0.000     6.429       -         
un28_cry_13_0                                                            CCU2D        COUT     Out     0.143     6.572       -         
un28_cry_14                                                              Net          -        -       -         -           1         
un28_cry_15_0                                                            CCU2D        CIN      In      0.000     6.572       -         
un28_cry_15_0                                                            CCU2D        COUT     Out     0.143     6.715       -         
un28_cry_16                                                              Net          -        -       -         -           1         
un28_cry_17_0                                                            CCU2D        CIN      In      0.000     6.715       -         
un28_cry_17_0                                                            CCU2D        S0       Out     1.757     8.472       -         
un28_cry_17_0_S0                                                         Net          -        -       -         -           5         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO          ORCALUT4     D        In      0.000     8.472       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO          ORCALUT4     Z        Out     1.017     9.488       -         
if_generate_plus\.mult1_un52_sum_cry_5_0_RNO                             Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        A1       In      0.000     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        COUT     Out     1.544     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        CIN      In      0.000     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        S1       Out     1.805     12.838      -         
ampMod\.un14_count_0_12_i                                                Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        B0       In      0.000     12.838      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        COUT     Out     1.544     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        CIN      In      0.000     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        COUT     Out     0.143     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        CIN      In      0.000     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        S1       Out     1.805     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        B0       In      0.000     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        COUT     Out     1.544     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        CIN      In      0.000     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        COUT     Out     0.143     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        CIN      In      0.000     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        S1       Out     1.805     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        B0       In      0.000     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        COUT     Out     1.544     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        CIN      In      0.000     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        COUT     Out     0.143     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        CIN      In      0.000     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        S1       Out     1.805     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        B0       In      0.000     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        COUT     Out     1.544     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        CIN      In      0.000     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        COUT     Out     0.143     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        CIN      In      0.000     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        S1       Out     1.805     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        B0       In      0.000     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        COUT     Out     1.544     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        CIN      In      0.000     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        COUT     Out     0.143     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        CIN      In      0.000     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        S1       Out     1.805     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        B0       In      0.000     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        COUT     Out     1.544     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        CIN      In      0.000     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        COUT     Out     0.143     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        CIN      In      0.000     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        S1       Out     1.805     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        B0       In      0.000     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        COUT     Out     1.544     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        CIN      In      0.000     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        COUT     Out     0.143     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        CIN      In      0.000     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        S1       Out     1.805     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        B0       In      0.000     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        COUT     Out     1.544     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        CIN      In      0.000     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        COUT     Out     0.143     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        CIN      In      0.000     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        S1       Out     1.805     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        B0       In      0.000     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        COUT     Out     1.544     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        CIN      In      0.000     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        COUT     Out     0.143     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        CIN      In      0.000     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        S1       Out     1.805     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        B0       In      0.000     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        COUT     Out     1.544     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        CIN      In      0.000     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        COUT     Out     0.143     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        CIN      In      0.000     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        S1       Out     1.805     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        B0       In      0.000     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        COUT     Out     1.544     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        CIN      In      0.000     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        COUT     Out     0.143     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        CIN      In      0.000     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        S1       Out     1.805     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        B0       In      0.000     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        COUT     Out     1.544     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        CIN      In      0.000     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        COUT     Out     0.143     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        CIN      In      0.000     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        S1       Out     1.805     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        B0       In      0.000     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        COUT     Out     1.544     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_3               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        CIN      In      0.000     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        COUT     Out     0.143     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_5               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        CIN      In      0.000     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        S1       Out     1.805     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          A        In      0.000     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          Z        Out     0.568     58.806      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_i[8]                Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        A0       In      0.000     58.806      -         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        COUT     Out     1.544     60.350      -         
ampMod\.un14_count_0_cry_2                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        CIN      In      0.000     60.350      -         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        COUT     Out     0.143     60.493      -         
ampMod\.un14_count_0_cry_4                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        CIN      In      0.000     60.493      -         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        COUT     Out     0.143     60.636      -         
ampMod\.un14_count_0_cry_6                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        CIN      In      0.000     60.636      -         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        COUT     Out     0.143     60.779      -         
ampMod\.un14_count_0_cry_8                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        CIN      In      0.000     60.779      -         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        COUT     Out     0.143     60.922      -         
ampMod\.un14_count_0_cry_10                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        CIN      In      0.000     60.922      -         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        COUT     Out     0.143     61.064      -         
ampMod\.un14_count_0_cry_12                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        CIN      In      0.000     61.064      -         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        COUT     Out     0.143     61.207      -         
ampMod\.un14_count_0_cry_14                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        CIN      In      0.000     61.207      -         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        COUT     Out     0.143     61.350      -         
ampMod\.un14_count_0_cry_16_cry                                          Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        CIN      In      0.000     61.350      -         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        S0       Out     1.549     62.899      -         
ampMod\.un14_count0                                                      Net          -        -       -         -           1         
ampMod\.un14_count_m                                                     ORCALUT4     B        In      0.000     62.899      -         
ampMod\.un14_count_m                                                     ORCALUT4     Z        Out     0.617     63.516      -         
ampMod\.un14_count                                                       Net          -        -       -         -           1         
onDuty[0]                                                                FD1P3AX      D        In      0.000     63.516      -         
=======================================================================================================================================


Path information for path number 3: 
      Requested Period:                      22.558
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.647

    - Propagation time:                      63.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -40.869

    Number of logic level(s):                63
    Starting point:                          PW_fast[0] / Q
    Ending point:                            onDuty[0] / D
    The start point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
PW_fast[0]                                                               FD1S3AX      Q        Out     1.148     1.148       -         
PW_fast[0]                                                               Net          -        -       -         -           4         
un28_4_cry_2_0                                                           CCU2D        A1       In      0.000     1.148       -         
un28_4_cry_2_0                                                           CCU2D        COUT     Out     1.544     2.692       -         
un28_4_cry_2                                                             Net          -        -       -         -           1         
un28_4_cry_3_0                                                           CCU2D        CIN      In      0.000     2.692       -         
un28_4_cry_3_0                                                           CCU2D        COUT     Out     0.143     2.835       -         
un28_4_cry_4                                                             Net          -        -       -         -           1         
un28_4_cry_5_0                                                           CCU2D        CIN      In      0.000     2.835       -         
un28_4_cry_5_0                                                           CCU2D        COUT     Out     0.143     2.978       -         
un28_4_cry_6                                                             Net          -        -       -         -           1         
un28_4_cry_7_0                                                           CCU2D        CIN      In      0.000     2.978       -         
un28_4_cry_7_0                                                           CCU2D        S0       Out     1.621     4.599       -         
un28_4[7]                                                                Net          -        -       -         -           2         
un28_cry_7_0                                                             CCU2D        A0       In      0.000     4.599       -         
un28_cry_7_0                                                             CCU2D        COUT     Out     1.544     6.143       -         
un28_cry_8                                                               Net          -        -       -         -           1         
un28_cry_9_0                                                             CCU2D        CIN      In      0.000     6.143       -         
un28_cry_9_0                                                             CCU2D        COUT     Out     0.143     6.286       -         
un28_cry_10                                                              Net          -        -       -         -           1         
un28_cry_11_0                                                            CCU2D        CIN      In      0.000     6.286       -         
un28_cry_11_0                                                            CCU2D        COUT     Out     0.143     6.429       -         
un28_cry_12                                                              Net          -        -       -         -           1         
un28_cry_13_0                                                            CCU2D        CIN      In      0.000     6.429       -         
un28_cry_13_0                                                            CCU2D        COUT     Out     0.143     6.572       -         
un28_cry_14                                                              Net          -        -       -         -           1         
un28_cry_15_0                                                            CCU2D        CIN      In      0.000     6.572       -         
un28_cry_15_0                                                            CCU2D        COUT     Out     0.143     6.715       -         
un28_cry_16                                                              Net          -        -       -         -           1         
un28_cry_17_0                                                            CCU2D        CIN      In      0.000     6.715       -         
un28_cry_17_0                                                            CCU2D        S0       Out     1.757     8.472       -         
un28_cry_17_0_S0                                                         Net          -        -       -         -           5         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO_1        ORCALUT4     B        In      0.000     8.472       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO_1        ORCALUT4     Z        Out     1.017     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un45_sum_m_a0_0[5]            Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        D1       In      0.000     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        COUT     Out     1.544     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        CIN      In      0.000     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        S1       Out     1.805     12.838      -         
ampMod\.un14_count_0_12_i                                                Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        B0       In      0.000     12.838      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        COUT     Out     1.544     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        CIN      In      0.000     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        COUT     Out     0.143     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        CIN      In      0.000     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        S1       Out     1.805     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        B0       In      0.000     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        COUT     Out     1.544     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        CIN      In      0.000     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        COUT     Out     0.143     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        CIN      In      0.000     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        S1       Out     1.805     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        B0       In      0.000     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        COUT     Out     1.544     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        CIN      In      0.000     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        COUT     Out     0.143     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        CIN      In      0.000     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        S1       Out     1.805     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        B0       In      0.000     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        COUT     Out     1.544     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        CIN      In      0.000     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        COUT     Out     0.143     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        CIN      In      0.000     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        S1       Out     1.805     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        B0       In      0.000     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        COUT     Out     1.544     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        CIN      In      0.000     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        COUT     Out     0.143     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        CIN      In      0.000     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        S1       Out     1.805     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        B0       In      0.000     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        COUT     Out     1.544     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        CIN      In      0.000     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        COUT     Out     0.143     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        CIN      In      0.000     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        S1       Out     1.805     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        B0       In      0.000     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        COUT     Out     1.544     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        CIN      In      0.000     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        COUT     Out     0.143     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        CIN      In      0.000     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        S1       Out     1.805     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        B0       In      0.000     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        COUT     Out     1.544     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        CIN      In      0.000     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        COUT     Out     0.143     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        CIN      In      0.000     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        S1       Out     1.805     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        B0       In      0.000     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        COUT     Out     1.544     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        CIN      In      0.000     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        COUT     Out     0.143     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        CIN      In      0.000     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        S1       Out     1.805     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        B0       In      0.000     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        COUT     Out     1.544     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        CIN      In      0.000     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        COUT     Out     0.143     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        CIN      In      0.000     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        S1       Out     1.805     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        B0       In      0.000     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        COUT     Out     1.544     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        CIN      In      0.000     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        COUT     Out     0.143     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        CIN      In      0.000     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        S1       Out     1.805     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        B0       In      0.000     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        COUT     Out     1.544     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        CIN      In      0.000     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        COUT     Out     0.143     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        CIN      In      0.000     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        S1       Out     1.805     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        B0       In      0.000     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        COUT     Out     1.544     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_3               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        CIN      In      0.000     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        COUT     Out     0.143     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_5               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        CIN      In      0.000     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        S1       Out     1.805     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          A        In      0.000     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          Z        Out     0.568     58.806      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_i[8]                Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        A0       In      0.000     58.806      -         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        COUT     Out     1.544     60.350      -         
ampMod\.un14_count_0_cry_2                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        CIN      In      0.000     60.350      -         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        COUT     Out     0.143     60.493      -         
ampMod\.un14_count_0_cry_4                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        CIN      In      0.000     60.493      -         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        COUT     Out     0.143     60.636      -         
ampMod\.un14_count_0_cry_6                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        CIN      In      0.000     60.636      -         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        COUT     Out     0.143     60.779      -         
ampMod\.un14_count_0_cry_8                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        CIN      In      0.000     60.779      -         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        COUT     Out     0.143     60.922      -         
ampMod\.un14_count_0_cry_10                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        CIN      In      0.000     60.922      -         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        COUT     Out     0.143     61.064      -         
ampMod\.un14_count_0_cry_12                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        CIN      In      0.000     61.064      -         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        COUT     Out     0.143     61.207      -         
ampMod\.un14_count_0_cry_14                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        CIN      In      0.000     61.207      -         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        COUT     Out     0.143     61.350      -         
ampMod\.un14_count_0_cry_16_cry                                          Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        CIN      In      0.000     61.350      -         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        S0       Out     1.549     62.899      -         
ampMod\.un14_count0                                                      Net          -        -       -         -           1         
ampMod\.un14_count_m                                                     ORCALUT4     B        In      0.000     62.899      -         
ampMod\.un14_count_m                                                     ORCALUT4     Z        Out     0.617     63.516      -         
ampMod\.un14_count                                                       Net          -        -       -         -           1         
onDuty[0]                                                                FD1P3AX      D        In      0.000     63.516      -         
=======================================================================================================================================


Path information for path number 4: 
      Requested Period:                      22.558
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.647

    - Propagation time:                      63.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -40.869

    Number of logic level(s):                63
    Starting point:                          PW_fast[0] / Q
    Ending point:                            onDuty[0] / D
    The start point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
PW_fast[0]                                                               FD1S3AX      Q        Out     1.148     1.148       -         
PW_fast[0]                                                               Net          -        -       -         -           4         
un28_4_cry_2_0                                                           CCU2D        A1       In      0.000     1.148       -         
un28_4_cry_2_0                                                           CCU2D        COUT     Out     1.544     2.692       -         
un28_4_cry_2                                                             Net          -        -       -         -           1         
un28_4_cry_3_0                                                           CCU2D        CIN      In      0.000     2.692       -         
un28_4_cry_3_0                                                           CCU2D        COUT     Out     0.143     2.835       -         
un28_4_cry_4                                                             Net          -        -       -         -           1         
un28_4_cry_5_0                                                           CCU2D        CIN      In      0.000     2.835       -         
un28_4_cry_5_0                                                           CCU2D        COUT     Out     0.143     2.978       -         
un28_4_cry_6                                                             Net          -        -       -         -           1         
un28_4_cry_7_0                                                           CCU2D        CIN      In      0.000     2.978       -         
un28_4_cry_7_0                                                           CCU2D        S0       Out     1.621     4.599       -         
un28_4[7]                                                                Net          -        -       -         -           2         
un28_cry_7_0                                                             CCU2D        A0       In      0.000     4.599       -         
un28_cry_7_0                                                             CCU2D        COUT     Out     1.544     6.143       -         
un28_cry_8                                                               Net          -        -       -         -           1         
un28_cry_9_0                                                             CCU2D        CIN      In      0.000     6.143       -         
un28_cry_9_0                                                             CCU2D        COUT     Out     0.143     6.286       -         
un28_cry_10                                                              Net          -        -       -         -           1         
un28_cry_11_0                                                            CCU2D        CIN      In      0.000     6.286       -         
un28_cry_11_0                                                            CCU2D        COUT     Out     0.143     6.429       -         
un28_cry_12                                                              Net          -        -       -         -           1         
un28_cry_13_0                                                            CCU2D        CIN      In      0.000     6.429       -         
un28_cry_13_0                                                            CCU2D        COUT     Out     0.143     6.572       -         
un28_cry_14                                                              Net          -        -       -         -           1         
un28_cry_15_0                                                            CCU2D        CIN      In      0.000     6.572       -         
un28_cry_15_0                                                            CCU2D        COUT     Out     0.143     6.715       -         
un28_cry_16                                                              Net          -        -       -         -           1         
un28_cry_17_0                                                            CCU2D        CIN      In      0.000     6.715       -         
un28_cry_17_0                                                            CCU2D        S0       Out     1.757     8.472       -         
un28_cry_17_0_S0                                                         Net          -        -       -         -           5         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO_0        ORCALUT4     D        In      0.000     8.472       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO_0        ORCALUT4     Z        Out     1.017     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un45_sum_m_0_0[5]             Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        B1       In      0.000     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        COUT     Out     1.544     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        CIN      In      0.000     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        S1       Out     1.805     12.838      -         
ampMod\.un14_count_0_12_i                                                Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        B0       In      0.000     12.838      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        COUT     Out     1.544     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        CIN      In      0.000     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        COUT     Out     0.143     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        CIN      In      0.000     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        S1       Out     1.805     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        B0       In      0.000     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        COUT     Out     1.544     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        CIN      In      0.000     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        COUT     Out     0.143     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        CIN      In      0.000     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        S1       Out     1.805     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        B0       In      0.000     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        COUT     Out     1.544     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        CIN      In      0.000     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        COUT     Out     0.143     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        CIN      In      0.000     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        S1       Out     1.805     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        B0       In      0.000     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        COUT     Out     1.544     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        CIN      In      0.000     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        COUT     Out     0.143     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        CIN      In      0.000     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        S1       Out     1.805     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        B0       In      0.000     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        COUT     Out     1.544     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        CIN      In      0.000     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        COUT     Out     0.143     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        CIN      In      0.000     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        S1       Out     1.805     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        B0       In      0.000     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        COUT     Out     1.544     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        CIN      In      0.000     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        COUT     Out     0.143     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        CIN      In      0.000     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        S1       Out     1.805     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        B0       In      0.000     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        COUT     Out     1.544     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        CIN      In      0.000     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        COUT     Out     0.143     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        CIN      In      0.000     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        S1       Out     1.805     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        B0       In      0.000     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        COUT     Out     1.544     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        CIN      In      0.000     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        COUT     Out     0.143     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        CIN      In      0.000     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        S1       Out     1.805     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        B0       In      0.000     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        COUT     Out     1.544     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        CIN      In      0.000     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        COUT     Out     0.143     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        CIN      In      0.000     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        S1       Out     1.805     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        B0       In      0.000     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        COUT     Out     1.544     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        CIN      In      0.000     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        COUT     Out     0.143     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        CIN      In      0.000     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        S1       Out     1.805     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        B0       In      0.000     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        COUT     Out     1.544     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        CIN      In      0.000     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        COUT     Out     0.143     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        CIN      In      0.000     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        S1       Out     1.805     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        B0       In      0.000     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        COUT     Out     1.544     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        CIN      In      0.000     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        COUT     Out     0.143     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        CIN      In      0.000     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        S1       Out     1.805     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        B0       In      0.000     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        COUT     Out     1.544     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_3               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        CIN      In      0.000     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        COUT     Out     0.143     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_5               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        CIN      In      0.000     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        S1       Out     1.805     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          A        In      0.000     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          Z        Out     0.568     58.806      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_i[8]                Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        A0       In      0.000     58.806      -         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        COUT     Out     1.544     60.350      -         
ampMod\.un14_count_0_cry_2                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        CIN      In      0.000     60.350      -         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        COUT     Out     0.143     60.493      -         
ampMod\.un14_count_0_cry_4                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        CIN      In      0.000     60.493      -         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        COUT     Out     0.143     60.636      -         
ampMod\.un14_count_0_cry_6                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        CIN      In      0.000     60.636      -         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        COUT     Out     0.143     60.779      -         
ampMod\.un14_count_0_cry_8                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        CIN      In      0.000     60.779      -         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        COUT     Out     0.143     60.922      -         
ampMod\.un14_count_0_cry_10                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        CIN      In      0.000     60.922      -         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        COUT     Out     0.143     61.064      -         
ampMod\.un14_count_0_cry_12                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        CIN      In      0.000     61.064      -         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        COUT     Out     0.143     61.207      -         
ampMod\.un14_count_0_cry_14                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        CIN      In      0.000     61.207      -         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        COUT     Out     0.143     61.350      -         
ampMod\.un14_count_0_cry_16_cry                                          Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        CIN      In      0.000     61.350      -         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        S0       Out     1.549     62.899      -         
ampMod\.un14_count0                                                      Net          -        -       -         -           1         
ampMod\.un14_count_m                                                     ORCALUT4     B        In      0.000     62.899      -         
ampMod\.un14_count_m                                                     ORCALUT4     Z        Out     0.617     63.516      -         
ampMod\.un14_count                                                       Net          -        -       -         -           1         
onDuty[0]                                                                FD1P3AX      D        In      0.000     63.516      -         
=======================================================================================================================================


Path information for path number 5: 
      Requested Period:                      22.558
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         22.647

    - Propagation time:                      63.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -40.869

    Number of logic level(s):                63
    Starting point:                          PW_fast[0] / Q
    Ending point:                            onDuty[0] / D
    The start point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK
    The end   point is clocked by            Marquezina|Clock_inferred_clock [rising] on pin CK

Instance / Net                                                                        Pin      Pin               Arrival     No. of    
Name                                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------
PW_fast[0]                                                               FD1S3AX      Q        Out     1.148     1.148       -         
PW_fast[0]                                                               Net          -        -       -         -           4         
un28_4_cry_2_0                                                           CCU2D        A1       In      0.000     1.148       -         
un28_4_cry_2_0                                                           CCU2D        COUT     Out     1.544     2.692       -         
un28_4_cry_2                                                             Net          -        -       -         -           1         
un28_4_cry_3_0                                                           CCU2D        CIN      In      0.000     2.692       -         
un28_4_cry_3_0                                                           CCU2D        COUT     Out     0.143     2.835       -         
un28_4_cry_4                                                             Net          -        -       -         -           1         
un28_4_cry_5_0                                                           CCU2D        CIN      In      0.000     2.835       -         
un28_4_cry_5_0                                                           CCU2D        COUT     Out     0.143     2.978       -         
un28_4_cry_6                                                             Net          -        -       -         -           1         
un28_4_cry_7_0                                                           CCU2D        CIN      In      0.000     2.978       -         
un28_4_cry_7_0                                                           CCU2D        S0       Out     1.621     4.599       -         
un28_4[7]                                                                Net          -        -       -         -           2         
un28_cry_7_0                                                             CCU2D        A0       In      0.000     4.599       -         
un28_cry_7_0                                                             CCU2D        COUT     Out     1.544     6.143       -         
un28_cry_8                                                               Net          -        -       -         -           1         
un28_cry_9_0                                                             CCU2D        CIN      In      0.000     6.143       -         
un28_cry_9_0                                                             CCU2D        COUT     Out     0.143     6.286       -         
un28_cry_10                                                              Net          -        -       -         -           1         
un28_cry_11_0                                                            CCU2D        CIN      In      0.000     6.286       -         
un28_cry_11_0                                                            CCU2D        COUT     Out     0.143     6.429       -         
un28_cry_12                                                              Net          -        -       -         -           1         
un28_cry_13_0                                                            CCU2D        CIN      In      0.000     6.429       -         
un28_cry_13_0                                                            CCU2D        COUT     Out     0.143     6.572       -         
un28_cry_14                                                              Net          -        -       -         -           1         
un28_cry_15_0                                                            CCU2D        CIN      In      0.000     6.572       -         
un28_cry_15_0                                                            CCU2D        COUT     Out     0.143     6.715       -         
un28_cry_16                                                              Net          -        -       -         -           1         
un28_cry_17_0                                                            CCU2D        CIN      In      0.000     6.715       -         
un28_cry_17_0                                                            CCU2D        S0       Out     1.757     8.472       -         
un28_cry_17_0_S0                                                         Net          -        -       -         -           5         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO          ORCALUT4     D        In      0.000     8.472       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0_RNO          ORCALUT4     Z        Out     1.017     9.488       -         
if_generate_plus\.mult1_un52_sum_cry_5_0_RNO                             Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        A1       In      0.000     9.488       -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_5_0              CCU2D        COUT     Out     1.544     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        CIN      In      0.000     11.033      -         
ampMod\.un11_count.if_generate_plus\.mult1_un52_sum_cry_7_0              CCU2D        S1       Out     1.805     12.838      -         
ampMod\.un14_count_0_12_i                                                Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        B1       In      0.000     12.838      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_3_0              CCU2D        COUT     Out     1.544     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        CIN      In      0.000     14.382      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_5_0              CCU2D        COUT     Out     0.143     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        CIN      In      0.000     14.525      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum_cry_7_0              CCU2D        S1       Out     1.805     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un59_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        B0       In      0.000     16.330      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_3_0              CCU2D        COUT     Out     1.544     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        CIN      In      0.000     17.875      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_5_0              CCU2D        COUT     Out     0.143     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        CIN      In      0.000     18.017      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum_cry_7_0              CCU2D        S1       Out     1.805     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un66_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        B0       In      0.000     19.823      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_3_0              CCU2D        COUT     Out     1.544     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        CIN      In      0.000     21.367      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_5_0              CCU2D        COUT     Out     0.143     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        CIN      In      0.000     21.510      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum_cry_7_0              CCU2D        S1       Out     1.805     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un73_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        B0       In      0.000     23.315      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_3_0              CCU2D        COUT     Out     1.544     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        CIN      In      0.000     24.859      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_5_0              CCU2D        COUT     Out     0.143     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        CIN      In      0.000     25.002      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum_cry_7_0              CCU2D        S1       Out     1.805     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un80_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        B0       In      0.000     26.807      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_3_0              CCU2D        COUT     Out     1.544     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        CIN      In      0.000     28.352      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_5_0              CCU2D        COUT     Out     0.143     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        CIN      In      0.000     28.494      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum_cry_7_0              CCU2D        S1       Out     1.805     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un87_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        B0       In      0.000     30.299      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_3_0              CCU2D        COUT     Out     1.544     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_4                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        CIN      In      0.000     31.844      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_5_0              CCU2D        COUT     Out     0.143     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_6                Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        CIN      In      0.000     31.987      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum_cry_7_0              CCU2D        S1       Out     1.805     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un94_sum[8]                   Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        B0       In      0.000     33.792      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_3_0             CCU2D        COUT     Out     1.544     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        CIN      In      0.000     35.336      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_5_0             CCU2D        COUT     Out     0.143     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        CIN      In      0.000     35.479      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum_cry_7_0             CCU2D        S1       Out     1.805     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un101_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        B0       In      0.000     37.284      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_3_0             CCU2D        COUT     Out     1.544     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        CIN      In      0.000     38.828      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_5_0             CCU2D        COUT     Out     0.143     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        CIN      In      0.000     38.971      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum_cry_7_0             CCU2D        S1       Out     1.805     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un108_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        B0       In      0.000     40.776      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_3_0             CCU2D        COUT     Out     1.544     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        CIN      In      0.000     42.321      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_5_0             CCU2D        COUT     Out     0.143     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        CIN      In      0.000     42.464      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum_cry_7_0             CCU2D        S1       Out     1.805     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un115_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        B0       In      0.000     44.269      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_3_0             CCU2D        COUT     Out     1.544     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        CIN      In      0.000     45.813      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_5_0             CCU2D        COUT     Out     0.143     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        CIN      In      0.000     45.956      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum_cry_7_0             CCU2D        S1       Out     1.805     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un122_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        B0       In      0.000     47.761      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_3_0             CCU2D        COUT     Out     1.544     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        CIN      In      0.000     49.305      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_5_0             CCU2D        COUT     Out     0.143     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        CIN      In      0.000     49.448      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum_cry_7_0             CCU2D        S1       Out     1.805     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un129_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        B0       In      0.000     51.253      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_3_0             CCU2D        COUT     Out     1.544     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_4               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        CIN      In      0.000     52.798      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_5_0             CCU2D        COUT     Out     0.143     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_6               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        CIN      In      0.000     52.941      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum_cry_7_0             CCU2D        S1       Out     1.805     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un136_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        B0       In      0.000     54.745      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_2_0             CCU2D        COUT     Out     1.544     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_3               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        CIN      In      0.000     56.290      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_4_0             CCU2D        COUT     Out     0.143     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_5               Net          -        -       -         -           1         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        CIN      In      0.000     56.433      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0             CCU2D        S1       Out     1.805     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum[8]                  Net          -        -       -         -           9         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          A        In      0.000     58.238      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_cry_6_0_RNI3EO8     INV          Z        Out     0.568     58.806      -         
ampMod\.un11_count.if_generate_plus\.mult1_un143_sum_i[8]                Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        A0       In      0.000     58.806      -         
ampMod\.un14_count_0_cry_1_0                                             CCU2D        COUT     Out     1.544     60.350      -         
ampMod\.un14_count_0_cry_2                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        CIN      In      0.000     60.350      -         
ampMod\.un14_count_0_cry_3_0                                             CCU2D        COUT     Out     0.143     60.493      -         
ampMod\.un14_count_0_cry_4                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        CIN      In      0.000     60.493      -         
ampMod\.un14_count_0_cry_5_0                                             CCU2D        COUT     Out     0.143     60.636      -         
ampMod\.un14_count_0_cry_6                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        CIN      In      0.000     60.636      -         
ampMod\.un14_count_0_cry_7_0                                             CCU2D        COUT     Out     0.143     60.779      -         
ampMod\.un14_count_0_cry_8                                               Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        CIN      In      0.000     60.779      -         
ampMod\.un14_count_0_cry_9_0                                             CCU2D        COUT     Out     0.143     60.922      -         
ampMod\.un14_count_0_cry_10                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        CIN      In      0.000     60.922      -         
ampMod\.un14_count_0_cry_11_0                                            CCU2D        COUT     Out     0.143     61.064      -         
ampMod\.un14_count_0_cry_12                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        CIN      In      0.000     61.064      -         
ampMod\.un14_count_0_cry_13_0                                            CCU2D        COUT     Out     0.143     61.207      -         
ampMod\.un14_count_0_cry_14                                              Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        CIN      In      0.000     61.207      -         
ampMod\.un14_count_0_cry_15_0                                            CCU2D        COUT     Out     0.143     61.350      -         
ampMod\.un14_count_0_cry_16_cry                                          Net          -        -       -         -           1         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        CIN      In      0.000     61.350      -         
ampMod\.un14_count_0_cry_16_0                                            CCU2D        S0       Out     1.549     62.899      -         
ampMod\.un14_count0                                                      Net          -        -       -         -           1         
ampMod\.un14_count_m                                                     ORCALUT4     B        In      0.000     62.899      -         
ampMod\.un14_count_m                                                     ORCALUT4     Z        Out     0.617     63.516      -         
ampMod\.un14_count                                                       Net          -        -       -         -           1         
onDuty[0]                                                                FD1P3AX      D        In      0.000     63.516      -         
=======================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 160MB peak: 162MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 274 of 6864 (4%)
PIC Latch:       0
I/O cells:       27


Details:
CCU2D:          209
FD1P3AX:        16
FD1P3AY:        1
FD1P3IX:        20
FD1S3AX:        89
FD1S3AY:        61
FD1S3IX:        87
GSR:            1
IB:             2
INV:            23
OB:             25
ORCALUT4:       194
OSCH:           1
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 34MB peak: 162MB)

Process took 0h:00m:07s realtime, 0h:00m:06s cputime
# Fri Nov 23 03:11:35 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial/impl1" -path "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial"   "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial/impl1/PWM_impl1.edi" "PWM_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to PWM_impl1.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial/impl1" -p "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial"  "PWM_impl1.ngo" "PWM_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'PWM_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="OSCInst0_SEDSTDBY" arg2="OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    731 blocks expanded
Complete the first expansion.
Writing 'PWM_impl1.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "PWM_impl1.ngd" -o "PWM_impl1_map.ncd" -pr "PWM_impl1.prf" -mp "PWM_impl1.mrp" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial/impl1/PWM_impl1_synplify.lpf" -lpf "C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial/PWM.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: PWM_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

19 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    274 out of  7209 (4%)
      PFU registers:          274 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       322 out of  3432 (9%)
      SLICEs as Logic/ROM:    322 out of  3432 (9%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        209 out of  3432 (6%)
   Number of LUT4s:        635 out of  6864 (9%)
      Number used as logic LUTs:        217
      Number used as distributed RAM:     0
      Number used as ripple logic:      418
      Number used as shift registers:     0
   Number of PIO sites used: 27 + 4(JTAG) out of 115 (27%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net Clock_c: 154 loads, 154 rising, 0 falling (Driver: OSCInst0 )
   Number of Clock Enables:  3
     Net waspressed: 10 loads, 10 LSLICEs
     Net lowClk.un1_count_i: 8 loads, 8 LSLICEs
     Net ampMod.un2_count: 1 loads, 1 LSLICEs
   Number of LSRs:  10
     Net lowClk.un2_count1_i: 6 loads, 6 LSLICEs
     Net debouncerPlus.un2_waspressedlto20_RNIGTSQ: 11 loads, 11 LSLICEs
     Net lowClk.un1_count_i: 6 loads, 6 LSLICEs
     Net ampMod.un2_count_i: 6 loads, 6 LSLICEs
     Net lowClk.un2_count2_i: 5 loads, 5 LSLICEs
     Net lowClk.un2_count3_i: 6 loads, 6 LSLICEs
     Net lowClk.un2_count4_i: 6 loads, 6 LSLICEs
     Net lowClk.un2_count5_i: 8 loads, 8 LSLICEs
     Net lowClk.un2_count6_i: 5 loads, 5 LSLICEs
     Net lowClk.un1_count7_i: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net lowClk.un2_count5_i: 16 loads
     Net waspressed: 15 loads
     Net lowClk.un1_count_i: 14 loads
     Net lowClk.un2_count1_i: 14 loads
     Net lowClk.un2_count3_i: 14 loads
     Net lowClk.un2_count4_i: 14 loads
     Net lowClk.un1_count7_i: 13 loads
     Net lowClk.un2_count2_i: 13 loads
     Net lowClk.un2_count6_i: 13 loads
     Net debouncerPlus.un2_waspressedlto20_RNIGTSQ: 11 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 61 MB

Dumping design to file PWM_impl1_map.ncd.

mpartrce -p "PWM_impl1.p2t" -f "PWM_impl1.p3t" -tf "PWM_impl1.pt" "PWM_impl1_map.ncd" "PWM_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "PWM_impl1_map.ncd"
Fri Nov 23 03:11:45 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/asdf1/Documents/DigitalDesign/Proyecto3erParcial/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF PWM_impl1_map.ncd PWM_impl1.dir/5_1.ncd PWM_impl1.prf
Preference file: PWM_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file PWM_impl1_map.ncd.
Design name: Marquezina
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   27+4(JTAG)/336     9% used
                  27+4(JTAG)/115     27% bonded

   SLICE            322/3432          9% used

   OSC                1/1           100% used


Number of Signals: 985
Number of Connections: 1870
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   27 out of 27 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    Clock_c (driver: OSCInst0, clk load #: 154)


The following 3 signals are selected to use the secondary clock routing resources:
    lowClk.un1_count_i (driver: SLICE_316, clk load #: 0, sr load #: 6, ce load #: 8)
    debouncerPlus.un2_waspressedlto20_RNIGTSQ (driver: SLICE_283, clk load #: 0, sr load #: 11, ce load #: 0)
    waspressed (driver: SLICE_280, clk load #: 0, sr load #: 0, ce load #: 10)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 9 secs 

Starting Placer Phase 1.
..................
Placer score = 26201686.
Finished Placer Phase 1.  REAL time: 12 secs 

Starting Placer Phase 2.
.
Placer score =  25780242
Finished Placer Phase 2.  REAL time: 12 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "Clock_c" from OSC on comp "OSCInst0" on site "OSC", clk load = 154
  SECONDARY "lowClk.un1_count_i" from F0 on comp "SLICE_316" on site "R14C18B", clk load = 0, ce load = 8, sr load = 6
  SECONDARY "debouncerPlus.un2_waspressedlto20_RNIGTSQ" from F0 on comp "SLICE_283" on site "R14C20A", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "waspressed" from Q0 on comp "SLICE_280" on site "R21C18D", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   27 + 4(JTAG) out of 336 (9.2%) PIO sites used.
   27 + 4(JTAG) out of 115 (27.0%) bonded PIO sites used.
   Number of PIO comps: 27; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 2 / 28 (  7%)  | 2.5V       | -         |
| 1        | 8 / 29 ( 27%)  | 2.5V       | -         |
| 2        | 17 / 29 ( 58%) | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 11 secs 

Dumping design to file PWM_impl1.dir/5_1.ncd.

0 connections routed; 1870 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 18 secs 

Start NBR router at 03:12:03 11/23/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 03:12:03 11/23/18

Start NBR section for initial routing at 03:12:03 11/23/18
Level 1, iteration 1
7(0.00%) conflicts; 1248(66.74%) untouched conns; 11716670 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.420ns/-11716.671ns; real time: 18 secs 
Level 2, iteration 1
103(0.03%) conflicts; 997(53.32%) untouched conns; 11711754 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.467ns/-11711.754ns; real time: 19 secs 
Level 3, iteration 1
82(0.02%) conflicts; 996(53.26%) untouched conns; 11714597 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.462ns/-11714.598ns; real time: 20 secs 
Level 4, iteration 1
83(0.02%) conflicts; 0(0.00%) untouched conn; 11778184 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.626ns/-11778.184ns; real time: 21 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 03:12:06 11/23/18
Level 4, iteration 1
80(0.02%) conflicts; 0(0.00%) untouched conn; 11768680 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.586ns/-11768.681ns; real time: 21 secs 
Level 4, iteration 2
74(0.02%) conflicts; 0(0.00%) untouched conn; 11769777 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.586ns/-11769.778ns; real time: 22 secs 
Level 4, iteration 3
68(0.02%) conflicts; 0(0.00%) untouched conn; 11794335 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.663ns/-11794.335ns; real time: 22 secs 
Level 4, iteration 4
59(0.02%) conflicts; 0(0.00%) untouched conn; 11794335 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.663ns/-11794.335ns; real time: 23 secs 
Level 4, iteration 5
45(0.01%) conflicts; 0(0.00%) untouched conn; 11801108 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.657ns/-11801.108ns; real time: 23 secs 
Level 4, iteration 6
38(0.01%) conflicts; 0(0.00%) untouched conn; 11801108 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.657ns/-11801.108ns; real time: 23 secs 
Level 4, iteration 7
33(0.01%) conflicts; 0(0.00%) untouched conn; 11800896 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.650ns/-11800.897ns; real time: 24 secs 
Level 4, iteration 8
28(0.01%) conflicts; 0(0.00%) untouched conn; 11800896 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.650ns/-11800.897ns; real time: 24 secs 
Level 4, iteration 9
19(0.01%) conflicts; 0(0.00%) untouched conn; 11810653 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.656ns/-11810.653ns; real time: 25 secs 
Level 4, iteration 10
17(0.00%) conflicts; 0(0.00%) untouched conn; 11810653 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.656ns/-11810.653ns; real time: 25 secs 
Level 4, iteration 11
13(0.00%) conflicts; 0(0.00%) untouched conn; 11872652 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.819ns/-11872.653ns; real time: 25 secs 
Level 4, iteration 12
15(0.00%) conflicts; 0(0.00%) untouched conn; 11872652 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.819ns/-11872.653ns; real time: 25 secs 
Level 4, iteration 13
12(0.00%) conflicts; 0(0.00%) untouched conn; 11878572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.827ns/-11878.572ns; real time: 26 secs 
Level 4, iteration 14
12(0.00%) conflicts; 0(0.00%) untouched conn; 11878572 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.827ns/-11878.572ns; real time: 26 secs 
Level 4, iteration 15
7(0.00%) conflicts; 0(0.00%) untouched conn; 11903059 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.890ns/-11903.060ns; real time: 27 secs 
Level 4, iteration 16
6(0.00%) conflicts; 0(0.00%) untouched conn; 11903059 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.890ns/-11903.060ns; real time: 27 secs 
Level 4, iteration 17
4(0.00%) conflicts; 0(0.00%) untouched conn; 11993900 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11993.901ns; real time: 27 secs 
Level 4, iteration 18
3(0.00%) conflicts; 0(0.00%) untouched conn; 11993900 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11993.901ns; real time: 27 secs 
Level 4, iteration 19
3(0.00%) conflicts; 0(0.00%) untouched conn; 11996180 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.129ns/-11996.180ns; real time: 27 secs 
Level 4, iteration 20
3(0.00%) conflicts; 0(0.00%) untouched conn; 11996180 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.129ns/-11996.180ns; real time: 28 secs 
Level 4, iteration 21
2(0.00%) conflicts; 0(0.00%) untouched conn; 11994487 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.488ns; real time: 28 secs 
Level 4, iteration 22
2(0.00%) conflicts; 0(0.00%) untouched conn; 11994487 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.488ns; real time: 28 secs 
Level 4, iteration 23
1(0.00%) conflict; 0(0.00%) untouched conn; 11994262 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.263ns; real time: 28 secs 
Level 4, iteration 24
1(0.00%) conflict; 0(0.00%) untouched conn; 11994262 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.263ns; real time: 28 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 11994537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.538ns; real time: 28 secs 
Level 4, iteration 26
2(0.00%) conflicts; 0(0.00%) untouched conn; 11994537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.538ns; real time: 28 secs 
Level 4, iteration 27
1(0.00%) conflict; 0(0.00%) untouched conn; 11994537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.538ns; real time: 28 secs 
Level 4, iteration 28
1(0.00%) conflict; 0(0.00%) untouched conn; 11994537 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11994.538ns; real time: 29 secs 
Level 4, iteration 29
0(0.00%) conflict; 0(0.00%) untouched conn; 11995403 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11995.404ns; real time: 29 secs 

Start NBR section for performance tuning (iteration 1) at 03:12:14 11/23/18
Level 4, iteration 1
14(0.00%) conflicts; 0(0.00%) untouched conn; 11817117 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.652ns/-11817.117ns; real time: 29 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 12401541 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -35.404ns/-12401.541ns; real time: 29 secs 

Start NBR section for re-routing at 03:12:14 11/23/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 11995403 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.123ns/-11995.404ns; real time: 29 secs 

Start NBR section for post-routing at 03:12:14 11/23/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 399 (21.34%)
  Estimated worst slack<setup> : -34.123ns
  Timing score<setup> : 138232454
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 29 secs 
Total REAL time: 31 secs 
Completely routed.
End of route.  1870 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 138232454 

Dumping design to file PWM_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -34.123
PAR_SUMMARY::Timing score<setup/<ns>> = 138232.454
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.306
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 29 secs 
Total REAL time to completion: 31 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "PWM_impl1.t2b" -w "PWM_impl1.ncd" -jedec "PWM_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file PWM_impl1.ncd.
Design name: Marquezina
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from PWM_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "PWM_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
