<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_16kx16x64" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 11 20 10:59:48.023" version="5.8" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="fifo_16kx16x64.lpc" type="lpc" modified="2015 11 20 10:59:46.000"/>
		<File name="fifo_16kx16x64.vhd" type="top_level_vhdl" modified="2015 11 20 10:59:46.000"/>
		<File name="fifo_16kx16x64_tmpl.vhd" type="template_vhdl" modified="2015 11 20 10:59:46.000"/>
		<File name="tb_fifo_16kx16x64_tmpl.vhd" type="testbench_vhdl" modified="2015 11 20 10:59:46.000"/>
  </Package>
</DiamondModule>
