# system info spi_spi_slave_to_avalon_mm_master_bridge_0 on 2020.10.09.11:47:38
system_info:
name,value
DEVICE,AGFB014R24A3E3VR0
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for spi_spi_slave_to_avalon_mm_master_bridge_0 on 2020.10.09.11:47:38
files:
filepath,kind,attributes,module,is_top
sim/spi_spi_slave_to_avalon_mm_master_bridge_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,spi_spi_slave_to_avalon_mm_master_bridge_0,true
spi_slave_to_avalon_mm_master_bridge_1911/sim/SPISlaveToAvalonMasterBridge.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/altera_avalon_packets_to_master_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/altera_avalon_st_bytes_to_packets_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/altera_avalon_st_packets_to_bytes_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/channel_adapter_btop_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/channel_adapter_ptob_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/spislave_inst_for_spichain.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/altera_avalon_packets_to_master.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
spi_slave_to_avalon_mm_master_bridge_1911/sim/spiphyslave.v,VERILOG,,SPISlaveToAvalonMasterBridge,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
spi_spi_slave_to_avalon_mm_master_bridge_0.spi_slave_to_avalon_mm_master_bridge_0,SPISlaveToAvalonMasterBridge
