
*** Running vivado
    with args -log tb_top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_top_level.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Sep 25 16:55:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source tb_top_level.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.617 ; gain = 20.840 ; free physical = 1226 ; free virtual = 9930
Command: synth_design -top tb_top_level -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 116101
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1810.270 ; gain = 426.684 ; free physical = 440 ; free virtual = 9144
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_top_level' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:3]
WARNING: [Synth 8-11581] system task call 'finish' not supported [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:45]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:50]
WARNING: [Synth 8-11581] system task call 'dumpfile' not supported [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:56]
WARNING: [Synth 8-11581] system task call 'dumpvars' not supported [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:57]
WARNING: [Synth 8-85] always block has no event control specified [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:15]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'master' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'master' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'arbiter' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/arbiter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arbiter' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/arbiter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_1' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/mux.sv:1]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_1' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/mux.sv:1]
INFO: [Synth 8-6157] synthesizing module 'slave' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/slave.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'slave' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/slave.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux_3' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/mux.sv:19]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_3' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/mux.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tb_top_level' (0#1) [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/tb_top_level.sv:3]
WARNING: [Synth 8-6014] Unused sequential element reg_sel_reg was removed.  [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:50]
WARNING: [Synth 8-7137] Register operation_reg in module master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:48]
WARNING: [Synth 8-7137] Register slave_address_reg in module master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:49]
WARNING: [Synth 8-7137] Register M1_addr_reg in module master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:60]
WARNING: [Synth 8-7137] Register register_data_reg in module master has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:34]
WARNING: [Synth 8-7129] Port slave_address[4] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_address[1] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_address[0] in module slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_M1 in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port start_M2 in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.238 ; gain = 503.652 ; free physical = 339 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1902.082 ; gain = 518.496 ; free physical = 339 ; free virtual = 9044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1910.086 ; gain = 526.500 ; free physical = 339 ; free virtual = 9044
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1918.992 ; gain = 535.406 ; free physical = 328 ; free virtual = 9035
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 256 ; free virtual = 8898
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 235 ; free virtual = 8878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 233 ; free virtual = 8875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dut/data_valid_out_0 with 1st driver pin 'dut/slave0/data_out_valid_reg/Q' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/slave.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dut/data_valid_out_0 with 2nd driver pin 'dut/master1/data_valid_internal_reg/Q' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:35]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dut/data_valid_out_1 with 1st driver pin 'dut/slave1/data_out_valid_reg/Q' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/slave.sv:27]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dut/data_valid_out_1 with 2nd driver pin 'dut/master2/data_valid_internal_reg/Q' [/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.srcs/sources_1/new/master.sv:35]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    11|
|3     |LUT3 |    18|
|4     |LUT5 |     4|
|5     |LUT6 |    26|
|6     |FDRE |    32|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    94|
|2     |  dut        |top      |    93|
|3     |    arb_inst |arbiter  |     4|
|4     |    master1  |master   |    31|
|5     |    master2  |master_0 |    56|
|6     |    slave0   |slave    |     1|
|7     |    slave1   |slave_1  |     1|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.445 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2055.453 ; gain = 671.859 ; free physical = 244 ; free virtual = 8887
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.453 ; gain = 0.000 ; free physical = 583 ; free virtual = 9227
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.129 ; gain = 0.000 ; free physical = 487 ; free virtual = 9144
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6f02ee6a
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 17 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2197.129 ; gain = 817.512 ; free physical = 487 ; free virtual = 9144
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1690.190; main = 1427.963; forked = 438.873
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3137.254; main = 2197.133; forked = 1097.820
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2221.141 ; gain = 0.000 ; free physical = 487 ; free virtual = 9144
INFO: [Common 17-1381] The checkpoint '/home/subi/Desktop/ADS/bus/basic/Bus-Desingn/basic.runs/synth_1/tb_top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file tb_top_level_utilization_synth.rpt -pb tb_top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 25 16:56:04 2024...
