
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v
# synth_design -part xc7z020clg484-3 -top myproject -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top myproject -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 140953 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1509.531 ; gain = 33.895 ; free physical = 245804 ; free virtual = 313549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16711]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:7220]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:7220]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:3339]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:3339]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:24]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:24]
INFO: [Synth 8-6157] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:21804]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_12ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16505]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_12ns_26_2_0_MulnS_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16488]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_12ns_26_2_0_MulnS_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16488]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_12ns_26_2_0' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16505]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16450]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_2_0_MulnS_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16433]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_2_0_MulnS_1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16433]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_2_0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16450]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_13ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16560]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_13ns_26_2_0_MulnS_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16543]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_13ns_26_2_0_MulnS_2' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16543]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_13ns_26_2_0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16560]
INFO: [Synth 8-6155] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:21804]
INFO: [Synth 8-6157] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:25017]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_10ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16395]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_10ns_26_2_0_MulnS_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16378]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_10ns_26_2_0_MulnS_4' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16378]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_10ns_26_2_0' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16395]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_9ns_25_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16670]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_9ns_25_2_0_MulnS_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16653]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_9ns_25_2_0_MulnS_3' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16653]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_9ns_25_2_0' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16670]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_8ns_24_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16615]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_8ns_24_2_0_MulnS_5' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16598]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_8ns_24_2_0_MulnS_5' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16598]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_8ns_24_2_0' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16615]
INFO: [Synth 8-6155] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:25017]
INFO: [Synth 8-6157] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:26697]
INFO: [Synth 8-6155] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:26697]
INFO: [Synth 8-6157] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:15360]
INFO: [Synth 8-6155] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:15360]
INFO: [Synth 8-6157] synthesizing module 'relu_max_ap_fixed_ap_fixed_1_relu1_config5_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:29683]
INFO: [Synth 8-6155] done synthesizing module 'relu_max_ap_fixed_ap_fixed_1_relu1_config5_s' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:29683]
INFO: [Synth 8-6157] synthesizing module 'relu_max_ap_fixed_ap_fixed_1_relu1_config9_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:31623]
INFO: [Synth 8-6155] done synthesizing module 'relu_max_ap_fixed_ap_fixed_1_relu1_config9_s' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:31623]
INFO: [Synth 8-6157] synthesizing module 'relu_max_ap_fixed_ap_fixed_1_relu1_config13_s' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:28703]
INFO: [Synth 8-6155] done synthesizing module 'relu_max_ap_fixed_ap_fixed_1_relu1_config13_s' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:28703]
INFO: [Synth 8-6157] synthesizing module 'normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:28403]
INFO: [Synth 8-6155] done synthesizing module 'normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:28403]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn.v:16711]
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 1
WARNING: [Synth 8-3331] design myproject_mul_16s_9ns_25_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 has unconnected port ap_rst
WARNING: [Synth 8-3331] design myproject_mul_16s_10ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_11ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_8ns_24_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_13ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_12ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 has unconnected port ap_rst
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 has unconnected port ap_rst
WARNING: [Synth 8-3331] design dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1691.297 ; gain = 215.660 ; free physical = 245622 ; free virtual = 313370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1691.297 ; gain = 215.660 ; free physical = 245639 ; free virtual = 313388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.293 ; gain = 223.656 ; free physical = 245639 ; free virtual = 313388
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1861.879 ; gain = 386.242 ; free physical = 246427 ; free virtual = 314178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     28299|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     26224|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|     26443|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      6811|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|     27029|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      6572|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB6 |           1|      8673|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|     28915|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|      7434|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|     24431|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0 |           1|     28782|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      7919|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB2 |           1|      9904|
|14    |myproject__GCB0                                                    |           1|     23746|
|15    |myproject__GCB1                                                    |           1|     17242|
+------+-------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   6 Input     16 Bit       Adders := 426   
	   4 Input     16 Bit       Adders := 238   
	   7 Input     16 Bit       Adders := 21    
	   2 Input     16 Bit       Adders := 378   
	   3 Input     16 Bit       Adders := 161   
	   5 Input     16 Bit       Adders := 74    
	   8 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	              256 Bit    Registers := 2     
	               16 Bit    Registers := 3075  
	               15 Bit    Registers := 40    
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 70    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 394   
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 389   
	                1 Bit    Registers := 69    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 226   
	   4 Input     16 Bit       Adders := 128   
	   7 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 130   
	   3 Input     16 Bit       Adders := 69    
	   5 Input     16 Bit       Adders := 33    
	   8 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1266  
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     16 Bit       Adders := 57    
	   3 Input     16 Bit       Adders := 41    
	   6 Input     16 Bit       Adders := 102   
	   2 Input     16 Bit       Adders := 65    
	   7 Input     16 Bit       Adders := 10    
	   5 Input     16 Bit       Adders := 14    
+---Registers : 
	               16 Bit    Registers := 496   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     16 Bit       Adders := 76    
	   3 Input     16 Bit       Adders := 50    
	   2 Input     16 Bit       Adders := 48    
	   4 Input     16 Bit       Adders := 50    
	   5 Input     16 Bit       Adders := 21    
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 364   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 31    
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 86    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     16 Bit       Adders := 6     
	   2 Input     16 Bit       Adders := 5     
	   4 Input     16 Bit       Adders := 3     
	   6 Input     16 Bit       Adders := 22    
	   7 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 198   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module relu_max_ap_fixed_ap_fixed_1_relu1_config9_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module relu_max_ap_fixed_ap_fixed_1_relu1_config13_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 4     
	               13 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
Module relu_max_ap_fixed_ap_fixed_1_relu1_config5_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 64    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
Module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 31    
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 71    
	               15 Bit    Registers := 26    
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 64    
+---Registers : 
	               16 Bit    Registers := 195   
+---Muxes : 
	   2 Input     16 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 1
DSP Report: Generating DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg, operation Mode is: (A2*(B:0x7d))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg.
DSP Report: register myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg is absorbed into DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg.
DSP Report: operator myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc5))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x13c))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xdc))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x155))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x268))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc6))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc2))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x126))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1bf))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x161))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e6))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x16d))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x136))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x26a))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc6))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xf1))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1a5))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe9))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e4))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x166))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x167))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e5))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x269))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x181))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x118))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x144))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1c5))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x13f))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e7))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xfd))'.
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U516/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xae))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U516/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U516/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U516/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U516/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U516/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U514/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xef))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U514/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U514/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U514/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U514/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U514/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U515/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xdd))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U515/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U515/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U515/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U515/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U515/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U513/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xa2))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U513/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U513/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U513/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U513/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U513/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
WARNING: [Synth 8-3331] design normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0 has unconnected port ap_rst
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 has unconnected port ap_rst
WARNING: [Synth 8-3331] design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 has unconnected port ap_rst
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_28_reg_5843_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_27_reg_5838_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_25_reg_5828_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_24_reg_5823_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_16_reg_5783_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_3_reg_5753_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_2_reg_5748_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_6_reg_5723_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_s_reg_5708_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/tmp_385_reg_5703_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_0_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_4_reg_5713_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_8_reg_5733_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_5_reg_5718_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_1_reg_5743_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_9_reg_5738_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_11_reg_5763_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_12_reg_5768_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_10_reg_5758_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_15_reg_5778_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_18_reg_5793_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_17_reg_5788_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_22_reg_5813_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_20_reg_5803_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_21_reg_5808_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_19_reg_5798_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_26_reg_5833_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_30_reg_5853_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/trunc_ln708_29_reg_5848_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_ce_reg_reg' (FD) to 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_ce_reg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/trunc_ln708_3_reg_397_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/trunc_ln708_2_reg_392_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/trunc_ln708_1_reg_387_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_1_int_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_1_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/trunc_ln_reg_382_reg[14] )
INFO: [Synth 8-3886] merging instance 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_17_int_reg_reg[14]' (FDE) to 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_17_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_1_int_reg_reg[14]' (FDE) to 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_1_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_0_int_reg_reg[13]' (FDE) to 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_0_int_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_6_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_3_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_7_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_16_int_reg_reg[14]' (FDE) to 'grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_16_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_19_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303/ap_return_31_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer12_out_0_V_reg_3746_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_4_int_reg_reg[14]' (FDE) to 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_4_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_3_int_reg_reg[14]' (FDE) to 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_3_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_2_int_reg_reg[14]' (FDE) to 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_2_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_0_int_reg_reg[14]' (FDE) to 'grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_return_0_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer12_out_17_V_reg_3831_reg[14]' (FDE) to 'layer12_out_17_V_reg_3831_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer12_out_1_V_reg_3751_reg[14]' (FDE) to 'layer12_out_1_V_reg_3751_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer12_out_0_V_reg_3746_reg[13]' (FDE) to 'layer12_out_0_V_reg_3746_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer12_out_6_V_reg_3776_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer12_out_3_V_reg_3761_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer12_out_7_V_reg_3781_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer12_out_16_V_reg_3826_reg[14]' (FDE) to 'layer12_out_16_V_reg_3826_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer12_out_19_V_reg_3841_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer12_out_31_V_reg_3901_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_0_V_reg_3906_reg[15] )
INFO: [Synth 8-3886] merging instance 'layer13_out_17_V_reg_3991_reg[14]' (FDE) to 'layer13_out_17_V_reg_3991_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer13_out_16_V_reg_3986_reg[14]' (FDE) to 'layer13_out_16_V_reg_3986_reg[15]'
INFO: [Synth 8-3886] merging instance 'layer13_out_0_V_reg_3906_reg[13]' (FDE) to 'layer13_out_0_V_reg_3906_reg[14]'
INFO: [Synth 8-3886] merging instance 'layer13_out_1_V_reg_3911_reg[14]' (FDE) to 'layer13_out_1_V_reg_3911_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_6_V_reg_3936_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_3_V_reg_3921_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_7_V_reg_3941_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_19_V_reg_4001_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_31_V_reg_4061_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_0_V_read_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_0_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_0_V_read_int_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_1_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_1_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_6_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_3_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_0_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_3_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_3_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_7_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_7_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_19_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter1_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter1_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter2_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter2_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter3_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter3_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter3_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter3_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_6_V_read_7_reg_1208_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_3_V_read_8_reg_1232_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_7_V_read_7_reg_1201_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_19_V_read_6_reg_1095_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_7_V_read_7_reg_1201_pp0_iter1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_19_V_read_6_reg_1095_pp0_iter1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_pp0_iter1_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_19_V_read_6_reg_1095_pp0_iter2_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_pp0_iter2_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_19_V_read_6_reg_1095_pp0_iter3_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_pp0_iter3_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_19_V_read_6_reg_1095_pp0_iter4_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_pp0_iter4_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_pp0_iter5_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/\data_31_V_read32_reg_989_pp0_iter6_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_29_V_reg_4051_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_28_V_reg_4046_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_29_V_reg_4051_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_28_V_reg_4046_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_29_V_reg_4051_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_28_V_reg_4046_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_29_V_reg_4051_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_28_V_reg_4046_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_29_V_reg_4051_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_28_V_reg_4046_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_30_V_reg_4056_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_31_V_reg_4061_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_30_V_reg_4056_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_31_V_reg_4061_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_30_V_reg_4056_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_31_V_reg_4061_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_30_V_reg_4056_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_31_V_reg_4061_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_25_V_reg_4031_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_26_V_reg_4036_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_25_V_reg_4031_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_26_V_reg_4036_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_25_V_reg_4031_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_26_V_reg_4036_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_25_V_reg_4031_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_26_V_reg_4036_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_26_V_reg_4036_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_25_V_reg_4031_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_27_V_reg_4041_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\layer13_out_27_V_reg_4041_reg[12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_29_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_28_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_29_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_28_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_29_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_28_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_29_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_28_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_29_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_28_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_30_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_30_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_30_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_30_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_25_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_26_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_25_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_26_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_25_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_26_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_25_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_26_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_26_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_25_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_27_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_27_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_27_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_27_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_15_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_15_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_18_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_15_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_12_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_13_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_10_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_9_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_2_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_4_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_8_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_11_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_14_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_19_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_18_V_read_int_reg_reg[11]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_19_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_18_V_read_int_reg_reg[12]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_19_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_18_V_read_int_reg_reg[13]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_19_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_18_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_14_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_11_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_10_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_9_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_1_V_read_int_reg_reg[15]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_2_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_6_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_3_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[14]' (FDE) to 'grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_5_V_read_int_reg_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc7))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U263/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xde))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U270/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe7))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U274/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xf1))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U285/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xef))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U272/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x91))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U281/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x164))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U265/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe4))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U279/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xb9))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U264/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x136))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U273/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe1))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U276/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x152))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U266/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x8e))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U271/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xce))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U260/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xb7))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U258/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xf1))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U283/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x189))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U282/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x134))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U267/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xbd))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U262/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x17c))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U280/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x8c))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U278/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xa1))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U259/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0x86))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U275/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xd1))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U277/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xef))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U269/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe9))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U286/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xa9))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U284/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xd7))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U261/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x18a))'.
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U268/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x64b))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U48/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3e7))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U29/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x41f))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U56/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3a1))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U25/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6d7))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U53/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x490))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U42/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3a3))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U26/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x759))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U61/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x32b))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U16/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x372))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U40/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x41e))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U55/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x364))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U52/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x29b))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U31/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0xb89))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U11/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x441))'.
DSP Report: register data_14_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U14/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x5cb))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U10/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4a8))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U33/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x45d))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U45/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x723))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U15/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4b9))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U8/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4b8))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U13/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x370))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U9/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x718))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U21/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x551))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U27/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x340))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U35/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x331))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U46/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x523))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U24/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x644))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U43/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3a8))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U41/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x305))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U49/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x563))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U12/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4e6))'.
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U36/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x2f1))'.
DSP Report: register data_32_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U6/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x29d))'.
DSP Report: register data_33_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U54/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6c3))'.
DSP Report: register data_34_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U32/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4b6))'.
DSP Report: register data_35_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U2/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3e6))'.
DSP Report: register data_36_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U37/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6f0))'.
DSP Report: register data_37_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U5/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x352))'.
DSP Report: register data_38_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U22/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x861))'.
DSP Report: register data_40_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U62/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x5b9))'.
DSP Report: register data_41_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U19/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x45c))'.
DSP Report: register data_43_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U47/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4d9))'.
DSP Report: register data_44_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U23/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x407))'.
DSP Report: register data_45_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U51/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x842))'.
DSP Report: register data_47_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U34/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4e8))'.
DSP Report: register data_48_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U57/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3b3))'.
DSP Report: register data_49_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U39/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6b1))'.
DSP Report: register data_50_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U58/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x4f3))'.
DSP Report: register data_51_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U59/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x446))'.
DSP Report: register data_52_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U20/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x3df))'.
DSP Report: register data_53_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U44/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg, operation Mode is: (A2*(B:0x917))'.
DSP Report: register data_54_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: register myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: operator myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_mul_16s_13ns_26_2_0_U50/myproject_mul_16s_13ns_26_2_0_MulnS_2_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x44f))'.
DSP Report: register data_55_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U18/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x319))'.
DSP Report: register data_56_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U28/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x385))'.
DSP Report: register data_57_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U60/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x2b1))'.
DSP Report: register data_58_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U7/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x62f))'.
DSP Report: register data_59_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U38/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x483))'.
DSP Report: register data_60_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U3/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x635))'.
DSP Report: register data_61_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U30/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x525))'.
DSP Report: register data_62_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U4/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg, operation Mode is: (A2*(B:0x6b6))'.
DSP Report: register data_63_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: register myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
DSP Report: operator myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_mul_16s_12ns_26_2_0_U17/myproject_mul_16s_12ns_26_2_0_MulnS_0_U/p_reg.
WARNING: [Synth 8-3331] design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 has unconnected port ap_rst
WARNING: [Synth 8-3331] design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s has unconnected port ap_rst
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:40 . Memory (MB): peak = 1937.742 ; gain = 462.105 ; free physical = 243709 ; free virtual = 311556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x7d))'  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc5))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x13c))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xdc))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x155))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x268))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc6))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc2))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x126))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1bf))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x161))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e6))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x16d))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x136))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x26a))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc6))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xf1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1a5))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xe9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e4))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x166))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x167))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e5))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x269))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x181))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x118))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x144))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1c5))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x13f))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e7))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xfd))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      | (A2*(B:0xae))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      | (A2*(B:0xef))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      | (A2*(B:0xdd))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      | (A2*(B:0xa2))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xc7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xde))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xf1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xef))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x91))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x164))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe4))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xb9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x136))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x152))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x8e))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xce))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xb7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xf1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x189))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x134))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xbd))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x17c))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x8c))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xa1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x86))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xd1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xef))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xe9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xa9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0xd7))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | (A2*(B:0x18a))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x64b))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3e7))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x41f))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3a1))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6d7))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x490))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3a3))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x759))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x32b))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x372))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x41e))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x364))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x29b))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0xb89))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x441))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x5cb))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4a8))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x45d))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x723))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4b9))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4b8))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x370))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x718))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x551))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x340))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x331))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x523))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x644))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3a8))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x305))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x563))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4e6))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x2f1))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x29d))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6c3))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4b6))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3e6))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6f0))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x352))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x861))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x5b9))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x45c))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4d9))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x407))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x842))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4e8))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3b3))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6b1))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x4f3))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x446))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x3df))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x917))' | 16     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x44f))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x319))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x385))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x2b1))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x62f))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x483))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x635))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x525))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | (A2*(B:0x6b6))' | 16     | 11     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     23583|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     21947|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|     21341|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      5742|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|     22525|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      6421|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB6 |           1|      8772|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|     23895|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|      6543|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|     20773|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0 |           1|     23434|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      7255|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB2 |           1|      9349|
|14    |myproject__GCB0                                                    |           1|     18219|
|15    |myproject__GCB1                                                    |           1|     12981|
+------+-------------------------------------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:01 . Memory (MB): peak = 1937.742 ; gain = 462.105 ; free physical = 243593 ; free virtual = 311441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|     20518|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|     19220|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|     18519|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      4747|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|     19505|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      5402|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB6 |           1|      6527|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|     20716|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|      5322|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|     18208|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0 |           1|     23420|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      7255|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB2 |           1|      9349|
|14    |myproject__GCB0                                                    |           1|     17667|
|15    |myproject__GCB1                                                    |           1|     11592|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:02:10 . Memory (MB): peak = 1955.012 ; gain = 479.375 ; free physical = 243127 ; free virtual = 311004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                      |Replication |Instances |
+------+-------------------------------------------------------------------+------------+----------+
|1     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB0 |           1|      6519|
|2     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB1 |           1|      6710|
|3     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB2 |           1|      6631|
|4     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB3 |           1|      2384|
|5     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB4 |           1|      7140|
|6     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB5 |           1|      2385|
|7     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s__GB6 |           1|      4941|
|8     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB0 |           1|      7301|
|9     |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB1 |           1|      2936|
|10    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2__GB2 |           1|      6796|
|11    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB0 |           1|      9507|
|12    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB1 |           1|      2359|
|13    |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1__GB2 |           1|      3948|
|14    |myproject__GCB0                                                    |           1|      9004|
|15    |myproject__GCB1                                                    |           1|      7211|
+------+-------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_235/ap_ce_reg  is driving 122 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551/ap_ce_reg  is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:21 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242973 ; free virtual = 310878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:22 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242973 ; free virtual = 310879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:53 ; elapsed = 00:02:24 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242929 ; free virtual = 310834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:53 ; elapsed = 00:02:24 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242926 ; free virtual = 310831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:02:25 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242924 ; free virtual = 310829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:02:25 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242930 ; free virtual = 310835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_25_V_read26_reg_9677_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_30_V_read31_reg_9549_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_35_V_read_3_reg_9410_pp0_iter8_reg_reg[10]  | 9      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_34_V_read_3_reg_9434_pp0_iter8_reg_reg[10]  | 9      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_42_V_read_3_reg_9212_pp0_iter10_reg_reg[10] | 11     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_46_V_read_3_reg_9094_pp0_iter11_reg_reg[10] | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_45_V_read_3_reg_9125_pp0_iter11_reg_reg[10] | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_59_V_read_3_reg_8724_pp0_iter14_reg_reg[10] | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_33_V_read_3_reg_9463_pp0_iter7_reg_reg[10]  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_26_V_read27_reg_9652_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_28_V_read_8_reg_9598_pp0_iter7_reg_reg[10]  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_27_V_read28_reg_9625_pp0_iter7_reg_reg[10]  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_23_V_read24_reg_9730_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_22_V_read23_reg_9756_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_20_V_read21_reg_9814_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_15_V_read16_reg_9962_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_31_V_read32_reg_9521_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_38_V_read_3_reg_9328_pp0_iter9_reg_reg[10]  | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_37_V_read_3_reg_9353_pp0_iter9_reg_reg[10]  | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_36_V_read_3_reg_9383_pp0_iter8_reg_reg[10]  | 9      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_61_V_read62_reg_8663_pp0_iter15_reg_reg[10] | 16     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_60_V_read61_reg_8691_pp0_iter14_reg_reg[10] | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_32_V_read_3_reg_9492_pp0_iter7_reg_reg[10]  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_16_V_read17_reg_9935_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_10_V_read11_reg_10105_pp0_iter3_reg_reg[10] | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_9_V_read_8_reg_10136_pp0_iter3_reg_reg[10]  | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_8_V_read_8_reg_10164_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_6_V_read_9_reg_10218_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_5_V_read_9_reg_10245_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_7_V_read_9_reg_10191_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_13_V_read14_reg_10015_pp0_iter3_reg_reg[10] | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_14_V_read15_reg_9987_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_12_V_read13_reg_10045_pp0_iter3_reg_reg[10] | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_11_V_read12_reg_10075_pp0_iter3_reg_reg[10] | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_39_V_read_3_reg_9301_pp0_iter9_reg_reg[10]  | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_40_V_read41_reg_9272_pp0_iter10_reg_reg[10] | 11     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_41_V_read42_reg_9242_pp0_iter10_reg_reg[10] | 11     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_17_V_read18_reg_9904_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_18_V_read_8_reg_9874_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_19_V_read_8_reg_9845_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_63_V_read_3_reg_8620_pp0_iter14_reg_reg[10] | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_62_V_read_3_reg_8645_pp0_iter14_reg_reg[10] | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_43_V_read_3_reg_9184_pp0_iter10_reg_reg[10] | 11     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_44_V_read_3_reg_9154_pp0_iter11_reg_reg[10] | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_48_V_read_3_reg_9040_pp0_iter11_reg_reg[10] | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_21_V_read22_reg_9784_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_24_V_read25_reg_9704_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_47_V_read_3_reg_9066_pp0_iter12_reg_reg[10] | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_49_V_read_3_reg_9012_pp0_iter11_reg_reg[10] | 12     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_29_V_read_8_reg_9573_pp0_iter7_reg_reg[10]  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_50_V_read51_reg_8984_pp0_iter12_reg_reg[10] | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_52_V_read_3_reg_8928_pp0_iter12_reg_reg[10] | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_53_V_read_3_reg_8899_pp0_iter12_reg_reg[10] | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_51_V_read52_reg_8956_pp0_iter12_reg_reg[10] | 13     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_56_V_read_3_reg_8814_pp0_iter13_reg_reg[10] | 14     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_57_V_read_3_reg_8786_pp0_iter13_reg_reg[10] | 14     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_54_V_read_3_reg_8873_pp0_iter13_reg_reg[10] | 14     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_58_V_read_3_reg_8756_pp0_iter14_reg_reg[10] | 15     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/data_55_V_read_3_reg_8844_pp0_iter13_reg_reg[10] | 14     | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_28_V_read_7_reg_4313_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_29_V_read_7_reg_4279_pp0_iter7_reg_reg[10]  | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_31_V_read32_reg_4221_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_26_V_read27_reg_4365_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_27_V_read_8_reg_4342_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_25_V_read26_reg_4391_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_16_V_read17_reg_4650_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_17_V_read_8_reg_4621_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_18_V_read_7_reg_4594_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_15_V_read16_reg_4682_pp0_iter3_reg_reg[10]  | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_19_V_read_7_reg_4567_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_20_V_read21_reg_4539_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_30_V_read31_reg_4250_pp0_iter6_reg_reg[10]  | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_24_V_read25_reg_4421_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_21_V_read22_reg_4512_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_22_V_read23_reg_4483_pp0_iter4_reg_reg[10]  | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_23_V_read24_reg_4451_pp0_iter5_reg_reg[10]  | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_13_V_read14_reg_4745_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_14_V_read15_reg_4714_pp0_iter3_reg_reg[10]  | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_9_V_read_7_reg_4859_pp0_iter2_reg_reg[10]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_10_V_read11_reg_4832_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_5_V_read_8_reg_4969_pp0_iter2_reg_reg[10]   | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_11_V_read12_reg_4808_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/data_12_V_read13_reg_4778_pp0_iter2_reg_reg[10]  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/sub_ln703_538_reg_4048_pp0_iter5_reg_reg[15]     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/sub_ln703_534_reg_4029_pp0_iter4_reg_reg[15]     | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_770_V_reg_3814_pp0_iter5_reg_reg[15]        | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_704_V_reg_3765_pp0_iter5_reg_reg[15]        | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_640_V_reg_3716_pp0_iter5_reg_reg[15]        | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_576_V_reg_3674_pp0_iter5_reg_reg[15]        | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_960_V_reg_3958_pp0_iter6_reg_reg[15]        | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_896_V_reg_3909_pp0_iter6_reg_reg[15]        | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_832_V_reg_3861_pp0_iter5_reg_reg[15]        | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_449_V_reg_3582_pp0_iter4_reg_reg[15]        | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_512_V_reg_3629_pp0_iter4_reg_reg[15]        | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_307_V_reg_3472_pp0_iter2_reg_reg[15]        | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_320_V_reg_3500_pp0_iter3_reg_reg[15]        | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/mult_386_V_reg_3539_pp0_iter4_reg_reg[15]        | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_28_V_read_6_reg_1014_pp0_iter5_reg_reg[10]           | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_29_V_read_6_reg_1006_pp0_iter5_reg_reg[10]           | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_30_V_read31_reg_998_pp0_iter5_reg_reg[10]            | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_31_V_read32_reg_989_pp0_iter6_reg_reg[10]            | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_25_V_read26_reg_1041_pp0_iter4_reg_reg[10]           | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_26_V_read_7_reg_1032_pp0_iter5_reg_reg[10]           | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_27_V_read_7_reg_1023_pp0_iter5_reg_reg[10]           | 6      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_21_V_read22_reg_1077_pp0_iter4_reg_reg[10]           | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_23_V_read24_reg_1059_pp0_iter4_reg_reg[10]           | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_24_V_read25_reg_1050_pp0_iter4_reg_reg[10]           | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_20_V_read21_reg_1086_pp0_iter4_reg_reg[10]           | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_22_V_read23_reg_1068_pp0_iter4_reg_reg[10]           | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_15_V_read16_reg_1129_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_17_V_read_7_reg_1111_pp0_iter3_reg_reg[10]           | 4      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_18_V_read_6_reg_1103_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_19_V_read_6_reg_1095_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_14_V_read15_reg_1138_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_16_V_read_7_reg_1120_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_13_V_read14_reg_1147_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375/data_12_V_read13_reg_1156_pp0_iter2_reg_reg[10]           | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
+------------+---------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  6951|
|2     |DSP48E1 |   125|
|3     |LUT1    |  2165|
|4     |LUT2    |  7789|
|5     |LUT3    | 20656|
|6     |LUT4    | 10586|
|7     |LUT5    |  3169|
|8     |LUT6    |  6410|
|9     |SRL16E  |  1357|
|10    |FDRE    | 29989|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                                                   |Module                                                        |Cells |
+------+---------------------------------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                                        |                                                              | 89197|
|2     |  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 | 17497|
|3     |  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | 18773|
|4     |  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125 |dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s | 37993|
|5     |  grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_375          |dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0          |  4185|
|6     |  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_235 |normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |  3119|
|7     |    myproject_mul_16s_11ns_26_2_0_U16                                      |myproject_mul_16s_11ns_26_2_0_120                             |    27|
|8     |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_237                     |    27|
|9     |    myproject_mul_16s_11ns_26_2_0_U22                                      |myproject_mul_16s_11ns_26_2_0_121                             |    29|
|10    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_236                     |    29|
|11    |    myproject_mul_16s_11ns_26_2_0_U25                                      |myproject_mul_16s_11ns_26_2_0_122                             |    27|
|12    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_235                     |    27|
|13    |    myproject_mul_16s_11ns_26_2_0_U26                                      |myproject_mul_16s_11ns_26_2_0_123                             |    29|
|14    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_234                     |    29|
|15    |    myproject_mul_16s_11ns_26_2_0_U28                                      |myproject_mul_16s_11ns_26_2_0_124                             |    32|
|16    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_233                     |    32|
|17    |    myproject_mul_16s_11ns_26_2_0_U29                                      |myproject_mul_16s_11ns_26_2_0_125                             |    28|
|18    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_232                     |    28|
|19    |    myproject_mul_16s_11ns_26_2_0_U31                                      |myproject_mul_16s_11ns_26_2_0_126                             |    33|
|20    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_231                     |    33|
|21    |    myproject_mul_16s_11ns_26_2_0_U35                                      |myproject_mul_16s_11ns_26_2_0_127                             |    32|
|22    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_230                     |    32|
|23    |    myproject_mul_16s_11ns_26_2_0_U37                                      |myproject_mul_16s_11ns_26_2_0_128                             |    29|
|24    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_229                     |    29|
|25    |    myproject_mul_16s_11ns_26_2_0_U39                                      |myproject_mul_16s_11ns_26_2_0_129                             |    32|
|26    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_228                     |    32|
|27    |    myproject_mul_16s_11ns_26_2_0_U40                                      |myproject_mul_16s_11ns_26_2_0_130                             |    25|
|28    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_227                     |    25|
|29    |    myproject_mul_16s_11ns_26_2_0_U41                                      |myproject_mul_16s_11ns_26_2_0_131                             |    34|
|30    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_226                     |    34|
|31    |    myproject_mul_16s_11ns_26_2_0_U44                                      |myproject_mul_16s_11ns_26_2_0_132                             |    25|
|32    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_225                     |    25|
|33    |    myproject_mul_16s_11ns_26_2_0_U46                                      |myproject_mul_16s_11ns_26_2_0_133                             |    29|
|34    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_224                     |    29|
|35    |    myproject_mul_16s_11ns_26_2_0_U49                                      |myproject_mul_16s_11ns_26_2_0_134                             |    29|
|36    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_223                     |    29|
|37    |    myproject_mul_16s_11ns_26_2_0_U52                                      |myproject_mul_16s_11ns_26_2_0_135                             |    33|
|38    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_222                     |    33|
|39    |    myproject_mul_16s_11ns_26_2_0_U54                                      |myproject_mul_16s_11ns_26_2_0_136                             |    33|
|40    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_221                     |    33|
|41    |    myproject_mul_16s_11ns_26_2_0_U6                                       |myproject_mul_16s_11ns_26_2_0_137                             |    31|
|42    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_220                     |    31|
|43    |    myproject_mul_16s_11ns_26_2_0_U60                                      |myproject_mul_16s_11ns_26_2_0_138                             |    27|
|44    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_219                     |    27|
|45    |    myproject_mul_16s_11ns_26_2_0_U7                                       |myproject_mul_16s_11ns_26_2_0_139                             |    32|
|46    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_218                     |    32|
|47    |    myproject_mul_16s_11ns_26_2_0_U9                                       |myproject_mul_16s_11ns_26_2_0_140                             |    33|
|48    |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_217                     |    33|
|49    |    myproject_mul_16s_12ns_26_2_0_U10                                      |myproject_mul_16s_12ns_26_2_0                                 |    31|
|50    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_216                     |    31|
|51    |    myproject_mul_16s_12ns_26_2_0_U12                                      |myproject_mul_16s_12ns_26_2_0_141                             |    29|
|52    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_215                     |    29|
|53    |    myproject_mul_16s_12ns_26_2_0_U13                                      |myproject_mul_16s_12ns_26_2_0_142                             |    31|
|54    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_214                     |    31|
|55    |    myproject_mul_16s_12ns_26_2_0_U14                                      |myproject_mul_16s_12ns_26_2_0_143                             |    26|
|56    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_213                     |    26|
|57    |    myproject_mul_16s_12ns_26_2_0_U15                                      |myproject_mul_16s_12ns_26_2_0_144                             |    31|
|58    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_212                     |    31|
|59    |    myproject_mul_16s_12ns_26_2_0_U17                                      |myproject_mul_16s_12ns_26_2_0_145                             |    28|
|60    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_211                     |    28|
|61    |    myproject_mul_16s_12ns_26_2_0_U18                                      |myproject_mul_16s_12ns_26_2_0_146                             |    26|
|62    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_210                     |    26|
|63    |    myproject_mul_16s_12ns_26_2_0_U19                                      |myproject_mul_16s_12ns_26_2_0_147                             |    33|
|64    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_209                     |    33|
|65    |    myproject_mul_16s_12ns_26_2_0_U2                                       |myproject_mul_16s_12ns_26_2_0_148                             |    28|
|66    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_208                     |    28|
|67    |    myproject_mul_16s_12ns_26_2_0_U20                                      |myproject_mul_16s_12ns_26_2_0_149                             |    29|
|68    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_207                     |    29|
|69    |    myproject_mul_16s_12ns_26_2_0_U21                                      |myproject_mul_16s_12ns_26_2_0_150                             |    35|
|70    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_206                     |    35|
|71    |    myproject_mul_16s_12ns_26_2_0_U23                                      |myproject_mul_16s_12ns_26_2_0_151                             |    30|
|72    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_205                     |    30|
|73    |    myproject_mul_16s_12ns_26_2_0_U24                                      |myproject_mul_16s_12ns_26_2_0_152                             |    31|
|74    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_204                     |    31|
|75    |    myproject_mul_16s_12ns_26_2_0_U27                                      |myproject_mul_16s_12ns_26_2_0_153                             |    34|
|76    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_203                     |    34|
|77    |    myproject_mul_16s_12ns_26_2_0_U3                                       |myproject_mul_16s_12ns_26_2_0_154                             |    25|
|78    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_202                     |    25|
|79    |    myproject_mul_16s_12ns_26_2_0_U30                                      |myproject_mul_16s_12ns_26_2_0_155                             |    28|
|80    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_201                     |    28|
|81    |    myproject_mul_16s_12ns_26_2_0_U32                                      |myproject_mul_16s_12ns_26_2_0_156                             |    27|
|82    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_200                     |    27|
|83    |    myproject_mul_16s_12ns_26_2_0_U33                                      |myproject_mul_16s_12ns_26_2_0_157                             |    31|
|84    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_199                     |    31|
|85    |    myproject_mul_16s_12ns_26_2_0_U36                                      |myproject_mul_16s_12ns_26_2_0_158                             |    29|
|86    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_198                     |    29|
|87    |    myproject_mul_16s_12ns_26_2_0_U38                                      |myproject_mul_16s_12ns_26_2_0_159                             |    27|
|88    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_197                     |    27|
|89    |    myproject_mul_16s_12ns_26_2_0_U4                                       |myproject_mul_16s_12ns_26_2_0_160                             |    25|
|90    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_196                     |    25|
|91    |    myproject_mul_16s_12ns_26_2_0_U42                                      |myproject_mul_16s_12ns_26_2_0_161                             |    34|
|92    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_195                     |    34|
|93    |    myproject_mul_16s_12ns_26_2_0_U43                                      |myproject_mul_16s_12ns_26_2_0_162                             |    29|
|94    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_194                     |    29|
|95    |    myproject_mul_16s_12ns_26_2_0_U45                                      |myproject_mul_16s_12ns_26_2_0_163                             |    25|
|96    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_193                     |    25|
|97    |    myproject_mul_16s_12ns_26_2_0_U47                                      |myproject_mul_16s_12ns_26_2_0_164                             |    26|
|98    |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_192                     |    26|
|99    |    myproject_mul_16s_12ns_26_2_0_U48                                      |myproject_mul_16s_12ns_26_2_0_165                             |    33|
|100   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_191                     |    33|
|101   |    myproject_mul_16s_12ns_26_2_0_U5                                       |myproject_mul_16s_12ns_26_2_0_166                             |    33|
|102   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_190                     |    33|
|103   |    myproject_mul_16s_12ns_26_2_0_U51                                      |myproject_mul_16s_12ns_26_2_0_167                             |    27|
|104   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_189                     |    27|
|105   |    myproject_mul_16s_12ns_26_2_0_U53                                      |myproject_mul_16s_12ns_26_2_0_168                             |    24|
|106   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_188                     |    24|
|107   |    myproject_mul_16s_12ns_26_2_0_U55                                      |myproject_mul_16s_12ns_26_2_0_169                             |    27|
|108   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_187                     |    27|
|109   |    myproject_mul_16s_12ns_26_2_0_U56                                      |myproject_mul_16s_12ns_26_2_0_170                             |    29|
|110   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_186                     |    29|
|111   |    myproject_mul_16s_12ns_26_2_0_U57                                      |myproject_mul_16s_12ns_26_2_0_171                             |    32|
|112   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_185                     |    32|
|113   |    myproject_mul_16s_12ns_26_2_0_U58                                      |myproject_mul_16s_12ns_26_2_0_172                             |    28|
|114   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_184                     |    28|
|115   |    myproject_mul_16s_12ns_26_2_0_U59                                      |myproject_mul_16s_12ns_26_2_0_173                             |    25|
|116   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_183                     |    25|
|117   |    myproject_mul_16s_12ns_26_2_0_U61                                      |myproject_mul_16s_12ns_26_2_0_174                             |    29|
|118   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0_182                     |    29|
|119   |    myproject_mul_16s_12ns_26_2_0_U8                                       |myproject_mul_16s_12ns_26_2_0_175                             |    29|
|120   |      myproject_mul_16s_12ns_26_2_0_MulnS_0_U                              |myproject_mul_16s_12ns_26_2_0_MulnS_0                         |    29|
|121   |    myproject_mul_16s_13ns_26_2_0_U11                                      |myproject_mul_16s_13ns_26_2_0                                 |    24|
|122   |      myproject_mul_16s_13ns_26_2_0_MulnS_2_U                              |myproject_mul_16s_13ns_26_2_0_MulnS_2_181                     |    24|
|123   |    myproject_mul_16s_13ns_26_2_0_U34                                      |myproject_mul_16s_13ns_26_2_0_176                             |    27|
|124   |      myproject_mul_16s_13ns_26_2_0_MulnS_2_U                              |myproject_mul_16s_13ns_26_2_0_MulnS_2_180                     |    27|
|125   |    myproject_mul_16s_13ns_26_2_0_U50                                      |myproject_mul_16s_13ns_26_2_0_177                             |    30|
|126   |      myproject_mul_16s_13ns_26_2_0_MulnS_2_U                              |myproject_mul_16s_13ns_26_2_0_MulnS_2_179                     |    30|
|127   |    myproject_mul_16s_13ns_26_2_0_U62                                      |myproject_mul_16s_13ns_26_2_0_178                             |    29|
|128   |      myproject_mul_16s_13ns_26_2_0_MulnS_2_U                              |myproject_mul_16s_13ns_26_2_0_MulnS_2                         |    29|
|129   |  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_303 |normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 |  1477|
|130   |    myproject_mul_16s_10ns_26_2_0_U385                                     |myproject_mul_16s_10ns_26_2_0_62                              |    10|
|131   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_119                     |    10|
|132   |    myproject_mul_16s_10ns_26_2_0_U386                                     |myproject_mul_16s_10ns_26_2_0_63                              |    10|
|133   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_118                     |    10|
|134   |    myproject_mul_16s_10ns_26_2_0_U389                                     |myproject_mul_16s_10ns_26_2_0_64                              |    10|
|135   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_117                     |    10|
|136   |    myproject_mul_16s_10ns_26_2_0_U390                                     |myproject_mul_16s_10ns_26_2_0_65                              |    14|
|137   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_116                     |    14|
|138   |    myproject_mul_16s_10ns_26_2_0_U392                                     |myproject_mul_16s_10ns_26_2_0_66                              |     8|
|139   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_115                     |     8|
|140   |    myproject_mul_16s_10ns_26_2_0_U395                                     |myproject_mul_16s_10ns_26_2_0_67                              |     6|
|141   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_114                     |     6|
|142   |    myproject_mul_16s_10ns_26_2_0_U397                                     |myproject_mul_16s_10ns_26_2_0_68                              |     6|
|143   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_113                     |     6|
|144   |    myproject_mul_16s_10ns_26_2_0_U400                                     |myproject_mul_16s_10ns_26_2_0_69                              |    10|
|145   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_112                     |    10|
|146   |    myproject_mul_16s_10ns_26_2_0_U401                                     |myproject_mul_16s_10ns_26_2_0_70                              |     5|
|147   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_111                     |     5|
|148   |    myproject_mul_16s_10ns_26_2_0_U402                                     |myproject_mul_16s_10ns_26_2_0_71                              |     4|
|149   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_110                     |     4|
|150   |    myproject_mul_16s_10ns_26_2_0_U403                                     |myproject_mul_16s_10ns_26_2_0_72                              |    13|
|151   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_109                     |    13|
|152   |    myproject_mul_16s_10ns_26_2_0_U407                                     |myproject_mul_16s_10ns_26_2_0_73                              |    14|
|153   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_108                     |    14|
|154   |    myproject_mul_16s_10ns_26_2_0_U408                                     |myproject_mul_16s_10ns_26_2_0_74                              |     5|
|155   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_107                     |     5|
|156   |    myproject_mul_16s_10ns_26_2_0_U410                                     |myproject_mul_16s_10ns_26_2_0_75                              |     8|
|157   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_106                     |     8|
|158   |    myproject_mul_16s_10ns_26_2_0_U411                                     |myproject_mul_16s_10ns_26_2_0_76                              |     7|
|159   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_105                     |     7|
|160   |    myproject_mul_16s_10ns_26_2_0_U412                                     |myproject_mul_16s_10ns_26_2_0_77                              |     4|
|161   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_104                     |     4|
|162   |    myproject_mul_16s_10ns_26_2_0_U413                                     |myproject_mul_16s_10ns_26_2_0_78                              |    14|
|163   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_103                     |    14|
|164   |    myproject_mul_16s_10ns_26_2_0_U414                                     |myproject_mul_16s_10ns_26_2_0_79                              |    11|
|165   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_102                     |    11|
|166   |    myproject_mul_16s_10ns_26_2_0_U415                                     |myproject_mul_16s_10ns_26_2_0_80                              |    12|
|167   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_101                     |    12|
|168   |    myproject_mul_16s_11ns_26_2_0_U404                                     |myproject_mul_16s_11ns_26_2_0                                 |     7|
|169   |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_100                     |     7|
|170   |    myproject_mul_16s_11ns_26_2_0_U406                                     |myproject_mul_16s_11ns_26_2_0_81                              |     5|
|171   |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1_99                      |     5|
|172   |    myproject_mul_16s_11ns_26_2_0_U409                                     |myproject_mul_16s_11ns_26_2_0_82                              |    13|
|173   |      myproject_mul_16s_11ns_26_2_0_MulnS_1_U                              |myproject_mul_16s_11ns_26_2_0_MulnS_1                         |    13|
|174   |    myproject_mul_16s_8ns_24_2_0_U396                                      |myproject_mul_16s_8ns_24_2_0                                  |    12|
|175   |      myproject_mul_16s_8ns_24_2_0_MulnS_5_U                               |myproject_mul_16s_8ns_24_2_0_MulnS_5                          |    12|
|176   |    myproject_mul_16s_9ns_25_2_0_U387                                      |myproject_mul_16s_9ns_25_2_0_83                               |    10|
|177   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_98                       |    10|
|178   |    myproject_mul_16s_9ns_25_2_0_U388                                      |myproject_mul_16s_9ns_25_2_0_84                               |    10|
|179   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_97                       |    10|
|180   |    myproject_mul_16s_9ns_25_2_0_U391                                      |myproject_mul_16s_9ns_25_2_0_85                               |     6|
|181   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_96                       |     6|
|182   |    myproject_mul_16s_9ns_25_2_0_U393                                      |myproject_mul_16s_9ns_25_2_0_86                               |     8|
|183   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_95                       |     8|
|184   |    myproject_mul_16s_9ns_25_2_0_U394                                      |myproject_mul_16s_9ns_25_2_0_87                               |     3|
|185   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_94                       |     3|
|186   |    myproject_mul_16s_9ns_25_2_0_U398                                      |myproject_mul_16s_9ns_25_2_0_88                               |     8|
|187   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_93                       |     8|
|188   |    myproject_mul_16s_9ns_25_2_0_U399                                      |myproject_mul_16s_9ns_25_2_0_89                               |     3|
|189   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_92                       |     3|
|190   |    myproject_mul_16s_9ns_25_2_0_U405                                      |myproject_mul_16s_9ns_25_2_0_90                               |     9|
|191   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_91                       |     9|
|192   |  grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_339 |normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |  1604|
|193   |    myproject_mul_16s_10ns_26_2_0_U265                                     |myproject_mul_16s_10ns_26_2_0                                 |    28|
|194   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_61                      |    28|
|195   |    myproject_mul_16s_10ns_26_2_0_U266                                     |myproject_mul_16s_10ns_26_2_0_6                               |    33|
|196   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_60                      |    33|
|197   |    myproject_mul_16s_10ns_26_2_0_U267                                     |myproject_mul_16s_10ns_26_2_0_7                               |    31|
|198   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_59                      |    31|
|199   |    myproject_mul_16s_10ns_26_2_0_U268                                     |myproject_mul_16s_10ns_26_2_0_8                               |    34|
|200   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_58                      |    34|
|201   |    myproject_mul_16s_10ns_26_2_0_U273                                     |myproject_mul_16s_10ns_26_2_0_9                               |    34|
|202   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_57                      |    34|
|203   |    myproject_mul_16s_10ns_26_2_0_U280                                     |myproject_mul_16s_10ns_26_2_0_10                              |    31|
|204   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4_56                      |    31|
|205   |    myproject_mul_16s_10ns_26_2_0_U282                                     |myproject_mul_16s_10ns_26_2_0_11                              |    27|
|206   |      myproject_mul_16s_10ns_26_2_0_MulnS_4_U                              |myproject_mul_16s_10ns_26_2_0_MulnS_4                         |    27|
|207   |    myproject_mul_16s_9ns_25_2_0_U258                                      |myproject_mul_16s_9ns_25_2_0_12                               |    23|
|208   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_55                       |    23|
|209   |    myproject_mul_16s_9ns_25_2_0_U259                                      |myproject_mul_16s_9ns_25_2_0_13                               |    31|
|210   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_54                       |    31|
|211   |    myproject_mul_16s_9ns_25_2_0_U260                                      |myproject_mul_16s_9ns_25_2_0_14                               |    34|
|212   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_53                       |    34|
|213   |    myproject_mul_16s_9ns_25_2_0_U261                                      |myproject_mul_16s_9ns_25_2_0_15                               |    26|
|214   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_52                       |    26|
|215   |    myproject_mul_16s_9ns_25_2_0_U262                                      |myproject_mul_16s_9ns_25_2_0_16                               |    30|
|216   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_51                       |    30|
|217   |    myproject_mul_16s_9ns_25_2_0_U263                                      |myproject_mul_16s_9ns_25_2_0_17                               |    28|
|218   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_50                       |    28|
|219   |    myproject_mul_16s_9ns_25_2_0_U264                                      |myproject_mul_16s_9ns_25_2_0_18                               |    33|
|220   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_49                       |    33|
|221   |    myproject_mul_16s_9ns_25_2_0_U269                                      |myproject_mul_16s_9ns_25_2_0_19                               |    24|
|222   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_48                       |    24|
|223   |    myproject_mul_16s_9ns_25_2_0_U270                                      |myproject_mul_16s_9ns_25_2_0_20                               |    33|
|224   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_47                       |    33|
|225   |    myproject_mul_16s_9ns_25_2_0_U271                                      |myproject_mul_16s_9ns_25_2_0_21                               |    29|
|226   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_46                       |    29|
|227   |    myproject_mul_16s_9ns_25_2_0_U272                                      |myproject_mul_16s_9ns_25_2_0_22                               |    30|
|228   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_45                       |    30|
|229   |    myproject_mul_16s_9ns_25_2_0_U274                                      |myproject_mul_16s_9ns_25_2_0_23                               |    26|
|230   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_44                       |    26|
|231   |    myproject_mul_16s_9ns_25_2_0_U275                                      |myproject_mul_16s_9ns_25_2_0_24                               |    28|
|232   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_43                       |    28|
|233   |    myproject_mul_16s_9ns_25_2_0_U276                                      |myproject_mul_16s_9ns_25_2_0_25                               |    26|
|234   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_42                       |    26|
|235   |    myproject_mul_16s_9ns_25_2_0_U277                                      |myproject_mul_16s_9ns_25_2_0_26                               |    26|
|236   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_41                       |    26|
|237   |    myproject_mul_16s_9ns_25_2_0_U278                                      |myproject_mul_16s_9ns_25_2_0_27                               |    29|
|238   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_40                       |    29|
|239   |    myproject_mul_16s_9ns_25_2_0_U279                                      |myproject_mul_16s_9ns_25_2_0_28                               |    25|
|240   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_39                       |    25|
|241   |    myproject_mul_16s_9ns_25_2_0_U281                                      |myproject_mul_16s_9ns_25_2_0_29                               |    28|
|242   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_38                       |    28|
|243   |    myproject_mul_16s_9ns_25_2_0_U283                                      |myproject_mul_16s_9ns_25_2_0_30                               |    29|
|244   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_37                       |    29|
|245   |    myproject_mul_16s_9ns_25_2_0_U284                                      |myproject_mul_16s_9ns_25_2_0_31                               |    26|
|246   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_36                       |    26|
|247   |    myproject_mul_16s_9ns_25_2_0_U285                                      |myproject_mul_16s_9ns_25_2_0_32                               |    28|
|248   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_35                       |    28|
|249   |    myproject_mul_16s_9ns_25_2_0_U286                                      |myproject_mul_16s_9ns_25_2_0_33                               |    24|
|250   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_34                       |    24|
|251   |  grp_normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0_fu_551      |normalize_ap_fixed_ap_fixed_config16_0_0_0_0_0_0_0_0_0_0      |   267|
|252   |    myproject_mul_16s_9ns_25_2_0_U513                                      |myproject_mul_16s_9ns_25_2_0                                  |    11|
|253   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_5                        |    11|
|254   |    myproject_mul_16s_9ns_25_2_0_U514                                      |myproject_mul_16s_9ns_25_2_0_0                                |    10|
|255   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_4                        |    10|
|256   |    myproject_mul_16s_9ns_25_2_0_U515                                      |myproject_mul_16s_9ns_25_2_0_1                                |     7|
|257   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3_3                        |     7|
|258   |    myproject_mul_16s_9ns_25_2_0_U516                                      |myproject_mul_16s_9ns_25_2_0_2                                |    10|
|259   |      myproject_mul_16s_9ns_25_2_0_MulnS_3_U                               |myproject_mul_16s_9ns_25_2_0_MulnS_3                          |    10|
+------+---------------------------------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:02:25 . Memory (MB): peak = 2026.250 ; gain = 550.613 ; free physical = 242949 ; free virtual = 310855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:54 ; elapsed = 00:02:29 . Memory (MB): peak = 2030.156 ; gain = 554.520 ; free physical = 245281 ; free virtual = 313186
Synthesis Optimization Complete : Time (s): cpu = 00:01:54 ; elapsed = 00:02:29 . Memory (MB): peak = 2030.156 ; gain = 554.520 ; free physical = 245287 ; free virtual = 313182
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7076 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2162.789 ; gain = 0.000 ; free physical = 245033 ; free virtual = 312928
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
265 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:44 . Memory (MB): peak = 2162.789 ; gain = 687.250 ; free physical = 245141 ; free virtual = 313037
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2776.977 ; gain = 614.188 ; free physical = 244529 ; free virtual = 312424
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.977 ; gain = 0.000 ; free physical = 244526 ; free virtual = 312422
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2801.988 ; gain = 0.000 ; free physical = 244402 ; free virtual = 312361
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2801.996 ; gain = 25.020 ; free physical = 245471 ; free virtual = 313361
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 2894.516 ; gain = 92.520 ; free physical = 245191 ; free virtual = 313081
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.746 ; gain = 92.230 ; free physical = 245244 ; free virtual = 313135
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2986.750 ; gain = 0.004 ; free physical = 245101 ; free virtual = 312992

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: af6efe14

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 245029 ; free virtual = 312919

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 60f5b043

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244697 ; free virtual = 312593
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 140 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 883792a1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244410 ; free virtual = 312300
INFO: [Opt 31-389] Phase Constant propagation created 572 cells and removed 1206 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 75aa5f00

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244317 ; free virtual = 312255
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 75aa5f00

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244306 ; free virtual = 312244
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ca3388bd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244304 ; free virtual = 312263
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ca3388bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244328 ; free virtual = 312288
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             140  |                                              0  |
|  Constant propagation         |             572  |            1206  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244342 ; free virtual = 312283
Ending Logic Optimization Task | Checksum: ca3388bd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244349 ; free virtual = 312239

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ca3388bd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244348 ; free virtual = 312239

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ca3388bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244344 ; free virtual = 312234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244344 ; free virtual = 312234
Ending Netlist Obfuscation Task | Checksum: ca3388bd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2986.750 ; gain = 0.000 ; free physical = 244350 ; free virtual = 312240
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2986.750 ; gain = 0.004 ; free physical = 244349 ; free virtual = 312239
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ca3388bd
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module myproject ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:02 . Memory (MB): peak = 3258.562 ; gain = 93.516 ; free physical = 243838 ; free virtual = 311728
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.610 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3326.883 ; gain = 161.836 ; free physical = 243761 ; free virtual = 311651
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 3605.945 ; gain = 347.383 ; free physical = 245061 ; free virtual = 312939
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244737 ; free virtual = 312615
Power optimization passes: Time (s): cpu = 00:00:47 ; elapsed = 00:00:15 . Memory (MB): peak = 3605.945 ; gain = 440.898 ; free physical = 244822 ; free virtual = 312700

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244853 ; free virtual = 312732


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design myproject ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 29830
Number of SRLs augmented: 0  newly gated: 0 Total: 1357
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ca3388bd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244836 ; free virtual = 312714
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ca3388bd
Power optimization: Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 3605.945 ; gain = 619.195 ; free physical = 244877 ; free virtual = 312755
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 15227832 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ca3388bd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312722
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: ca3388bd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244831 ; free virtual = 312709
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 117c539c6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244827 ; free virtual = 312705
INFO: [Opt 31-389] Phase Remap created 1 cells and removed 2 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: be0efacf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244775 ; free virtual = 312655
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               1  |               2  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9e0d7edd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244744 ; free virtual = 312623

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244818 ; free virtual = 312697
Ending Netlist Obfuscation Task | Checksum: 9e0d7edd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245046 ; free virtual = 312926
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:30 . Memory (MB): peak = 3605.945 ; gain = 619.195 ; free physical = 245046 ; free virtual = 312926
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245014 ; free virtual = 312900
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 794c01c8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245014 ; free virtual = 312900
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244945 ; free virtual = 312824

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8093d2e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244403 ; free virtual = 312282

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b7564ac6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245198 ; free virtual = 313073

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b7564ac6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245194 ; free virtual = 313070
Phase 1 Placer Initialization | Checksum: b7564ac6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245189 ; free virtual = 313064

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 9e7d2368

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245010 ; free virtual = 312885

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245380 ; free virtual = 313256

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: f33bd11c

Time (s): cpu = 00:02:16 ; elapsed = 00:01:14 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245387 ; free virtual = 313263
Phase 2 Global Placement | Checksum: 195bb16f0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:16 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245282 ; free virtual = 313158

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 195bb16f0

Time (s): cpu = 00:02:21 ; elapsed = 00:01:16 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245239 ; free virtual = 313115

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f806022e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:26 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244752 ; free virtual = 312629

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10338938c

Time (s): cpu = 00:02:43 ; elapsed = 00:01:27 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244744 ; free virtual = 312621

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17f7f0525

Time (s): cpu = 00:02:44 ; elapsed = 00:01:27 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244720 ; free virtual = 312598

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e09fa223

Time (s): cpu = 00:02:53 ; elapsed = 00:01:35 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244509 ; free virtual = 312386

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19ff694e3

Time (s): cpu = 00:02:56 ; elapsed = 00:01:38 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244359 ; free virtual = 312236

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e6fd29c2

Time (s): cpu = 00:02:56 ; elapsed = 00:01:38 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244149 ; free virtual = 312027
Phase 3 Detail Placement | Checksum: 1e6fd29c2

Time (s): cpu = 00:02:57 ; elapsed = 00:01:39 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245092 ; free virtual = 312968

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 188403ffb

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_193/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_125/input1_V_ap_vld_preg_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_229/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net grp_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_235/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 5 candidate nets, 0 success, 0 bufg driver replicated, 5 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 188403ffb

Time (s): cpu = 00:03:22 ; elapsed = 00:01:49 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244963 ; free virtual = 312839
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.154. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e35d0dc1

Time (s): cpu = 00:03:23 ; elapsed = 00:01:49 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244918 ; free virtual = 312794
Phase 4.1 Post Commit Optimization | Checksum: e35d0dc1

Time (s): cpu = 00:03:23 ; elapsed = 00:01:50 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244920 ; free virtual = 312796

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e35d0dc1

Time (s): cpu = 00:03:24 ; elapsed = 00:01:50 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244862 ; free virtual = 312738

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e35d0dc1

Time (s): cpu = 00:03:25 ; elapsed = 00:01:51 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244846 ; free virtual = 312722

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244844 ; free virtual = 312720
Phase 4.4 Final Placement Cleanup | Checksum: 19614bbff

Time (s): cpu = 00:03:25 ; elapsed = 00:01:52 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244833 ; free virtual = 312709
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 19614bbff

Time (s): cpu = 00:03:26 ; elapsed = 00:01:52 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244820 ; free virtual = 312696
Ending Placer Task | Checksum: 14217169a

Time (s): cpu = 00:03:26 ; elapsed = 00:01:52 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312736
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:33 ; elapsed = 00:01:58 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244854 ; free virtual = 312730
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244694 ; free virtual = 312572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244604 ; free virtual = 312511
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244512 ; free virtual = 312508
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244932 ; free virtual = 312808
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244719 ; free virtual = 312597
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 711dd6de ConstDB: 0 ShapeSum: d0f93fbc RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "input1_V[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[185]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[185]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[191]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[191]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V_ap_vld" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V_ap_vld". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[186]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[186]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[187]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[187]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[175]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[175]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[172]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[172]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[174]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[174]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[183]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[183]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[180]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[180]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[181]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[181]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[182]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[182]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[216]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[216]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[217]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[217]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[222]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[222]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[255]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[255]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[247]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[247]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[218]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[218]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[223]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[223]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[253]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[253]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[248]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[248]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[237]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[237]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[219]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[219]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "input1_V[196]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "input1_V[196]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 15467c50b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245721 ; free virtual = 313573
Post Restoration Checksum: NetGraph: d8f1c64c NumContArr: 7b75febf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15467c50b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245700 ; free virtual = 313552

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15467c50b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245622 ; free virtual = 313475

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15467c50b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245617 ; free virtual = 313469
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16c4e262b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245366 ; free virtual = 313220
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.332  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 17cb800d8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:29 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245163 ; free virtual = 313017

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: af88b4ab

Time (s): cpu = 00:01:24 ; elapsed = 00:00:41 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245127 ; free virtual = 312979

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6431
 Number of Nodes with overlaps = 384
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1922b7233

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246272 ; free virtual = 314123
Phase 4 Rip-up And Reroute | Checksum: 1922b7233

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246261 ; free virtual = 314112

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1922b7233

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246257 ; free virtual = 314108

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1922b7233

Time (s): cpu = 00:02:28 ; elapsed = 00:01:11 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246242 ; free virtual = 314093
Phase 5 Delay and Skew Optimization | Checksum: 1922b7233

Time (s): cpu = 00:02:28 ; elapsed = 00:01:12 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246180 ; free virtual = 314031

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c66c218

Time (s): cpu = 00:02:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246046 ; free virtual = 313897
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14c66c218

Time (s): cpu = 00:02:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246044 ; free virtual = 313895
Phase 6 Post Hold Fix | Checksum: 14c66c218

Time (s): cpu = 00:02:33 ; elapsed = 00:01:13 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246025 ; free virtual = 313876

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.1062 %
  Global Horizontal Routing Utilization  = 26.1427 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 21ded2d96

Time (s): cpu = 00:02:34 ; elapsed = 00:01:14 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313814

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21ded2d96

Time (s): cpu = 00:02:34 ; elapsed = 00:01:14 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245918 ; free virtual = 313769

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ced8bbc4

Time (s): cpu = 00:02:38 ; elapsed = 00:01:18 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245632 ; free virtual = 313484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.748  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ced8bbc4

Time (s): cpu = 00:02:39 ; elapsed = 00:01:19 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245597 ; free virtual = 313450
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:39 ; elapsed = 00:01:19 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245664 ; free virtual = 313516

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:47 ; elapsed = 00:01:25 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245664 ; free virtual = 313517
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245655 ; free virtual = 313507
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245537 ; free virtual = 313432
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245284 ; free virtual = 313261
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245307 ; free virtual = 313159
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 244999 ; free virtual = 312851
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 245723 ; free virtual = 313577
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3605.945 ; gain = 0.000 ; free physical = 246179 ; free virtual = 314030
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:42:23 2022...
