Simulator report for Lab4
Fri Nov 10 10:42:50 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ALTSYNCRAM
  6. |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 370 nodes    ;
; Simulation Coverage         ;      72.12 % ;
; Total Number of Transitions ; 22953        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Option                                                                                     ; Setting           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+
; Simulation mode                                                                            ; Functional        ; Timing        ;
; Start time                                                                                 ; 0 ns              ; 0 ns          ;
; End time                                                                                   ; 100 ms            ;               ;
; Simulation results format                                                                  ; CVWF              ;               ;
; Vector input source                                                                        ; main_waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                ; On            ;
; Check outputs                                                                              ; Off               ; Off           ;
; Report simulation coverage                                                                 ; On                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                ; On            ;
; Display missing 1-value coverage report                                                    ; On                ; On            ;
; Display missing 0-value coverage report                                                    ; On                ; On            ;
; Detect setup and hold time violations                                                      ; Off               ; Off           ;
; Detect glitches                                                                            ; Off               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off               ; Off           ;
; Generate Signal Activity File                                                              ; Off               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; On                ; Off           ;
; VCD File for PowerPlay Power Analyzer output destination                                   ; Lab4.vcd          ;               ;
; Group bus channels in simulation results                                                   ; Off               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto              ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+----------------------------------------------------------------------------------------------------------------------------------+
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ALTSYNCRAM ;
+----------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------------------------------+
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.12 % ;
; Total nodes checked                                 ; 370          ;
; Total output ports checked                          ; 373          ;
; Total output ports with complete 1/0-value coverage ; 269          ;
; Total output ports with no 1/0-value coverage       ; 74           ;
; Total output ports with no 1-value coverage         ; 101          ;
; Total output ports with no 0-value coverage         ; 77           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                ; Output Port Name                                                                                                                         ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main_block|ADDRESS_BUS[7]                                                                                                               ; |main_block|ADDRESS_BUS[7]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[6]                                                                                                               ; |main_block|ADDRESS_BUS[6]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[5]                                                                                                               ; |main_block|ADDRESS_BUS[5]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[4]                                                                                                               ; |main_block|ADDRESS_BUS[4]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[3]                                                                                                               ; |main_block|ADDRESS_BUS[3]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[2]                                                                                                               ; |main_block|ADDRESS_BUS[2]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[1]                                                                                                               ; |main_block|ADDRESS_BUS[1]                                                                                                               ; pin_out          ;
; |main_block|ADDRESS_BUS[0]                                                                                                               ; |main_block|ADDRESS_BUS[0]                                                                                                               ; pin_out          ;
; |main_block|gdfx_temp0[7]                                                                                                                ; |main_block|gdfx_temp0[7]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[6]                                                                                                                ; |main_block|gdfx_temp0[6]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[5]                                                                                                                ; |main_block|gdfx_temp0[5]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[4]                                                                                                                ; |main_block|gdfx_temp0[4]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[3]                                                                                                                ; |main_block|gdfx_temp0[3]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[2]                                                                                                                ; |main_block|gdfx_temp0[2]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[1]                                                                                                                ; |main_block|gdfx_temp0[1]                                                                                                                ; out0             ;
; |main_block|gdfx_temp0[0]                                                                                                                ; |main_block|gdfx_temp0[0]                                                                                                                ; out0             ;
; |main_block|clk                                                                                                                          ; |main_block|clk                                                                                                                          ; out              ;
; |main_block|gdfx_temp1[5]                                                                                                                ; |main_block|gdfx_temp1[5]                                                                                                                ; out0             ;
; |main_block|gdfx_temp1[4]                                                                                                                ; |main_block|gdfx_temp1[4]                                                                                                                ; out0             ;
; |main_block|gdfx_temp1[3]                                                                                                                ; |main_block|gdfx_temp1[3]                                                                                                                ; out0             ;
; |main_block|gdfx_temp1[2]                                                                                                                ; |main_block|gdfx_temp1[2]                                                                                                                ; out0             ;
; |main_block|gdfx_temp1[1]                                                                                                                ; |main_block|gdfx_temp1[1]                                                                                                                ; out0             ;
; |main_block|gdfx_temp1[0]                                                                                                                ; |main_block|gdfx_temp1[0]                                                                                                                ; out0             ;
; |main_block|AR[7]                                                                                                                        ; |main_block|AR[7]                                                                                                                        ; pin_out          ;
; |main_block|AR[6]                                                                                                                        ; |main_block|AR[6]                                                                                                                        ; pin_out          ;
; |main_block|AR[5]                                                                                                                        ; |main_block|AR[5]                                                                                                                        ; pin_out          ;
; |main_block|AR[4]                                                                                                                        ; |main_block|AR[4]                                                                                                                        ; pin_out          ;
; |main_block|AR[3]                                                                                                                        ; |main_block|AR[3]                                                                                                                        ; pin_out          ;
; |main_block|AR[2]                                                                                                                        ; |main_block|AR[2]                                                                                                                        ; pin_out          ;
; |main_block|AR[1]                                                                                                                        ; |main_block|AR[1]                                                                                                                        ; pin_out          ;
; |main_block|AR[0]                                                                                                                        ; |main_block|AR[0]                                                                                                                        ; pin_out          ;
; |main_block|CONTROL_BUS[2]                                                                                                               ; |main_block|CONTROL_BUS[2]                                                                                                               ; pin_out          ;
; |main_block|CONTROL_BUS[1]                                                                                                               ; |main_block|CONTROL_BUS[1]                                                                                                               ; pin_out          ;
; |main_block|CONTROL_BUS[0]                                                                                                               ; |main_block|CONTROL_BUS[0]                                                                                                               ; pin_out          ;
; |main_block|DATA_BUS[5]                                                                                                                  ; |main_block|DATA_BUS[5]                                                                                                                  ; pin_out          ;
; |main_block|DATA_BUS[4]                                                                                                                  ; |main_block|DATA_BUS[4]                                                                                                                  ; pin_out          ;
; |main_block|DATA_BUS[3]                                                                                                                  ; |main_block|DATA_BUS[3]                                                                                                                  ; pin_out          ;
; |main_block|DATA_BUS[2]                                                                                                                  ; |main_block|DATA_BUS[2]                                                                                                                  ; pin_out          ;
; |main_block|DATA_BUS[1]                                                                                                                  ; |main_block|DATA_BUS[1]                                                                                                                  ; pin_out          ;
; |main_block|DATA_BUS[0]                                                                                                                  ; |main_block|DATA_BUS[0]                                                                                                                  ; pin_out          ;
; |main_block|DR[5]                                                                                                                        ; |main_block|DR[5]                                                                                                                        ; pin_out          ;
; |main_block|DR[4]                                                                                                                        ; |main_block|DR[4]                                                                                                                        ; pin_out          ;
; |main_block|DR[3]                                                                                                                        ; |main_block|DR[3]                                                                                                                        ; pin_out          ;
; |main_block|DR[2]                                                                                                                        ; |main_block|DR[2]                                                                                                                        ; pin_out          ;
; |main_block|DR[1]                                                                                                                        ; |main_block|DR[1]                                                                                                                        ; pin_out          ;
; |main_block|DR[0]                                                                                                                        ; |main_block|DR[0]                                                                                                                        ; pin_out          ;
; |main_block|IR[1]                                                                                                                        ; |main_block|IR[1]                                                                                                                        ; pin_out          ;
; |main_block|IR[0]                                                                                                                        ; |main_block|IR[0]                                                                                                                        ; pin_out          ;
; |main_block|register_block:inst2|inst11                                                                                                  ; |main_block|register_block:inst2|inst11                                                                                                  ; out0             ;
; |main_block|register_block:inst2|inst15                                                                                                  ; |main_block|register_block:inst2|inst15                                                                                                  ; out0             ;
; |main_block|register_block:inst2|inst16                                                                                                  ; |main_block|register_block:inst2|inst16                                                                                                  ; out0             ;
; |main_block|register_block:inst2|inst17                                                                                                  ; |main_block|register_block:inst2|inst17                                                                                                  ; out0             ;
; |main_block|register_block:inst2|inst18                                                                                                  ; |main_block|register_block:inst2|inst18                                                                                                  ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]               ; |main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]               ; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]               ; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]               ; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]               ; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]               ; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]               ; out0             ;
; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]               ; |main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]               ; out0             ;
; |main_block|command_memory_block:inst14|inst                                                                                             ; |main_block|command_memory_block:inst14|inst                                                                                             ; regout           ;
; |main_block|command_memory_block:inst14|inst3                                                                                            ; |main_block|command_memory_block:inst14|inst3                                                                                            ; out0             ;
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a0       ; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0]             ; portadataout0    ;
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a1       ; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[1]             ; portadataout0    ;
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a2       ; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[2]             ; portadataout0    ;
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a3       ; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[3]             ; portadataout0    ;
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a4       ; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[4]             ; portadataout0    ;
; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|ram_block1a5       ; |main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5]             ; portadataout0    ;
; |main_block|command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; |main_block|command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0] ; out0             ;
; |main_block|command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; |main_block|command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]        ; out0             ;
; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                        ; out              ;
; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                        ; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                        ; out              ;
; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                        ; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                        ; out              ;
; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                        ; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                        ; out              ;
; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                        ; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                        ; out              ;
; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                        ; |main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                        ; out              ;
; |main_block|data_memory_block:inst17|inst3                                                                                               ; |main_block|data_memory_block:inst17|inst3                                                                                               ; regout           ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a1        ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[1]              ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a2        ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[2]              ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a3        ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[3]              ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]    ; |main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]    ; out0             ;
; |main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]           ; |main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]           ; out0             ;
; |main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]           ; |main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]           ; out0             ;
; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                           ; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                           ; out              ;
; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                           ; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                           ; out              ;
; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                           ; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                           ; out              ;
; |main_block|control_block:inst16|inst9                                                                                                   ; |main_block|control_block:inst16|inst9                                                                                                   ; out0             ;
; |main_block|control_block:inst16|inst6                                                                                                   ; |main_block|control_block:inst16|inst6                                                                                                   ; out0             ;
; |main_block|control_block:inst16|inst16                                                                                                  ; |main_block|control_block:inst16|inst16                                                                                                  ; out0             ;
; |main_block|control_block:inst16|inst19                                                                                                  ; |main_block|control_block:inst16|inst19                                                                                                  ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[7]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[7]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[6]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[6]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[5]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[5]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[4]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[4]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[3]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[3]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[2]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[2]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[1]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[1]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp1[0]                                                                                           ; |main_block|control_block:inst16|gdfx_temp1[0]                                                                                           ; out0             ;
; |main_block|control_block:inst16|inst17                                                                                                  ; |main_block|control_block:inst16|inst17                                                                                                  ; out0             ;
; |main_block|control_block:inst16|gdfx_temp0[2]                                                                                           ; |main_block|control_block:inst16|gdfx_temp0[2]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp0[1]                                                                                           ; |main_block|control_block:inst16|gdfx_temp0[1]                                                                                           ; out0             ;
; |main_block|control_block:inst16|gdfx_temp0[0]                                                                                           ; |main_block|control_block:inst16|gdfx_temp0[0]                                                                                           ; out0             ;
; |main_block|control_block:inst16|inst18                                                                                                  ; |main_block|control_block:inst16|inst18                                                                                                  ; out0             ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[3]                                                  ; regout           ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                                                  ; regout           ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[1]                                                  ; regout           ;
; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |main_block|control_block:inst16|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                          ; |main_block|control_block:inst16|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                          ; regout           ;
; |main_block|control_block:inst16|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                          ; |main_block|control_block:inst16|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                          ; regout           ;
; |main_block|control_block:inst16|lpm_bustri2:inst11|tridata[0]~0                                                                         ; |main_block|control_block:inst16|lpm_bustri2:inst11|tridata[0]~0                                                                         ; out0             ;
; |main_block|control_block:inst16|lpm_bustri2:inst11|tridata[1]~1                                                                         ; |main_block|control_block:inst16|lpm_bustri2:inst11|tridata[1]~1                                                                         ; out0             ;
; |main_block|control_block:inst16|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |main_block|control_block:inst16|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |main_block|control_block:inst16|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[7]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[7]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[6]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[6]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[5]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[5]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[4]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[4]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[3]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[3]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[1]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[1]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                               ; |main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                               ; regout           ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[6]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[6]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[1]                                           ; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[1]                                           ; regout           ;
; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[1]                                              ; |main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[1]                                              ; out              ;
; |main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[0]                                              ; |main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[0]                                              ; out              ;
; |main_block|control_block:inst16|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]       ; |main_block|control_block:inst16|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]       ; out0             ;
; |main_block|control_block:inst16|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]              ; |main_block|control_block:inst16|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]              ; out0             ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[7]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[7]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[6]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[6]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[5]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[4]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[3]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[2]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[1]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[0]                                            ; |main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0          ; sumout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0~COUT     ; cout             ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1          ; sumout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1~COUT     ; cout             ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2          ; sumout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2~COUT     ; cout             ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita3          ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita3          ; sumout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_reg_bit1a[2]        ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]                   ; regout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_reg_bit1a[1]        ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]                   ; regout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_reg_bit1a[0]        ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]                   ; regout           ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]               ; out0             ;
; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]               ; |main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]               ; out0             ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]                                               ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                               ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]                                               ; out              ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                  ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32                 ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9                 ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17                ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17                ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~0                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~0                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~1                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~1                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~2                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~2                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~3                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~3                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~4                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~4                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~5                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~5                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~6                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~6                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~7                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~7                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~8                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~8                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~9                  ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~9                  ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~10                 ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~10                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~11                 ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~11                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~12                 ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~12                 ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~13                 ; |main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~13                 ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                         ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main_block|AX[5]                                                                                                                 ; |main_block|AX[5]                                                                                                           ; pin_out          ;
; |main_block|AX[4]                                                                                                                 ; |main_block|AX[4]                                                                                                           ; pin_out          ;
; |main_block|AX[3]                                                                                                                 ; |main_block|AX[3]                                                                                                           ; pin_out          ;
; |main_block|AX[2]                                                                                                                 ; |main_block|AX[2]                                                                                                           ; pin_out          ;
; |main_block|AX[1]                                                                                                                 ; |main_block|AX[1]                                                                                                           ; pin_out          ;
; |main_block|AX[0]                                                                                                                 ; |main_block|AX[0]                                                                                                           ; pin_out          ;
; |main_block|BX[5]                                                                                                                 ; |main_block|BX[5]                                                                                                           ; pin_out          ;
; |main_block|BX[4]                                                                                                                 ; |main_block|BX[4]                                                                                                           ; pin_out          ;
; |main_block|BX[3]                                                                                                                 ; |main_block|BX[3]                                                                                                           ; pin_out          ;
; |main_block|BX[2]                                                                                                                 ; |main_block|BX[2]                                                                                                           ; pin_out          ;
; |main_block|BX[1]                                                                                                                 ; |main_block|BX[1]                                                                                                           ; pin_out          ;
; |main_block|BX[0]                                                                                                                 ; |main_block|BX[0]                                                                                                           ; pin_out          ;
; |main_block|CONTROL_BUS[3]                                                                                                        ; |main_block|CONTROL_BUS[3]                                                                                                  ; pin_out          ;
; |main_block|CX[5]                                                                                                                 ; |main_block|CX[5]                                                                                                           ; pin_out          ;
; |main_block|CX[4]                                                                                                                 ; |main_block|CX[4]                                                                                                           ; pin_out          ;
; |main_block|CX[3]                                                                                                                 ; |main_block|CX[3]                                                                                                           ; pin_out          ;
; |main_block|CX[2]                                                                                                                 ; |main_block|CX[2]                                                                                                           ; pin_out          ;
; |main_block|CX[1]                                                                                                                 ; |main_block|CX[1]                                                                                                           ; pin_out          ;
; |main_block|CX[0]                                                                                                                 ; |main_block|CX[0]                                                                                                           ; pin_out          ;
; |main_block|DX[5]                                                                                                                 ; |main_block|DX[5]                                                                                                           ; pin_out          ;
; |main_block|DX[4]                                                                                                                 ; |main_block|DX[4]                                                                                                           ; pin_out          ;
; |main_block|DX[3]                                                                                                                 ; |main_block|DX[3]                                                                                                           ; pin_out          ;
; |main_block|DX[2]                                                                                                                 ; |main_block|DX[2]                                                                                                           ; pin_out          ;
; |main_block|DX[1]                                                                                                                 ; |main_block|DX[1]                                                                                                           ; pin_out          ;
; |main_block|DX[0]                                                                                                                 ; |main_block|DX[0]                                                                                                           ; pin_out          ;
; |main_block|IR[2]                                                                                                                 ; |main_block|IR[2]                                                                                                           ; pin_out          ;
; |main_block|register_block:inst2|inst12                                                                                           ; |main_block|register_block:inst2|inst12                                                                                     ; out0             ;
; |main_block|register_block:inst2|inst13                                                                                           ; |main_block|register_block:inst2|inst13                                                                                     ; out0             ;
; |main_block|register_block:inst2|inst14                                                                                           ; |main_block|register_block:inst2|inst14                                                                                     ; out0             ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0 ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[0] ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a4 ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[4] ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a5 ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[5] ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                    ; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                    ; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                    ; |main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |main_block|control_block:inst16|gdfx_temp0[3]                                                                                    ; |main_block|control_block:inst16|gdfx_temp0[3]                                                                              ; out0             ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[5]                                     ; regout           ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[4]                                     ; regout           ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                     ; regout           ;
; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[7]                                       ; |main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[7]                                 ; out              ;
; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                                    ; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                              ; regout           ;
; |main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_reg_bit1a[3] ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]      ; regout           ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                        ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]                                  ; out              ;
; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                        ; |main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]                                  ; out              ;
; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29          ; |main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29    ; out0             ;
; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4          ; |main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4    ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                         ; Output Port Name                                                                                                            ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+
; |main_block|AX[5]                                                                                                                 ; |main_block|AX[5]                                                                                                           ; pin_out          ;
; |main_block|AX[4]                                                                                                                 ; |main_block|AX[4]                                                                                                           ; pin_out          ;
; |main_block|AX[3]                                                                                                                 ; |main_block|AX[3]                                                                                                           ; pin_out          ;
; |main_block|AX[2]                                                                                                                 ; |main_block|AX[2]                                                                                                           ; pin_out          ;
; |main_block|AX[1]                                                                                                                 ; |main_block|AX[1]                                                                                                           ; pin_out          ;
; |main_block|AX[0]                                                                                                                 ; |main_block|AX[0]                                                                                                           ; pin_out          ;
; |main_block|BX[5]                                                                                                                 ; |main_block|BX[5]                                                                                                           ; pin_out          ;
; |main_block|BX[4]                                                                                                                 ; |main_block|BX[4]                                                                                                           ; pin_out          ;
; |main_block|BX[3]                                                                                                                 ; |main_block|BX[3]                                                                                                           ; pin_out          ;
; |main_block|BX[2]                                                                                                                 ; |main_block|BX[2]                                                                                                           ; pin_out          ;
; |main_block|BX[1]                                                                                                                 ; |main_block|BX[1]                                                                                                           ; pin_out          ;
; |main_block|BX[0]                                                                                                                 ; |main_block|BX[0]                                                                                                           ; pin_out          ;
; |main_block|CX[5]                                                                                                                 ; |main_block|CX[5]                                                                                                           ; pin_out          ;
; |main_block|CX[4]                                                                                                                 ; |main_block|CX[4]                                                                                                           ; pin_out          ;
; |main_block|CX[3]                                                                                                                 ; |main_block|CX[3]                                                                                                           ; pin_out          ;
; |main_block|CX[2]                                                                                                                 ; |main_block|CX[2]                                                                                                           ; pin_out          ;
; |main_block|CX[1]                                                                                                                 ; |main_block|CX[1]                                                                                                           ; pin_out          ;
; |main_block|CX[0]                                                                                                                 ; |main_block|CX[0]                                                                                                           ; pin_out          ;
; |main_block|DX[5]                                                                                                                 ; |main_block|DX[5]                                                                                                           ; pin_out          ;
; |main_block|DX[4]                                                                                                                 ; |main_block|DX[4]                                                                                                           ; pin_out          ;
; |main_block|DX[3]                                                                                                                 ; |main_block|DX[3]                                                                                                           ; pin_out          ;
; |main_block|DX[2]                                                                                                                 ; |main_block|DX[2]                                                                                                           ; pin_out          ;
; |main_block|DX[1]                                                                                                                 ; |main_block|DX[1]                                                                                                           ; pin_out          ;
; |main_block|DX[0]                                                                                                                 ; |main_block|DX[0]                                                                                                           ; pin_out          ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[4]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[3]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[2]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[1]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[0]                                            ; regout           ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]                                 ; out              ;
; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a0 ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[0] ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a4 ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[4] ; portadataout0    ;
; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|ram_block1a5 ; |main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[5] ; portadataout0    ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[5]                                           ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[5]                                     ; regout           ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[4]                                           ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[4]                                     ; regout           ;
; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                           ; |main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[0]                                     ; regout           ;
; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                       ; |main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[0]                                 ; out              ;
; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                                    ; |main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[2]                              ; regout           ;
; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_reg_bit1a[3] ; |main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]      ; regout           ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Nov 10 10:42:49 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info: Using vector source file "D:/Projects/Quartus/Lab4/main_waveform.vwf"
Warning: Cannot find channels in vector source file for the following output ports - channels are required for VCD file generation for PowerPlay Power Analyzer
    Warning: Output port: "|main_block|gdfx_temp0[7]"
    Warning: Output port: "|main_block|gdfx_temp0[6]"
    Warning: Output port: "|main_block|gdfx_temp0[5]"
    Warning: Output port: "|main_block|gdfx_temp0[4]"
    Warning: Output port: "|main_block|gdfx_temp0[3]"
    Warning: Output port: "|main_block|gdfx_temp0[2]"
    Warning: Output port: "|main_block|gdfx_temp0[1]"
    Warning: Output port: "|main_block|gdfx_temp0[0]"
    Warning: Output port: "|main_block|gdfx_temp1[5]"
    Warning: Output port: "|main_block|gdfx_temp1[4]"
    Warning: Output port: "|main_block|gdfx_temp1[3]"
    Warning: Output port: "|main_block|gdfx_temp1[2]"
    Warning: Output port: "|main_block|gdfx_temp1[1]"
    Warning: Output port: "|main_block|gdfx_temp1[0]"
    Warning: Output port: "|main_block|register_block:inst2|inst11"
    Warning: Output port: "|main_block|register_block:inst2|inst15"
    Warning: Output port: "|main_block|register_block:inst2|inst12"
    Warning: Output port: "|main_block|register_block:inst2|inst16"
    Warning: Output port: "|main_block|register_block:inst2|inst13"
    Warning: Output port: "|main_block|register_block:inst2|inst17"
    Warning: Output port: "|main_block|register_block:inst2|inst14"
    Warning: Output port: "|main_block|register_block:inst2|inst18"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst23|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst26|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst21|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst24|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_dff4:inst20|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode1:inst4|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_decode2:inst6|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|register_block:inst2|lpm_bustri1:inst19|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|command_memory_block:inst14|inst"
    Warning: Output port: "|main_block|command_memory_block:inst14|inst3"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[0]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[1]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[2]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[3]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[4]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_v281:auto_generated|q_a[5]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|data_memory_block:inst17|inst3"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[0]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[1]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[2]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[3]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[4]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_nkc1:auto_generated|q_a[5]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[1]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_compare2:inst4|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|inst9"
    Warning: Output port: "|main_block|control_block:inst16|inst6"
    Warning: Output port: "|main_block|control_block:inst16|inst16"
    Warning: Output port: "|main_block|control_block:inst16|inst19"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[7]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[6]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[5]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[4]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[3]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[2]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[1]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp1[0]"
    Warning: Output port: "|main_block|control_block:inst16|inst17"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp0[3]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp0[2]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp0[1]"
    Warning: Output port: "|main_block|control_block:inst16|gdfx_temp0[0]"
    Warning: Output port: "|main_block|control_block:inst16|inst18"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff4:DATA_REGISTER|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst14|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri5:inst13|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri2:inst11|tridata[0]~0"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri2:inst11|tridata[1]~1"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri2:inst11|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff3:ADDRESS_REGISTER|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri3:inst26|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff2:INSTRUCTION_REGISTER|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri4:inst12|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|aneb_result_wire[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_h8j:auto_generated|data_wire[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[7]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[6]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_dff0:INSTRUCTION_POINTER|lpm_ff:lpm_ff_component|dffs[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0~COMBOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0~COUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita0~SHAREOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1~COMBOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1~COUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita1~SHAREOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2~COMBOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2~COUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita2~SHAREOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita3~COMBOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita3"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita3~COUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|counter_comb_bita3~SHAREOUT"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_vaj:auto_generated|safe_q[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_decode0:inst4|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[7]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[6]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[5]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[4]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[3]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[2]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[1]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_bustri0:inst2|lpm_bustri:lpm_bustri_component|dout[0]"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub1:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~0"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~1"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~2"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~3"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~4"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~5"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~6"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~7"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~8"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~9"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~10"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~11"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~12"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~13"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~14"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~15"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~16"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub2:inst31|lpm_add_sub:lpm_add_sub_component|add_sub_3qh:auto_generated|op_1~17"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~0"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~1"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~2"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~3"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~4"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~5"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~6"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~7"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~8"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~9"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~10"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~11"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~12"
    Warning: Output port: "|main_block|control_block:inst16|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_t7i:auto_generated|op_1~13"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found logic contention at time 70.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 70.0 ns on bus node "|main_block|gdfx_temp1[2]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 140.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 140.0 ns on bus node "|main_block|gdfx_temp1[2]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 140.0 ns on bus node "|main_block|gdfx_temp1[1]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Warning: Found logic contention at time 280.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 280.0 ns on bus node "|main_block|gdfx_temp1[1]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Warning: Found logic contention at time 420.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 420.0 ns on bus node "|main_block|gdfx_temp1[2]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 490.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 490.0 ns on bus node "|main_block|gdfx_temp1[2]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 490.0 ns on bus node "|main_block|gdfx_temp1[1]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Warning: Found logic contention at time 630.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 630.0 ns on bus node "|main_block|gdfx_temp1[1]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Warning: Found logic contention at time 770.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 770.0 ns on bus node "|main_block|gdfx_temp1[2]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 840.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 840.0 ns on bus node "|main_block|gdfx_temp1[2]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[2]" has logic level of 1
Warning: Found logic contention at time 840.0 ns on bus node "|main_block|gdfx_temp1[1]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Warning: Found logic contention at time 980.0 ns on bus node "|main_block|gdfx_temp1[3]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[3]" has logic level of 1
Warning: Found logic contention at time 980.0 ns on bus node "|main_block|gdfx_temp1[1]"
    Info: Node "data_memory_block:inst17|lpm_bustri1:inst5|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 0
    Info: Node "command_memory_block:inst14|lpm_bustri1:inst4|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of Z
    Info: Node "control_block:inst16|lpm_bustri1:inst21|lpm_bustri:lpm_bustri_component|dout[1]" has logic level of 1
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.12 %
Info: Number of transitions in simulation is 22953
Info: Created VCD File D:/Projects/Quartus/Lab4/Lab4.vcd
Info: Quartus II Simulator was successful. 0 errors, 344 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Fri Nov 10 10:42:50 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


