Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE_Program\MyClock\Mux4to1b4_sch.vf" into library work
Parsing module <Mux4to1b4_sch>.
Analyzing Verilog file "E:\ISE_Program\MyClock\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\ISE_Program\MyClock\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\ISE_Program\MyClock\DisplatSync_sch.vf" into library work
Parsing module <D2_4E_HXILINX_DisplatSync_sch>.
Parsing module <DisplatSync_sch>.
Analyzing Verilog file "E:\ISE_Program\MyClock\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\ISE_Program\MyClock\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "E:\ISE_Program\MyClock\My74LS161.v" into library work
Parsing module <My74LS161>.
Analyzing Verilog file "E:\ISE_Program\MyClock\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "E:\ISE_Program\MyClock\clk_100ms.v" into library work
Parsing module <clk_100ms>.
Analyzing Verilog file "E:\ISE_Program\MyClock\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyClock\Top.v" Line 45: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyClock\Top.v" Line 46: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyClock\Top.v" Line 48: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyClock\Top.v" Line 49: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyClock\Top.v" Line 51: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyClock\Top.v" Line 52: Port Co is not connected to this instance

Elaborating module <Top>.

Elaborating module <clk_100ms>.

Elaborating module <clkdiv>.

Elaborating module <My74LS161>.

Elaborating module <disp_num>.

Elaborating module <DisplatSync_sch>.

Elaborating module <Mux4to1>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <INV>.

Elaborating module <Mux4to1b4_sch>.

Elaborating module <D2_4E_HXILINX_DisplatSync_sch>.

Elaborating module <VCC>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "E:\ISE_Program\MyClock\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\ISE_Program\MyClock\Top.v".
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\ISE_Program\MyClock\Top.v" line 45: Output port <Co> of the instance <m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyClock\Top.v" line 46: Output port <Co> of the instance <m1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyClock\Top.v" line 48: Output port <Co> of the instance <m2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyClock\Top.v" line 49: Output port <Co> of the instance <m3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyClock\Top.v" line 51: Output port <Co> of the instance <m4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyClock\Top.v" line 52: Output port <Co> of the instance <m5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clk_100ms>.
    Related source file is "E:\ISE_Program\MyClock\clk_100ms.v".
    Found 1-bit register for signal <clk_100ms>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_2_o_add_2_OUT> created at line 29.
    Found 32-bit comparator greater for signal <cnt[31]_GND_2_o_LessThan_2_o> created at line 28
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_100ms> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\ISE_Program\MyClock\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <My74LS161>.
    Related source file is "E:\ISE_Program\MyClock\My74LS161.v".
    Found 4-bit register for signal <Q>.
    Found 4-bit adder for signal <Q[3]_GND_4_o_add_2_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <My74LS161> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "E:\ISE_Program\MyClock\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <DisplatSync_sch>.
    Related source file is "E:\ISE_Program\MyClock\DisplatSync_sch.vf".
    Set property "HU_SET = XLXI_5_0" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <DisplatSync_sch> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\ISE_Program\MyClock\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <Mux4to1b4_sch>.
    Related source file is "E:\ISE_Program\MyClock\Mux4to1b4_sch.vf".
    Summary:
	no macro.
Unit <Mux4to1b4_sch> synthesized.

Synthesizing Unit <D2_4E_HXILINX_DisplatSync_sch>.
    Related source file is "E:\ISE_Program\MyClock\DisplatSync_sch.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_DisplatSync_sch> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\ISE_Program\MyClock\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 3
 4-bit adder                                           : 6
# Registers                                            : 10
 1-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 6
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SSeg7_Dev.ngc>.
Loading core <SSeg7_Dev> for timing and area information for instance <m7>.

Synthesizing (advanced) Unit <My74LS161>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <My74LS161> synthesized (advanced).

Synthesizing (advanced) Unit <clk_100ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_100ms> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 9
 32-bit up counter                                     : 3
 4-bit up counter                                      : 6
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <Top>, Counter <c1/clkdiv> <m6/XLXI_1/clkdiv> are equivalent, XST will keep only <c1/clkdiv>.
WARNING:Xst:1710 - FF/Latch <m5/Q_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m5/Q_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <m4/Q_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <c1/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <c1/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <DisplatSync_sch> ...

Optimizing unit <Mux4to1> ...

Optimizing unit <Mux4to1b4_sch> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <Top> ...

Optimizing unit <D2_4E_HXILINX_DisplatSync_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 779
#      AND2                        : 45
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 1
#      INV                         : 63
#      LUT1                        : 50
#      LUT2                        : 21
#      LUT3                        : 74
#      LUT4                        : 9
#      LUT5                        : 16
#      LUT6                        : 75
#      MUXCY                       : 57
#      MUXF7                       : 1
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 42
#      VCC                         : 2
#      XORCY                       : 53
# FlipFlops/Latches                : 151
#      FD                          : 92
#      FDC                         : 10
#      FDE                         : 17
#      FDR                         : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             151  out of  202800     0%  
 Number of Slice LUTs:                  308  out of  101400     0%  
    Number used as Logic:               308  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    311
   Number with an unused Flip Flop:     160  out of    311    51%  
   Number with an unused LUT:             3  out of    311     0%  
   Number of fully used LUT-FF pairs:   148  out of    311    47%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  17  out of    400     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 130   |
c0/clk_100ms                       | BUFG                   | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.506ns (Maximum Frequency: 399.082MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.246ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.506ns (frequency: 399.082MHz)
  Total number of paths / destination ports: 3612 / 162
-------------------------------------------------------------------------
Delay:               2.506ns (Levels of Logic = 7)
  Source:            c0/cnt_7 (FF)
  Destination:       c0/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: c0/cnt_7 to c0/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  c0/cnt_7 (c0/cnt_7)
     LUT5:I0->O            1   0.053   0.000  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<0> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<0> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<1> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<2> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O          33   0.204   0.552  c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<5> (c0/Mcompar_cnt[31]_GND_2_o_LessThan_2_o_cy<5>)
     FDR:R                     0.325          c0/cnt_0
    ----------------------------------------
    Total                      2.506ns (1.215ns logic, 1.291ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c0/clk_100ms'
  Clock period: 1.812ns (frequency: 551.876MHz)
  Total number of paths / destination ports: 129 / 38
-------------------------------------------------------------------------
Delay:               1.812ns (Levels of Logic = 1)
  Source:            m0/Q_3 (FF)
  Destination:       m2/Q_0 (FF)
  Source Clock:      c0/clk_100ms rising
  Destination Clock: c0/clk_100ms rising

  Data Path: m0/Q_3 to m2/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.282   0.858  m0/Q_3 (m0/Q_3)
     LUT6:I0->O            4   0.053   0.419  m2/_n0022_inv1 (m2/_n0022_inv)
     FDE:CE                    0.200          m2/Q_0
    ----------------------------------------
    Total                      1.812ns (0.535ns logic, 1.277ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 763 / 15
-------------------------------------------------------------------------
Offset:              7.246ns (Levels of Logic = 9)
  Source:            c1/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: c1/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.282   0.484  c1/clkdiv_17 (c1/clkdiv_17)
     INV:I->O              2   0.393   0.731  m6/XLXI_2/XLXI_3/XLXI_2 (m6/XLXI_2/XLXI_3/XLXN_6)
     AND2:I1->O            4   0.067   0.745  m6/XLXI_2/XLXI_3/XLXI_5 (m6/XLXI_2/XLXI_3/XLXN_58)
     AND2:I1->O            1   0.067   0.725  m6/XLXI_2/XLXI_3/XLXI_14 (m6/XLXI_2/XLXI_3/XLXN_17)
     OR4:I1->O            11   0.067   0.465  m6/XLXI_2/XLXI_3/XLXI_16 (m6/HEX<1>)
     INV:I->O              8   0.393   0.771  m6/XLXI_3/XLXI_2 (m6/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  m6/XLXI_3/AD_18 (m6/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  m6/XLXI_3/XLXI_48 (m6/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.246ns (1.593ns logic, 5.653ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c0/clk_100ms'
  Total number of paths / destination ports: 344 / 7
-------------------------------------------------------------------------
Offset:              5.695ns (Levels of Logic = 7)
  Source:            m2/Q_0 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      c0/clk_100ms rising

  Data Path: m2/Q_0 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.282   0.890  m2/Q_0 (m2/Q_0)
     AND2:I0->O            1   0.053   0.725  m6/XLXI_2/XLXI_3/XLXI_9 (m6/XLXI_2/XLXI_3/XLXN_13)
     OR4:I1->O            12   0.067   0.471  m6/XLXI_2/XLXI_3/XLXI_11 (m6/HEX<0>)
     INV:I->O              6   0.393   0.772  m6/XLXI_3/XLXI_1 (m6/XLXI_3/XLXN_19)
     AND3:I0->O            2   0.053   0.731  m6/XLXI_3/AD_14 (m6/XLXI_3/XLXN_62)
     OR4:I1->O             1   0.067   0.725  m6/XLXI_3/XLXI_52 (m6/XLXI_3/XLXN_74)
     OR2:I1->O             1   0.067   0.399  m6/XLXI_3/XLXI_60 (SEGMENT_1_OBUF)
     OBUF:I->O                 0.000          SEGMENT_1_OBUF (SEGMENT<1>)
    ----------------------------------------
    Total                      5.695ns (0.982ns logic, 4.713ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock c0/clk_100ms
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clk_100ms   |    1.812|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
c0/clk_100ms   |    4.381|         |         |         |
clk            |    2.506|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.77 secs
 
--> 

Total memory usage is 4620040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    7 (   0 filtered)

