#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000017398725070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000017398720060 .scope module, "alu" "alu" 3 16;
 .timescale -9 -10;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "ctrl";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000001739871f160_0 .net *"_ivl_0", 31 0, L_00000173987988f0;  1 drivers
L_00000173987e0088 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001739871f520_0 .net *"_ivl_3", 15 0, L_00000173987e0088;  1 drivers
L_00000173987e00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001739871f840_0 .net/2u *"_ivl_4", 31 0, L_00000173987e00d0;  1 drivers
o000001739873f038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001739871eee0_0 .net "a", 15 0, o000001739873f038;  0 drivers
o000001739873f068 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001739871f5c0_0 .net "b", 15 0, o000001739873f068;  0 drivers
o000001739873f098 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001739871f700_0 .net "ctrl", 2 0, o000001739873f098;  0 drivers
v000001739871eda0_0 .var "result", 15 0;
v000001739871f660_0 .net "zero", 0 0, L_0000017398798990;  1 drivers
E_000001739871d840 .event edge, v000001739871f700_0, v000001739871f5c0_0, v000001739871eee0_0;
L_00000173987988f0 .concat [ 16 16 0 0], v000001739871eda0_0, L_00000173987e0088;
L_0000017398798990 .cmp/eq 32, L_00000173987988f0, L_00000173987e00d0;
S_00000173987201f0 .scope module, "tb_controller" "tb_controller" 4 17;
 .timescale -9 -10;
v0000017398797590_0 .net "aluCtrl", 2 0, L_0000017398797310;  1 drivers
v0000017398798710_0 .net "aluSrc", 1 0, L_00000173987976d0;  1 drivers
v0000017398798a30_0 .var "clk", 0 0;
v0000017398797ef0_0 .var "control", 13 0;
v00000173987979f0_0 .var/i "errors", 31 0;
v0000017398798170_0 .var "expectedControl", 13 0;
v0000017398797f90_0 .net "jump", 1 0, L_0000017398797810;  1 drivers
v00000173987987b0_0 .net "memToReg", 1 0, L_0000017398797270;  1 drivers
v00000173987982b0_0 .net "memWrite", 0 0, L_0000017398798f30;  1 drivers
v0000017398797db0_0 .var "op", 3 0;
v0000017398798d50_0 .net "pcSrc", 0 0, L_00000173987319e0;  1 drivers
v00000173987978b0_0 .net "regDst", 1 0, L_0000017398797950;  1 drivers
v0000017398798c10_0 .net "regWrite", 0 0, L_0000017398798b70;  1 drivers
v0000017398798850_0 .var "reset", 0 0;
v0000017398798ad0 .array "testvectors", 1000 0, 63 0;
v0000017398798e90_0 .var/i "vectornum", 31 0;
v0000017398798530_0 .var "zero", 0 0;
E_000001739871d0c0 .event posedge, v0000017398798a30_0;
E_000001739871d1c0 .event negedge, v0000017398798a30_0;
S_00000173986dea70 .scope module, "uut" "controller" 4 33, 5 18 0, S_00000173987201f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "pcSrc";
    .port_info 5 /OUTPUT 2 "regDst";
    .port_info 6 /OUTPUT 2 "memToReg";
    .port_info 7 /OUTPUT 2 "jump";
    .port_info 8 /OUTPUT 2 "aluSrc";
    .port_info 9 /OUTPUT 3 "aluCtrl";
L_00000173987319e0 .functor AND 1, L_0000017398797e50, v0000017398798530_0, C4<1>, C4<1>;
v0000017398798df0_0 .net "aluCtrl", 2 0, L_0000017398797310;  alias, 1 drivers
v0000017398798670_0 .net "aluSrc", 1 0, L_00000173987976d0;  alias, 1 drivers
v0000017398797090_0 .net "branch", 0 0, L_0000017398797e50;  1 drivers
v00000173987985d0_0 .net "jump", 1 0, L_0000017398797810;  alias, 1 drivers
v0000017398797d10_0 .net "memToReg", 1 0, L_0000017398797270;  alias, 1 drivers
v0000017398797130_0 .net "memWrite", 0 0, L_0000017398798f30;  alias, 1 drivers
v0000017398798210_0 .net "op", 3 0, v0000017398797db0_0;  1 drivers
v00000173987974f0_0 .net "pcSrc", 0 0, L_00000173987319e0;  alias, 1 drivers
v00000173987971d0_0 .net "regDst", 1 0, L_0000017398797950;  alias, 1 drivers
v0000017398798cb0_0 .net "regWrite", 0 0, L_0000017398798b70;  alias, 1 drivers
v0000017398797c70_0 .net "zero", 0 0, v0000017398798530_0;  1 drivers
S_00000173986dec00 .scope module, "mainDecoder" "maindec" 5 28, 6 17 0, S_00000173986dea70;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "op";
    .port_info 1 /OUTPUT 1 "regWrite";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 2 "regDst";
    .port_info 5 /OUTPUT 2 "memToReg";
    .port_info 6 /OUTPUT 2 "jump";
    .port_info 7 /OUTPUT 2 "aluSrc";
    .port_info 8 /OUTPUT 3 "aluCtrl";
v000001739871ef80_0 .net *"_ivl_10", 13 0, v000001739871f8e0_0;  1 drivers
v000001739871f7a0_0 .net "aluCtrl", 2 0, L_0000017398797310;  alias, 1 drivers
v000001739871ee40_0 .net "aluSrc", 1 0, L_00000173987976d0;  alias, 1 drivers
v000001739871f980_0 .net "branch", 0 0, L_0000017398797e50;  alias, 1 drivers
v000001739871f8e0_0 .var "ctrl", 13 0;
v000001739871f200_0 .net "jump", 1 0, L_0000017398797810;  alias, 1 drivers
v000001739871ea80_0 .net "memToReg", 1 0, L_0000017398797270;  alias, 1 drivers
v000001739871f2a0_0 .net "memWrite", 0 0, L_0000017398798f30;  alias, 1 drivers
v000001739871f340_0 .net "op", 3 0, v0000017398797db0_0;  alias, 1 drivers
v000001739871f3e0_0 .net "regDst", 1 0, L_0000017398797950;  alias, 1 drivers
v000001739871eb20_0 .net "regWrite", 0 0, L_0000017398798b70;  alias, 1 drivers
E_000001739871cb40 .event edge, v000001739871f340_0;
L_0000017398798b70 .part v000001739871f8e0_0, 13, 1;
L_0000017398797950 .part v000001739871f8e0_0, 11, 2;
L_0000017398797e50 .part v000001739871f8e0_0, 10, 1;
L_0000017398798f30 .part v000001739871f8e0_0, 9, 1;
L_0000017398797270 .part v000001739871f8e0_0, 7, 2;
L_0000017398797810 .part v000001739871f8e0_0, 5, 2;
L_00000173987976d0 .part v000001739871f8e0_0, 3, 2;
L_0000017398797310 .part v000001739871f8e0_0, 0, 3;
    .scope S_0000017398720060;
T_0 ;
    %wait E_000001739871d840;
    %load/vec4 v000001739871f700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000001739871eee0_0;
    %load/vec4 v000001739871f5c0_0;
    %and;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000001739871eee0_0;
    %load/vec4 v000001739871f5c0_0;
    %or;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000001739871eee0_0;
    %load/vec4 v000001739871f5c0_0;
    %add;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000001739871eee0_0;
    %ix/getv 4, v000001739871f5c0_0;
    %shiftl 4;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000001739871eee0_0;
    %load/vec4 v000001739871f5c0_0;
    %or;
    %inv;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000001739871eee0_0;
    %ix/getv 4, v000001739871f5c0_0;
    %shiftr 4;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000001739871eee0_0;
    %load/vec4 v000001739871f5c0_0;
    %sub;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000001739871eee0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001739871f5c0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v000001739871f5c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v000001739871eee0_0;
    %parti/s 1, 15, 5;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v000001739871eda0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001739871eee0_0;
    %load/vec4 v000001739871f5c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v000001739871eda0_0, 0;
T_0.11 ;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000173986dec00;
T_1 ;
    %wait E_000001739871cb40;
    %load/vec4 v000001739871f340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %pushi/vec4 16383, 16383, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.0 ;
    %pushi/vec4 10242, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.1 ;
    %pushi/vec4 10246, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.2 ;
    %pushi/vec4 10242, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.3 ;
    %pushi/vec4 66, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.4 ;
    %pushi/vec4 10240, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.5 ;
    %pushi/vec4 10241, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.6 ;
    %pushi/vec4 10259, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.7 ;
    %pushi/vec4 10261, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.8 ;
    %pushi/vec4 10247, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.9 ;
    %pushi/vec4 1030, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.10 ;
    %pushi/vec4 8202, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.11 ;
    %pushi/vec4 8206, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.12 ;
    %pushi/vec4 8330, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 522, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 34, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 12578, 0, 14;
    %assign/vec4 v000001739871f8e0_0, 0;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000173987201f0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017398798a30_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017398798a30_0, 0, 1;
    %delay 50, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00000173987201f0;
T_3 ;
    %vpi_call/w 4 55 "$dumpfile", "tb_controller.vcd" {0 0 0};
    %vpi_call/w 4 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000173986dea70 {0 0 0};
    %pushi/vec4 10242, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000017398798ad0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017398798e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173987979f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017398798850_0, 0, 1;
    %delay 270, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017398798850_0, 0, 1;
    %vpi_call/w 4 64 "$display", "control = {regWrite,regDst,memWrite,memToReg,jump,aluSrc,pcSrc} {aluCtrl}" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000173987201f0;
T_4 ;
    %wait E_000001739871d1c0;
    %delay 10, 0;
    %ix/getv/s 4, v0000017398798e90_0;
    %load/vec4a v0000017398798ad0, 4;
    %pad/u 19;
    %split/vec4 14;
    %store/vec4 v0000017398798170_0, 0, 14;
    %split/vec4 1;
    %store/vec4 v0000017398798530_0, 0, 1;
    %store/vec4 v0000017398797db0_0, 0, 4;
    %jmp T_4;
    .thread T_4;
    .scope S_00000173987201f0;
T_5 ;
    %wait E_000001739871d0c0;
    %delay 10, 0;
    %load/vec4 v0000017398798850_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000017398798c10_0;
    %load/vec4 v00000173987978b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000173987982b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000173987987b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017398797f90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017398798710_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017398798d50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000017398797590_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000017398797ef0_0, 0, 14;
    %load/vec4 v0000017398797ef0_0;
    %load/vec4 v0000017398798170_0;
    %cmp/ne;
    %jmp/0xz  T_5.2, 6;
    %vpi_call/w 4 86 "$display", "Error:\011inputs: op = %h, zero = %b", v0000017398797db0_0, v0000017398798530_0 {0 0 0};
    %vpi_call/w 4 87 "$display", "\011control = %b %b, expectedControl = %b %b", &PV<v0000017398797ef0_0, 3, 7>, &PV<v0000017398797ef0_0, 0, 3>, &PV<v0000017398798170_0, 3, 7>, &PV<v0000017398798170_0, 0, 3> {0 0 0};
    %load/vec4 v00000173987979f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000173987979f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0000017398798e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017398798e90_0, 0, 32;
    %ix/getv/s 4, v0000017398798e90_0;
    %load/vec4a v0000017398798ad0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %cmp/e;
    %jmp/0xz  T_5.4, 6;
    %vpi_call/w 4 92 "$display", "%d tests completed with %d errors", v0000017398798e90_0, v00000173987979f0_0 {0 0 0};
    %vpi_call/w 4 93 "$finish" {0 0 0};
T_5.4 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./../alu/alu.sv";
    "tb_controller.sv";
    "././controller.sv";
    "./../maindec/maindec.sv";
