<strong>vhdl-compiler</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre>"GHDL"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Specifies the VHDL compiler to be used for syntax analysis.</br>
Select a compiler name from the ones defined in option `vhdl-compiler-alist'.</br>
</br>
You can customize this variable.