Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 23:11:59 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_98_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 ModCount591_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No1_instance/Y_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 0.298ns (7.443%)  route 3.706ns (92.557%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 6.776 - 4.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 1.032ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.116ns (routing 0.939ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=85788, routed)       2.096     3.047    ModCount591_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X112Y538       FDCE                                         r  ModCount591_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y538       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.126 r  ModCount591_instance/count_reg[0]/Q
                         net (fo=9027, routed)        3.512     6.638    MUX_Product_0_impl_1_instance/count_reg[1][0]
    SLICE_X164Y556       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.689 r  MUX_Product_0_impl_1_instance/Y[18]_i_16/O
                         net (fo=1, routed)           0.025     6.714    MUX_Product_0_impl_1_instance/Y[18]_i_16_n_0
    SLICE_X164Y556       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     6.783 r  MUX_Product_0_impl_1_instance/Y_reg[18]_i_6/O
                         net (fo=1, routed)           0.129     6.912    MUX_Product_0_impl_1_instance/Y_reg[18]_i_6_n_0
    SLICE_X163Y556       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     6.948 r  MUX_Product_0_impl_1_instance/Y[18]_i_2/O
                         net (fo=1, routed)           0.009     6.957    MUX_Product_0_impl_1_instance/Y[18]_i_2_n_0
    SLICE_X163Y556       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     7.020 r  MUX_Product_0_impl_1_instance/Y_reg[18]_i_1/O
                         net (fo=1, routed)           0.031     7.051    Delay1No1_instance/count_reg[5]_rep[18]
    SLICE_X163Y556       FDCE                                         r  Delay1No1_instance/Y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y9 (CLOCK_ROOT)    net (fo=85788, routed)       2.116     6.776    Delay1No1_instance/clk_IBUF_BUFG
    SLR Crossing[1->2]   
    SLICE_X163Y556       FDCE                                         r  Delay1No1_instance/Y_reg[18]/C
                         clock pessimism              0.388     7.164    
                         clock uncertainty           -0.035     7.129    
    SLICE_X163Y556       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.154    Delay1No1_instance/Y_reg[18]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  0.103    




