# Python to Verilog Translator

The general code structure. Since most FPGA's are obscenely expensive I have used a verilog simulator to build this project link here: git clone git://github.com/steveicarus/iverilog.git. Thank you Stephen Williams.



