// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module optical_flow_gradient_xy_calc (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        frame3_a_V_dout,
        frame3_a_V_num_data_valid,
        frame3_a_V_fifo_cap,
        frame3_a_V_empty_n,
        frame3_a_V_read,
        gradient_x_V_din,
        gradient_x_V_num_data_valid,
        gradient_x_V_fifo_cap,
        gradient_x_V_full_n,
        gradient_x_V_write,
        gradient_y_V_din,
        gradient_y_V_num_data_valid,
        gradient_y_V_fifo_cap,
        gradient_y_V_full_n,
        gradient_y_V_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [16:0] frame3_a_V_dout;
input  [10:0] frame3_a_V_num_data_valid;
input  [10:0] frame3_a_V_fifo_cap;
input   frame3_a_V_empty_n;
output   frame3_a_V_read;
output  [31:0] gradient_x_V_din;
input  [10:0] gradient_x_V_num_data_valid;
input  [10:0] gradient_x_V_fifo_cap;
input   gradient_x_V_full_n;
output   gradient_x_V_write;
output  [31:0] gradient_y_V_din;
input  [10:0] gradient_y_V_num_data_valid;
input  [10:0] gradient_y_V_fifo_cap;
input   gradient_y_V_full_n;
output   gradient_y_V_write;
output   start_out;
output   start_write;

reg ap_idle;
reg frame3_a_V_read;
reg[31:0] gradient_x_V_din;
reg gradient_x_V_write;
reg[31:0] gradient_y_V_din;
reg gradient_y_V_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln40_reg_1136;
reg   [0:0] and_ln49_reg_1169;
reg    ap_predicate_op115_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln88_1_reg_1173;
reg   [0:0] and_ln88_1_reg_1173_pp0_iter1_reg;
reg   [0:0] and_ln98_reg_1177;
reg   [0:0] and_ln98_reg_1177_pp0_iter1_reg;
reg    ap_predicate_op183_write_state3;
reg    ap_predicate_op184_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln40_fu_394_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0;
wire   [9:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_address1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1;
wire   [27:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0;
wire   [9:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_address1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1;
wire   [27:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0;
wire   [9:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_address1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1;
wire   [27:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0;
reg   [27:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0;
wire   [9:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_address1;
reg    gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1;
wire   [27:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1;
reg    frame3_a_V_blk_n;
wire    ap_block_pp0_stage0;
reg    gradient_x_V_blk_n;
reg    gradient_y_V_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_reg_1140;
reg   [9:0] gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_reg_1146;
reg   [9:0] gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_reg_1152;
reg   [9:0] gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad_reg_1158;
wire   [0:0] tmp_35_fu_513_p3;
reg   [0:0] tmp_35_reg_1164;
wire   [0:0] and_ln49_fu_527_p2;
wire   [0:0] and_ln88_1_fu_555_p2;
wire   [0:0] and_ln98_fu_577_p2;
wire  signed [31:0] x_grad_V_fu_782_p2;
reg  signed [31:0] x_grad_V_reg_1181;
reg   [0:0] tmp_37_reg_1186;
wire   [31:0] select_ln1303_4_fu_904_p3;
reg   [31:0] select_ln1303_4_reg_1192;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [16:0] ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4;
reg   [16:0] ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273;
wire   [16:0] ap_phi_reg_pp0_iter0_conv_i_i_i350_4108_i_reg_273;
reg   [16:0] ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4;
reg   [16:0] ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285;
wire   [16:0] ap_phi_reg_pp0_iter0_conv_i_i_i350_3101_i_reg_285;
reg  signed [16:0] ap_phi_mux_empty_62_phi_fu_300_p4;
reg  signed [16:0] ap_phi_reg_pp0_iter1_empty_62_reg_296;
wire  signed [16:0] ap_phi_reg_pp0_iter0_empty_62_reg_296;
reg   [16:0] ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4;
reg   [16:0] ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307;
wire   [16:0] ap_phi_reg_pp0_iter0_conv_i_i_i350_189_i_reg_307;
reg   [16:0] ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4;
reg   [16:0] ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318;
wire   [16:0] ap_phi_reg_pp0_iter0_conv_i_i_i35087_i_reg_318;
wire   [63:0] zext_ln42_fu_505_p1;
reg   [31:0] empty_fu_116;
wire   [31:0] select_ln51_fu_628_p3;
wire  signed [31:0] sext_ln57_fu_654_p1;
reg   [16:0] p_0_0_0604_36070_i_fu_120;
reg   [16:0] p_0_0_0604_1_373_i_fu_124;
reg   [16:0] empty_59_fu_128;
reg   [16:0] p_0_0_0604_3_398_i_fu_132;
reg   [16:0] p_0_0_0604_4_3105_i_fu_136;
reg   [10:0] c_fu_140;
wire   [10:0] add_ln42_fu_583_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_c_load;
reg   [8:0] r_fu_144;
wire   [8:0] select_ln40_4_fu_497_p3;
reg   [8:0] ap_sig_allocacmp_r_2;
reg   [18:0] indvar_flatten_fu_148;
wire   [18:0] add_ln40_1_fu_400_p2;
reg   [18:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [16:0] conv_i_i_i35086_i_fu_152;
reg   [16:0] conv_i_i_i350_188_i_fu_156;
reg   [16:0] p_0_0_0604_2_291_i_fu_160;
reg   [16:0] empty_60_fu_164;
reg   [16:0] empty_61_fu_168;
reg   [16:0] conv_i_i_i350_3100_i_fu_172;
reg   [16:0] conv_i_i_i350_4107_i_fu_176;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln1303_2_fu_1028_p3;
wire   [27:0] trunc_ln60_fu_635_p1;
wire  signed [27:0] shl_ln_fu_645_p3;
wire   [7:0] tmp_30_fu_356_p4;
wire   [6:0] tmp_32_fu_372_p4;
wire   [0:0] cmp27_i_fu_350_p2;
wire   [0:0] icmp31_fu_382_p2;
wire   [0:0] icmp_ln42_fu_415_p2;
wire   [8:0] add_ln40_fu_409_p2;
wire   [0:0] cmp27_i_mid1_fu_429_p2;
wire   [7:0] tmp_33_fu_443_p4;
wire   [0:0] icmp43_fu_453_p2;
wire   [0:0] icmp_fu_366_p2;
wire   [6:0] tmp_34_fu_467_p4;
wire   [0:0] icmp46_fu_477_p2;
wire   [0:0] and_ln88_3_fu_483_p2;
wire   [0:0] and_ln88_fu_388_p2;
wire   [10:0] select_ln40_fu_421_p3;
wire   [0:0] select_ln40_1_fu_435_p3;
wire   [0:0] xor_ln49_fu_521_p2;
wire   [8:0] tmp_36_fu_533_p4;
wire   [0:0] icmp_ln88_fu_543_p2;
wire   [0:0] and_ln88_2_fu_549_p2;
wire   [0:0] select_ln40_3_fu_489_p3;
wire   [9:0] tmp_43_fu_561_p4;
wire   [0:0] select_ln40_2_fu_459_p3;
wire   [0:0] icmp_ln98_fu_571_p2;
wire  signed [16:0] p_cast24_i_fu_722_p0;
wire  signed [16:0] p_0_0_0604_36070_cast_i_fu_726_p0;
wire  signed [16:0] sext_ln813_2_i_fu_730_p0;
wire  signed [16:0] sext_ln813_3_i_fu_734_p0;
wire  signed [16:0] sext_ln813_4_i_fu_738_p0;
wire  signed [16:0] sext_ln813_5_i_fu_742_p0;
wire  signed [17:0] p_cast24_i_fu_722_p1;
wire  signed [17:0] p_cast25_i_fu_746_p1;
wire   [17:0] tmp_i_fu_750_p2;
wire   [28:0] tmp_fu_756_p3;
wire  signed [17:0] sext_ln813_4_i_fu_738_p1;
wire  signed [17:0] sext_ln813_2_i_fu_730_p1;
wire   [17:0] tmp17_i_fu_768_p2;
wire  signed [31:0] tmp15_i_fu_764_p1;
wire   [31:0] tmp18_i_fu_774_p3;
wire  signed [16:0] p_0_0_0604_4_3105_cast_i_fu_788_p0;
wire  signed [17:0] sext_ln813_5_i_fu_742_p1;
wire  signed [17:0] sext_ln813_3_i_fu_734_p1;
wire   [17:0] tmp20_i_fu_792_p2;
wire  signed [17:0] p_0_0_0604_36070_cast_i_fu_726_p1;
wire  signed [17:0] p_0_0_0604_4_3105_cast_i_fu_788_p1;
wire   [17:0] tmp23_i_fu_806_p2;
wire   [28:0] tmp_s_fu_812_p3;
wire  signed [31:0] tmp24_i_fu_820_p1;
wire   [31:0] tmp21_i_fu_798_p3;
wire  signed [31:0] y_grad_V_fu_824_p2;
wire   [33:0] mul_ln1303_1_fu_842_p1;
wire   [64:0] mul_ln1303_1_fu_842_p2;
wire   [64:0] sub_ln1303_3_fu_848_p2;
wire  signed [28:0] tmp_42_fu_872_p4;
wire   [0:0] tmp_40_fu_854_p3;
wire   [28:0] tmp_41_fu_862_p4;
wire   [28:0] select_ln1303_fu_886_p3;
wire  signed [31:0] sext_ln1303_7_fu_894_p1;
wire   [31:0] sub_ln1303_4_fu_898_p2;
wire  signed [31:0] sext_ln1303_6_fu_882_p1;
wire   [33:0] mul_ln1303_fu_975_p1;
wire   [64:0] mul_ln1303_fu_975_p2;
wire   [64:0] sub_ln1303_fu_981_p2;
wire  signed [28:0] tmp_39_fu_997_p4;
wire   [28:0] tmp_38_fu_987_p4;
wire   [28:0] select_ln1303_5_fu_1011_p3;
wire  signed [31:0] sext_ln1303_4_fu_1018_p1;
wire   [31:0] sub_ln1303_2_fu_1022_p2;
wire  signed [31:0] sext_ln1303_3_fu_1007_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_245;
reg    ap_condition_281;
reg    ap_condition_753;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb #(
    .DataWidth( 28 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_reg_1140),
    .ce0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0),
    .we0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0),
    .d0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1),
    .address1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_address1),
    .ce1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1),
    .q1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1)
);

optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb #(
    .DataWidth( 28 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_reg_1146),
    .ce0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0),
    .we0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0),
    .d0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1),
    .address1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_address1),
    .ce1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1),
    .q1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1)
);

optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb #(
    .DataWidth( 28 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_reg_1152),
    .ce0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0),
    .we0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0),
    .d0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1),
    .address1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_address1),
    .ce1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1),
    .q1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1)
);

optical_flow_gradient_xy_calc_gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_bbkb #(
    .DataWidth( 28 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad_reg_1158),
    .ce0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0),
    .we0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0),
    .d0(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0),
    .address1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_address1),
    .ce1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1),
    .q1(gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1)
);

optical_flow_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U7(
    .din0(y_grad_V_fu_824_p2),
    .din1(mul_ln1303_1_fu_842_p1),
    .dout(mul_ln1303_1_fu_842_p2)
);

optical_flow_mul_32s_34ns_65_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_1_1_U8(
    .din0(x_grad_V_reg_1181),
    .din1(mul_ln1303_fu_975_p1),
    .dout(mul_ln1303_fu_975_p2)
);

optical_flow_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((1'd0 == and_ln49_fu_527_p2) & (icmp_ln40_fu_394_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318 <= ap_phi_reg_pp0_iter0_conv_i_i_i35087_i_reg_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((1'd0 == and_ln49_fu_527_p2) & (icmp_ln40_fu_394_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307 <= ap_phi_reg_pp0_iter0_conv_i_i_i350_189_i_reg_307;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((1'd0 == and_ln49_fu_527_p2) & (icmp_ln40_fu_394_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285 <= ap_phi_reg_pp0_iter0_conv_i_i_i350_3101_i_reg_285;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((1'd0 == and_ln49_fu_527_p2) & (icmp_ln40_fu_394_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273 <= ap_phi_reg_pp0_iter0_conv_i_i_i350_4108_i_reg_273;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((1'd0 == and_ln49_fu_527_p2) & (icmp_ln40_fu_394_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_empty_62_reg_296 <= 17'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_62_reg_296 <= ap_phi_reg_pp0_iter0_empty_62_reg_296;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if ((icmp_ln40_fu_394_p2 == 1'd0)) begin
            c_fu_140 <= add_ln42_fu_583_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            c_fu_140 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if ((1'd1 == and_ln49_reg_1169)) begin
            empty_fu_116 <= sext_ln57_fu_654_p1;
        end else if ((1'd0 == and_ln49_reg_1169)) begin
            empty_fu_116 <= select_ln51_fu_628_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if ((icmp_ln40_fu_394_p2 == 1'd0)) begin
            indvar_flatten_fu_148 <= add_ln40_1_fu_400_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_148 <= 19'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if ((icmp_ln40_fu_394_p2 == 1'd0)) begin
            r_fu_144 <= select_ln40_4_fu_497_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            r_fu_144 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_394_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln49_reg_1169 <= and_ln49_fu_527_p2;
        and_ln88_1_reg_1173 <= and_ln88_1_fu_555_p2;
        gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_reg_1152 <= zext_ln42_fu_505_p1;
        gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_reg_1146 <= zext_ln42_fu_505_p1;
        gradient_mulmulmulxy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_reg_1140 <= zext_ln42_fu_505_p1;
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ad_reg_1158 <= zext_ln42_fu_505_p1;
        tmp_35_reg_1164 <= select_ln40_fu_421_p3[32'd10];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln88_1_reg_1173_pp0_iter1_reg <= and_ln88_1_reg_1173;
        and_ln98_reg_1177_pp0_iter1_reg <= and_ln98_reg_1177;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln40_reg_1136 <= icmp_ln40_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln88_1_fu_555_p2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_394_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln98_reg_1177 <= and_ln98_fu_577_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i_i35086_i_fu_152 <= ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4;
        conv_i_i_i350_188_i_fu_156 <= ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4;
        conv_i_i_i350_3100_i_fu_172 <= ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4;
        conv_i_i_i350_4107_i_fu_176 <= ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4;
        empty_59_fu_128 <= p_0_0_0604_2_291_i_fu_160;
        empty_60_fu_164 <= empty_61_fu_168;
        empty_61_fu_168 <= ap_phi_mux_empty_62_phi_fu_300_p4;
        p_0_0_0604_1_373_i_fu_124 <= conv_i_i_i350_188_i_fu_156;
        p_0_0_0604_2_291_i_fu_160 <= empty_60_fu_164;
        p_0_0_0604_36070_i_fu_120 <= conv_i_i_i35086_i_fu_152;
        p_0_0_0604_3_398_i_fu_132 <= conv_i_i_i350_3100_i_fu_172;
        p_0_0_0604_4_3105_i_fu_136 <= conv_i_i_i350_4107_i_fu_176;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln88_1_reg_1173) & (icmp_ln40_reg_1136 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln1303_4_reg_1192 <= select_ln1303_4_fu_904_p3;
        tmp_37_reg_1186 <= x_grad_V_fu_782_p2[32'd31];
        x_grad_V_reg_1181[31 : 11] <= x_grad_V_fu_782_p2[31 : 11];
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln40_fu_394_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln40_reg_1136 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0))) begin
        ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4 = {{gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_q1[27:11]}};
    end else begin
        ap_phi_mux_conv_i_i_i35087_i_phi_fu_322_p4 = ap_phi_reg_pp0_iter1_conv_i_i_i35087_i_reg_318;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0))) begin
        ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4 = {{gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_q1[27:11]}};
    end else begin
        ap_phi_mux_conv_i_i_i350_189_i_phi_fu_311_p4 = ap_phi_reg_pp0_iter1_conv_i_i_i350_189_i_reg_307;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0))) begin
        ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4 = {{gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_q1[27:11]}};
    end else begin
        ap_phi_mux_conv_i_i_i350_3101_i_phi_fu_289_p4 = ap_phi_reg_pp0_iter1_conv_i_i_i350_3101_i_reg_285;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0))) begin
        ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4 = frame3_a_V_dout;
    end else begin
        ap_phi_mux_conv_i_i_i350_4108_i_phi_fu_277_p4 = ap_phi_reg_pp0_iter1_conv_i_i_i350_4108_i_reg_273;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0))) begin
        ap_phi_mux_empty_62_phi_fu_300_p4 = {{gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_q1[27:11]}};
    end else begin
        ap_phi_mux_empty_62_phi_fu_300_p4 = ap_phi_reg_pp0_iter1_empty_62_reg_296;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_c_load = 11'd0;
    end else begin
        ap_sig_allocacmp_c_load = c_fu_140;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 19'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_148;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_r_2 = 9'd0;
    end else begin
        ap_sig_allocacmp_r_2 = r_fu_144;
    end
end

always @ (*) begin
    if (((ap_predicate_op115_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        frame3_a_V_blk_n = frame3_a_V_empty_n;
    end else begin
        frame3_a_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op115_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        frame3_a_V_read = 1'b1;
    end else begin
        frame3_a_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op183_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_x_V_blk_n = gradient_x_V_full_n;
    end else begin
        gradient_x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)) begin
            gradient_x_V_din = select_ln1303_2_fu_1028_p3;
        end else if ((ap_predicate_op183_write_state3 == 1'b1)) begin
            gradient_x_V_din = 32'd0;
        end else begin
            gradient_x_V_din = 'bx;
        end
    end else begin
        gradient_x_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op183_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_x_V_write = 1'b1;
    end else begin
        gradient_x_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_753)) begin
        if ((1'd1 == and_ln49_reg_1169)) begin
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 = shl_ln_fu_645_p3;
        end else if (((1'd0 == and_ln49_reg_1169) & (tmp_35_reg_1164 == 1'd0))) begin
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 = trunc_ln60_fu_635_p1;
        end else begin
            gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 = 'bx;
        end
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'd0 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_35_reg_1164 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0 = 1'b1;
    end else begin
        gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op184_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        gradient_y_V_blk_n = gradient_y_V_full_n;
    end else begin
        gradient_y_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)) begin
            gradient_y_V_din = select_ln1303_4_reg_1192;
        end else if ((ap_predicate_op184_write_state3 == 1'b1)) begin
            gradient_y_V_din = 32'd0;
        end else begin
            gradient_y_V_din = 'bx;
        end
    end else begin
        gradient_y_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op184_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gradient_y_V_write = 1'b1;
    end else begin
        gradient_y_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln40_1_fu_400_p2 = (ap_sig_allocacmp_indvar_flatten_load + 19'd1);

assign add_ln40_fu_409_p2 = (ap_sig_allocacmp_r_2 + 9'd1);

assign add_ln42_fu_583_p2 = (select_ln40_fu_421_p3 + 11'd1);

assign and_ln49_fu_527_p2 = (xor_ln49_fu_521_p2 & select_ln40_1_fu_435_p3);

assign and_ln88_1_fu_555_p2 = (select_ln40_3_fu_489_p3 & and_ln88_2_fu_549_p2);

assign and_ln88_2_fu_549_p2 = (xor_ln49_fu_521_p2 & icmp_ln88_fu_543_p2);

assign and_ln88_3_fu_483_p2 = (icmp46_fu_477_p2 & cmp27_i_mid1_fu_429_p2);

assign and_ln88_fu_388_p2 = (icmp31_fu_382_p2 & cmp27_i_fu_350_p2);

assign and_ln98_fu_577_p2 = (select_ln40_2_fu_459_p3 & icmp_ln98_fu_571_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op115_read_state2 == 1'b1) & (frame3_a_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op184_write_state3 == 1'b1) & (gradient_y_V_full_n == 1'b0)) | ((gradient_y_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)) | ((ap_predicate_op183_write_state3 == 1'b1) & (gradient_x_V_full_n == 1'b0)) | ((gradient_x_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op115_read_state2 == 1'b1) & (frame3_a_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op184_write_state3 == 1'b1) & (gradient_y_V_full_n == 1'b0)) | ((gradient_y_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)) | ((ap_predicate_op183_write_state3 == 1'b1) & (gradient_x_V_full_n == 1'b0)) | ((gradient_x_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op115_read_state2 == 1'b1) & (frame3_a_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((ap_predicate_op184_write_state3 == 1'b1) & (gradient_y_V_full_n == 1'b0)) | ((gradient_y_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)) | ((ap_predicate_op183_write_state3 == 1'b1) & (gradient_x_V_full_n == 1'b0)) | ((gradient_x_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op115_read_state2 == 1'b1) & (frame3_a_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op184_write_state3 == 1'b1) & (gradient_y_V_full_n == 1'b0)) | ((gradient_y_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)) | ((ap_predicate_op183_write_state3 == 1'b1) & (gradient_x_V_full_n == 1'b0)) | ((gradient_x_V_full_n == 1'b0) & (1'd1 == and_ln88_1_reg_1173_pp0_iter1_reg)));
end

always @ (*) begin
    ap_condition_245 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_281 = ((icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_753 = ((icmp_ln40_reg_1136 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_conv_i_i_i35087_i_reg_318 = 'bx;

assign ap_phi_reg_pp0_iter0_conv_i_i_i350_189_i_reg_307 = 'bx;

assign ap_phi_reg_pp0_iter0_conv_i_i_i350_3101_i_reg_285 = 'bx;

assign ap_phi_reg_pp0_iter0_conv_i_i_i350_4108_i_reg_273 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_62_reg_296 = 'bx;

always @ (*) begin
    ap_predicate_op115_read_state2 = ((1'd1 == and_ln49_reg_1169) & (icmp_ln40_reg_1136 == 1'd0));
end

always @ (*) begin
    ap_predicate_op183_write_state3 = ((1'd1 == and_ln98_reg_1177_pp0_iter1_reg) & (1'd0 == and_ln88_1_reg_1173_pp0_iter1_reg));
end

always @ (*) begin
    ap_predicate_op184_write_state3 = ((1'd1 == and_ln98_reg_1177_pp0_iter1_reg) & (1'd0 == and_ln88_1_reg_1173_pp0_iter1_reg));
end

assign ap_ready = internal_ap_ready;

assign cmp27_i_fu_350_p2 = ((ap_sig_allocacmp_r_2 < 9'd436) ? 1'b1 : 1'b0);

assign cmp27_i_mid1_fu_429_p2 = ((add_ln40_fu_409_p2 < 9'd436) ? 1'b1 : 1'b0);

assign gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_1_address1 = zext_ln42_fu_505_p1;

assign gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_2_address1 = zext_ln42_fu_505_p1;

assign gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_3_address1 = zext_ln42_fu_505_p1;

assign gradient_xy_calc_ap_fixed_1024_ap_fixed_1024_ap_fixed_1024_buf_address1 = zext_ln42_fu_505_p1;

assign icmp31_fu_382_p2 = ((tmp_32_fu_372_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp43_fu_453_p2 = ((tmp_33_fu_443_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp46_fu_477_p2 = ((tmp_34_fu_467_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_366_p2 = ((tmp_30_fu_356_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_394_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 19'd449388) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_415_p2 = ((ap_sig_allocacmp_c_load == 11'd1026) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_543_p2 = ((tmp_36_fu_533_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_571_p2 = ((tmp_43_fu_561_p4 != 10'd0) ? 1'b1 : 1'b0);

assign mul_ln1303_1_fu_842_p1 = 65'd5726623062;

assign mul_ln1303_fu_975_p1 = 65'd5726623062;

assign p_0_0_0604_36070_cast_i_fu_726_p0 = p_0_0_0604_36070_i_fu_120;

assign p_0_0_0604_36070_cast_i_fu_726_p1 = p_0_0_0604_36070_cast_i_fu_726_p0;

assign p_0_0_0604_4_3105_cast_i_fu_788_p0 = p_0_0_0604_4_3105_i_fu_136;

assign p_0_0_0604_4_3105_cast_i_fu_788_p1 = p_0_0_0604_4_3105_cast_i_fu_788_p0;

assign p_cast24_i_fu_722_p0 = empty_59_fu_128;

assign p_cast24_i_fu_722_p1 = p_cast24_i_fu_722_p0;

assign p_cast25_i_fu_746_p1 = ap_phi_mux_empty_62_phi_fu_300_p4;

assign select_ln1303_2_fu_1028_p3 = ((tmp_37_reg_1186[0:0] == 1'b1) ? sub_ln1303_2_fu_1022_p2 : sext_ln1303_3_fu_1007_p1);

assign select_ln1303_4_fu_904_p3 = ((tmp_40_fu_854_p3[0:0] == 1'b1) ? sub_ln1303_4_fu_898_p2 : sext_ln1303_6_fu_882_p1);

assign select_ln1303_5_fu_1011_p3 = ((tmp_37_reg_1186[0:0] == 1'b1) ? tmp_38_fu_987_p4 : tmp_39_fu_997_p4);

assign select_ln1303_fu_886_p3 = ((tmp_40_fu_854_p3[0:0] == 1'b1) ? tmp_41_fu_862_p4 : tmp_42_fu_872_p4);

assign select_ln40_1_fu_435_p3 = ((icmp_ln42_fu_415_p2[0:0] == 1'b1) ? cmp27_i_mid1_fu_429_p2 : cmp27_i_fu_350_p2);

assign select_ln40_2_fu_459_p3 = ((icmp_ln42_fu_415_p2[0:0] == 1'b1) ? icmp43_fu_453_p2 : icmp_fu_366_p2);

assign select_ln40_3_fu_489_p3 = ((icmp_ln42_fu_415_p2[0:0] == 1'b1) ? and_ln88_3_fu_483_p2 : and_ln88_fu_388_p2);

assign select_ln40_4_fu_497_p3 = ((icmp_ln42_fu_415_p2[0:0] == 1'b1) ? add_ln40_fu_409_p2 : ap_sig_allocacmp_r_2);

assign select_ln40_fu_421_p3 = ((icmp_ln42_fu_415_p2[0:0] == 1'b1) ? 11'd0 : ap_sig_allocacmp_c_load);

assign select_ln51_fu_628_p3 = ((tmp_35_reg_1164[0:0] == 1'b1) ? empty_fu_116 : 32'd0);

assign sext_ln1303_3_fu_1007_p1 = tmp_39_fu_997_p4;

assign sext_ln1303_4_fu_1018_p1 = $signed(select_ln1303_5_fu_1011_p3);

assign sext_ln1303_6_fu_882_p1 = tmp_42_fu_872_p4;

assign sext_ln1303_7_fu_894_p1 = $signed(select_ln1303_fu_886_p3);

assign sext_ln57_fu_654_p1 = shl_ln_fu_645_p3;

assign sext_ln813_2_i_fu_730_p0 = p_0_0_0604_2_291_i_fu_160;

assign sext_ln813_2_i_fu_730_p1 = sext_ln813_2_i_fu_730_p0;

assign sext_ln813_3_i_fu_734_p0 = p_0_0_0604_1_373_i_fu_124;

assign sext_ln813_3_i_fu_734_p1 = sext_ln813_3_i_fu_734_p0;

assign sext_ln813_4_i_fu_738_p0 = empty_61_fu_168;

assign sext_ln813_4_i_fu_738_p1 = sext_ln813_4_i_fu_738_p0;

assign sext_ln813_5_i_fu_742_p0 = p_0_0_0604_3_398_i_fu_132;

assign sext_ln813_5_i_fu_742_p1 = sext_ln813_5_i_fu_742_p0;

assign shl_ln_fu_645_p3 = {{frame3_a_V_dout}, {11'd0}};

assign start_out = real_start;

assign sub_ln1303_2_fu_1022_p2 = ($signed(32'd0) - $signed(sext_ln1303_4_fu_1018_p1));

assign sub_ln1303_3_fu_848_p2 = (65'd0 - mul_ln1303_1_fu_842_p2);

assign sub_ln1303_4_fu_898_p2 = ($signed(32'd0) - $signed(sext_ln1303_7_fu_894_p1));

assign sub_ln1303_fu_981_p2 = (65'd0 - mul_ln1303_fu_975_p2);

assign tmp15_i_fu_764_p1 = $signed(tmp_fu_756_p3);

assign tmp17_i_fu_768_p2 = ($signed(sext_ln813_4_i_fu_738_p1) - $signed(sext_ln813_2_i_fu_730_p1));

assign tmp18_i_fu_774_p3 = {{tmp17_i_fu_768_p2}, {14'd0}};

assign tmp20_i_fu_792_p2 = ($signed(sext_ln813_5_i_fu_742_p1) - $signed(sext_ln813_3_i_fu_734_p1));

assign tmp21_i_fu_798_p3 = {{tmp20_i_fu_792_p2}, {14'd0}};

assign tmp23_i_fu_806_p2 = ($signed(p_0_0_0604_36070_cast_i_fu_726_p1) - $signed(p_0_0_0604_4_3105_cast_i_fu_788_p1));

assign tmp24_i_fu_820_p1 = $signed(tmp_s_fu_812_p3);

assign tmp_30_fu_356_p4 = {{ap_sig_allocacmp_r_2[8:1]}};

assign tmp_32_fu_372_p4 = {{ap_sig_allocacmp_r_2[8:2]}};

assign tmp_33_fu_443_p4 = {{add_ln40_fu_409_p2[8:1]}};

assign tmp_34_fu_467_p4 = {{add_ln40_fu_409_p2[8:2]}};

assign tmp_35_fu_513_p3 = select_ln40_fu_421_p3[32'd10];

assign tmp_36_fu_533_p4 = {{select_ln40_fu_421_p3[10:2]}};

assign tmp_38_fu_987_p4 = {{sub_ln1303_fu_981_p2[64:36]}};

assign tmp_39_fu_997_p4 = {{mul_ln1303_fu_975_p2[64:36]}};

assign tmp_40_fu_854_p3 = y_grad_V_fu_824_p2[32'd31];

assign tmp_41_fu_862_p4 = {{sub_ln1303_3_fu_848_p2[64:36]}};

assign tmp_42_fu_872_p4 = {{mul_ln1303_1_fu_842_p2[64:36]}};

assign tmp_43_fu_561_p4 = {{select_ln40_fu_421_p3[10:1]}};

assign tmp_fu_756_p3 = {{tmp_i_fu_750_p2}, {11'd0}};

assign tmp_i_fu_750_p2 = ($signed(p_cast24_i_fu_722_p1) - $signed(p_cast25_i_fu_746_p1));

assign tmp_s_fu_812_p3 = {{tmp23_i_fu_806_p2}, {11'd0}};

assign trunc_ln60_fu_635_p1 = select_ln51_fu_628_p3[27:0];

assign x_grad_V_fu_782_p2 = ($signed(tmp15_i_fu_764_p1) + $signed(tmp18_i_fu_774_p3));

assign xor_ln49_fu_521_p2 = (tmp_35_fu_513_p3 ^ 1'd1);

assign y_grad_V_fu_824_p2 = ($signed(tmp24_i_fu_820_p1) + $signed(tmp21_i_fu_798_p3));

assign zext_ln42_fu_505_p1 = select_ln40_fu_421_p3;

always @ (posedge ap_clk) begin
    x_grad_V_reg_1181[10:0] <= 11'b00000000000;
end

endmodule //optical_flow_gradient_xy_calc
