{
    "value": {
        "XDG_SESSION_ID": "254",
        "VCS_HOME": "/mada/software/synopsys/vcs/P-2019.06-SP2",
        "YOSYSHQ_LICENSE": "/soe/pmarlowe/tabbycad-acad-DustinRichmond-240615.lic",
        "REDACTED_MODULE_NAME": "add",
        "BITSTREAM_LEC_FILE": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/../../bitstream_gen/scripts/outputs/bitstream_LEC_add.tcl",
        "MOTD_SHOWN": "pam",
        "PWD": "/soe/pmarlowe/Fabric-to-Silicon/fabric_gen",
        "LANG": "en_US.UTF-8",
        "WORK_DIR": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test",
        "DESIGN_NAME": "add",
        "LEC_TOP_MODULE_NAME": "add",
        "SHELL": "/bin/bash",
        "LOGNAME": "pmarlowe",
        "PATH": "/mada/software/tabby/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/vtr-verilog-to-routing/build/vpr/:/soe/pmarlowe/mill:/opt/vtr-verilog-to-routing//vpr:/mada/software/synopsys/vcs/P-2019.06-SP2/bin",
        "TERM": "xterm-256color",
        "REDACTED_DESIGN_HIER": "",
        "XDG_SESSION_CLASS": "user",
        "SSH_CONNECTION": "192.168.195.199 60712 192.168.195.13 22",
        "VTR_ROOT": "/opt/vtr-verilog-to-routing",
        "XDG_SESSION_TYPE": "tty",
        "OLDPWD": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr",
        "GOLDEN_MODULE_NAME": "add",
        "HOME": "/soe/pmarlowe",
        "RRXML": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr/rr.xml",
        "XDG_DATA_DIRS": "/soe/pmarlowe/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share",
        "VTR_DIR": "/opt/vtr-verilog-to-routing/",
        "MAKEFLAGS": "",
        "VPR_RUN_DIR": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr/",
        "SSH_CLIENT": "192.168.195.199 60712 22",
        "USER": "pmarlowe",
        "MANPATH": ":/mada/software/synopsys/vcs/P-2019.06-SP2/doc/man",
        "LEC_RUN_DIR_NAME": "add",
        "MILL_ROOT": "/soe/pmarlowe/mill",
        "OUT_WRAPPER_FILENAME": "add_efpga.v",
        "SHLVL": "1",
        "CLOCK_NAME": "clock",
        "MFLAGS": "",
        "MAKELEVEL": "1",
        "MAKE_TERMERR": "/dev/pts/11",
        "SSH_TTY": "/dev/pts/11",
        "EFPGA_HIER": "efpga/",
        "MAKE_TERMOUT": "/dev/pts/11",
        "XDG_RUNTIME_DIR": "/run/user/7566",
        "DBUS_SESSION_BUS_ADDRESS": "unix:path=/run/user/7566/bus",
        "FASM": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/vpr_pnr/add.fasm",
        "ARCH_FILE": "/soe/pmarlowe/Fabric-to-Silicon/fpga_cad_flow/example_designs/simple_fpga_add_test/../../vpr_arch_files/k4_N8_simple_fpga.xml"
    },
    "valueHash": 411533527,
    "inputsHash": -884969736
}