(pcb "Z:\Data\Kicad\Apricot-Floppy-Controller-daughter-board\Apricot-Floppy-Controller-daughter-board.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.7)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  154305 -110490  129540 -110490  129540 -146050  74231.5 -146050
            74295 -88900  101600 -88900  114300 -76136.5  114300 -57150
            154305 -57150  154305 -110490)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Resistor_SMD:R_0603_1608Metric
      (place C3 78613 -130620 front 0 (PN 1uF))
      (place C2 105982 -92646.5 front 0 (PN 1uF))
      (place C1 80518 -91948 front 0 (PN 1uF))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 128714 -102997 front 90 (PN 220))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U4 105092 -103060 front 90 (PN 74LS32))
      (place U2 79692.5 -103060 front 90 (PN 4013))
    )
    (component "Package_DIP:DIP-8_W7.62mm"
      (place U3 77914.5 -141922 front 90 (PN "ATtiny85V-10PU"))
    )
    (component "Package_DIP:DIP-40_W15.24mm"
      (place U1 77787.5 -125984 front 90 (PN WD2797))
      (place "Socket-1" 135312 -59297 front 0 (PN WD2797))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J2 103505 -135318 front 0 (PN Conn_01x03_Male))
    )
  )
  (library
    (image Resistor_SMD:R_0603_1608Metric
      (outline (path signal 50  1480 -730  -1480 -730))
      (outline (path signal 50  1480 730  1480 -730))
      (outline (path signal 50  -1480 730  1480 730))
      (outline (path signal 50  -1480 -730  -1480 730))
      (outline (path signal 120  -237.258 -522.5  237.258 -522.5))
      (outline (path signal 120  -237.258 522.5  237.258 522.5))
      (outline (path signal 100  800 -412.5  -800 -412.5))
      (outline (path signal 100  800 412.5  800 -412.5))
      (outline (path signal 100  -800 412.5  800 412.5))
      (outline (path signal 100  -800 -412.5  -800 412.5))
      (pin RoundRect[T]Pad_800x950_200.761_um 2 825 0)
      (pin RoundRect[T]Pad_800x950_200.761_um 1 -825 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -9150  8700 1550))
      (outline (path signal 50  -1100 -9150  8700 -9150))
      (outline (path signal 50  -1100 1550  -1100 -9150))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm"
      (outline (path signal 50  16300 1550  -1050 1550))
      (outline (path signal 50  16300 -49800  16300 1550))
      (outline (path signal 50  -1050 -49800  16300 -49800))
      (outline (path signal 50  -1050 1550  -1050 -49800))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_800x950_200.761_um
      (shape (polygon F.Cu 0  234.862 472.711  268.664 463.654  300.38 448.864  329.047 428.792
            353.792 404.047  373.864 375.381  388.654 343.664  397.711 309.862
            400.761 275  400.761 -275  397.711 -309.862  388.654 -343.664
            373.864 -375.38  353.792 -404.047  329.047 -428.792  300.381 -448.864
            268.664 -463.654  234.862 -472.711  200 -475.761  -200 -475.761
            -234.862 -472.711  -268.664 -463.654  -300.38 -448.864  -329.047 -428.792
            -353.792 -404.047  -373.864 -375.381  -388.654 -343.664  -397.711 -309.862
            -400.761 -275  -400.761 275  -397.711 309.862  -388.654 343.664
            -373.864 375.38  -353.792 404.047  -329.047 428.792  -300.381 448.864
            -268.664 463.654  -234.862 472.711  -200 475.761  200 475.761
            234.862 472.711))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net CLK1M
      (pins U2-1 U1-24)
    )
    (net CLK2M
      (pins U2-3 "Socket-1"-24)
    )
    (net CTRLRDY
      (pins U3-7 U1-32)
    )
    (net DRVRDY
      (pins U3-2 "Socket-1"-32)
    )
    (net HLT
      (pins U1-40 "Socket-1"-40)
    )
    (net GND
      (pins C3-2 C2-2 C1-2 R1-2 U4-7 U3-4 U2-7 U2-6 U2-4 U1-20 "Socket-1"-20)
    )
    (net INTRQ
      (pins U1-39 "Socket-1"-39)
    )
    (net MR
      (pins U1-19 "Socket-1"-19)
    )
    (net DRQ
      (pins U1-38 "Socket-1"-38)
    )
    (net RPW
      (pins U1-18 "Socket-1"-18)
    )
    (net DDEN
      (pins U1-37 "Socket-1"-37)
    )
    (net "5-8"
      (pins R1-1 U1-17 "Socket-1"-17)
    )
    (net WPRT
      (pins U1-36 "Socket-1"-36)
    )
    (net DIRC
      (pins U1-16 "Socket-1"-16)
    )
    (net IP
      (pins U1-35 "Socket-1"-35)
    )
    (net STEP
      (pins U4-3 "Socket-1"-15)
    )
    (net TR00
      (pins U1-34 "Socket-1"-34)
    )
    (net DAL7
      (pins U1-14 "Socket-1"-14)
    )
    (net WPW
      (pins U1-33 "Socket-1"-33)
    )
    (net DAL6
      (pins U1-13 "Socket-1"-13)
    )
    (net DAL5
      (pins U1-12 "Socket-1"-12)
    )
    (net WD
      (pins U1-31 "Socket-1"-31)
    )
    (net DAL4
      (pins U1-11 "Socket-1"-11)
    )
    (net WG
      (pins U1-30 "Socket-1"-30)
    )
    (net DAL3
      (pins U1-10 "Socket-1"-10)
    )
    (net TG43
      (pins U1-29 "Socket-1"-29)
    )
    (net DAL2
      (pins U1-9 "Socket-1"-9)
    )
    (net HLD
      (pins U1-28 "Socket-1"-28)
    )
    (net DAL1
      (pins U1-8 "Socket-1"-8)
    )
    (net RAW_READ
      (pins U1-27 "Socket-1"-27)
    )
    (net DAL0
      (pins U1-7 "Socket-1"-7)
    )
    (net VCO
      (pins U1-26 "Socket-1"-26)
    )
    (net A1
      (pins U1-6 "Socket-1"-6)
    )
    (net SSO
      (pins U1-25 "Socket-1"-25)
    )
    (net A0
      (pins U1-5 "Socket-1"-5)
    )
    (net RE
      (pins U1-4 "Socket-1"-4)
    )
    (net PUMP
      (pins U1-23 "Socket-1"-23)
    )
    (net CS
      (pins U1-3 "Socket-1"-3)
    )
    (net TEST
      (pins U1-22 "Socket-1"-22)
    )
    (net WE
      (pins U1-2 "Socket-1"-2)
    )
    (net VCC
      (pins C3-1 C2-1 C1-1 U4-14 U3-8 U2-14 U1-21 "Socket-1"-21)
    )
    (net ENP
      (pins U1-1 "Socket-1"-1)
    )
    (net FEEDBCK
      (pins U2-5 U2-2)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net _FLPSELDRV0
      (pins U3-3 J2-2)
    )
    (net _FLPMOTORON
      (pins U3-5 J2-1)
    )
    (net CTRLSTEP
      (pins U4-1 U1-15)
    )
    (net RSTSTEP
      (pins U4-2 U3-6)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (class kicad_default "" "5-8" A0 A1 CLK1M CLK2M CS CTRLRDY CTRLSTEP DAL0
      DAL1 DAL2 DAL3 DAL4 DAL5 DAL6 DAL7 DDEN DIRC DRQ DRVRDY ENP FEEDBCK
      GND HLD HLT INTRQ IP MR "Net-(J2-Pad3)" "Net-(U3-Pad1)" PUMP RAW_READ
      RE RPW RSTSTEP SSO STEP TEST TG43 TR00 VCC VCO WD WE WG WPRT WPW _FLPMOTORON
      _FLPSELDRV0
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
