up
ADDR: box "ADDR"
line from last box .e right 1 then up
ATTR: box "ATTR"
line
PATT: box "PATT"
line
SHR: box "SHR"
arrow right from last box .e
box "VGA"
line from last box .s down
box "signal"
BUS: line from ADDR.s-(1,0) up (SHR.n.y-ADDR.s.y)
line from (BUS,ADDR) to ADDR.w
line from (BUS,PATT) right
[ line from last line.e+(0.1,0) up 0.2 then left 0.1 down 0.05 then down 0.3 then down 0.05 right 0.1 then up 0.2 ]
line from 1/4<last [].ne,last [].se> right then up 0.4 then right (SHR.x-Here.x-0.5)
line from 3/4<last [].ne,last [].se> right then down 0.4 then right (PATT.x-last [].e.x-0.5)
line from (1/2<ADDR,ATTR>,ADDR) up
line from Here+(0,0.17) left 0.1 down 0.17 then right 0.2 then up 0.17 left 0.1
line up (PATT.y+ATTR.y)/2-Here.y
