#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Mar 26 2013 11:48:29

#File Generated:     May 27 2014 15:00:08

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\bin/sjplacer.exe --proj-name PSoC_Datalogger_SMS --netlist-vh2 PSoC_Datalogger_SMS_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/psoc5_lp_irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/psoc5_lp_dmaconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc5/psoc5lp/psoc5_lp_dsiconn.cydata --pins-file PSoC5_PSoC5LP_100-TQFP.xml --lib-file PSoC_Datalogger_SMS_p.lib --sdc-file PSoC_Datalogger_SMS.sdc --io-pcf PSoC_Datalogger_SMS.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Mar 26 2013	11:50:26

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - PSoC_Datalogger_SMS_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark
Package                   - 
Defparam file             - 
SDC file                  - PSoC_Datalogger_SMS.sdc
Output directory          - .
Timing library            - PSoC_Datalogger_SMS_p.lib
IO Placement file         - PSoC_Datalogger_SMS.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "PSoC_Datalogger_SMS_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\dev/psoc3/psoc35_placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	49
    Number of Sequential MCs    	:	85
    Number of DPs               	:	14
    Number of Controls          	:	9
    Number of Status            	:	11
    Number of SyncCells         	:	0
    Number of count7cells       	:	5

Device Utilization Summary after Packing
    Macrocells                  :	134/192
    UDBS                        :	23/24
    IOs                         :	35/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 15
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(fixed-function) | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1              | Frequency:  49.1 MHz | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:  51.8 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: NEOMOTE_1_UART_MOTE_IntClock | Frequency:  41.7 MHz | Target:   0.9 MHz
Clock: SlowClock            | Frequency:  83.7 MHz | Target:   0.2 MHz
Clock: emFile_1_Clock_1     | Frequency:  46.9 MHz | Target:  24.0 MHz
Clock: uart_IntClock        | Frequency:  40.6 MHz | Target:   0.9 MHz
Clock: uart_solinst_IntClock | Frequency:  32.6 MHz | Target:   0.1 MHz
Clock: uart_ultrasonic_IntClock | Frequency:  34.9 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 15
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(fixed-function) | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1              | Frequency:  49.3 MHz | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   1.3 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: NEOMOTE_1_UART_MOTE_IntClock | Frequency:  41.7 MHz | Target:   0.9 MHz
Clock: SlowClock            | Frequency:   4.2 MHz | Target:   0.2 MHz
Clock: emFile_1_Clock_1     | Frequency:  46.8 MHz | Target:  24.0 MHz
Clock: uart_IntClock        | Frequency:   1.3 MHz | Target:   0.9 MHz
Clock: uart_solinst_IntClock | Frequency:  31.5 MHz | Target:   0.1 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.3 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	49
    Number of Sequential MCs    	:	85
    Number of DPs               	:	14
    Number of Controls          	:	9
    Number of Status            	:	11
    Number of SyncCells         	:	0
    Number of count7cells       	:	5
    Number of IOs       	:	35

Device Utilization Summary
    Macrocells                  :	134/192
    IOs                         :	35/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 15
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(fixed-function) | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1              | Frequency:  49.3 MHz | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   1.3 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: NEOMOTE_1_UART_MOTE_IntClock | Frequency:  41.7 MHz | Target:   0.9 MHz
Clock: SlowClock            | Frequency:   4.2 MHz | Target:   0.2 MHz
Clock: emFile_1_Clock_1     | Frequency:  46.8 MHz | Target:  24.0 MHz
Clock: uart_IntClock        | Frequency:   1.3 MHz | Target:   0.9 MHz
Clock: uart_solinst_IntClock | Frequency:  31.5 MHz | Target:   0.1 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.3 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 15
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(fixed-function) | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1              | Frequency:  45.4 MHz | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   1.2 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: NEOMOTE_1_UART_MOTE_IntClock | Frequency:  41.7 MHz | Target:   0.9 MHz
Clock: SlowClock            | Frequency:   4.2 MHz | Target:   0.2 MHz
Clock: emFile_1_Clock_1     | Frequency:  46.8 MHz | Target:  24.0 MHz
Clock: uart_IntClock        | Frequency:   1.2 MHz | Target:   0.9 MHz
Clock: uart_solinst_IntClock | Frequency:  30.7 MHz | Target:   0.1 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.3 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.1 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 15
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(fixed-function) | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   1.2 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: NEOMOTE_1_UART_MOTE_IntClock | Frequency:  41.7 MHz | Target:   0.9 MHz
Clock: SlowClock            | Frequency:   4.2 MHz | Target:   0.2 MHz
Clock: emFile_1_Clock_1     | Frequency:  40.7 MHz | Target:  24.0 MHz
Clock: uart_IntClock        | Frequency:   1.2 MHz | Target:   0.9 MHz
Clock: uart_solinst_IntClock | Frequency:  32.4 MHz | Target:   0.1 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.3 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 2.6 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	49
    Number of Sequential MCs    	:	85
    Number of DPs               	:	14
    Number of Controls          	:	9
    Number of Status            	:	11
    Number of SyncCells         	:	0
    Number of count7cells       	:	5
    Number of IOs       	:	35

Device Utilization Summary
    Macrocells                  :	134/192
    IOs                         :	35/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 15
Clock: ADC_SAR_1_theACLK    | Frequency: N/A       | Target:  12.0 MHz
Clock: ADC_SAR_1_theACLK(fixed-function) | Frequency: N/A       | Target:  12.0 MHz
Clock: Clock_1              | Frequency:  53.4 MHz | Target:   0.0 MHz
Clock: CyBUS_CLK            | Frequency:   1.3 MHz | Target:  24.0 MHz
Clock: CyBUS_CLK(fixed-function) | Frequency: N/A       | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: NEOMOTE_1_UART_MOTE_IntClock | Frequency:  40.7 MHz | Target:   0.9 MHz
Clock: SlowClock            | Frequency:   4.2 MHz | Target:   0.2 MHz
Clock: emFile_1_Clock_1     | Frequency:  46.9 MHz | Target:  24.0 MHz
Clock: uart_IntClock        | Frequency:   1.3 MHz | Target:   0.9 MHz
Clock: uart_solinst_IntClock | Frequency:  36.7 MHz | Target:   0.1 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.4 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 4.6 sec.

