// Seed: 3967786698
module module_0 ();
  supply1 id_1;
  wire [-1 : 1 'b0] id_2;
  integer id_3;
  assign id_1 = id_3 || -1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    output tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wand id_10,
    input tri0 id_11,
    output wor id_12
);
  wire  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ;
  module_0 modCall_1 ();
  always @(negedge 1 or posedge id_48) for (id_34 = id_4; -1; ++id_14) $clog2(16);
  ;
endmodule
