{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712347355602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712347355618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 16:02:35 2024 " "Processing started: Fri Apr 05 16:02:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712347355618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347355618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Assignment3 -c Assignment3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Assignment3 -c Assignment3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347355618 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712347356405 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712347356405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper-example " "Found design unit 1: wrapper-example" {  } { { "wrapper.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712347370040 ""} { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712347370040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_decoder-decoder " "Found design unit 1: LED_decoder-decoder" {  } { { "LED_decoder.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/LED_decoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712347370040 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_decoder " "Found entity 1: LED_decoder" {  } { { "LED_decoder.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/LED_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712347370040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370040 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" FP_Adder.vhd(44) " "VHDL syntax error at FP_Adder.vhd(44) near text \"process\";  expecting \"if\"" {  } { { "FP_Adder.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/FP_Adder.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370056 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \":=\", or \"<=\" FP_Adder.vhd(48) " "VHDL syntax error at FP_Adder.vhd(48) near text \"end\";  expecting \":=\", or \"<=\"" {  } { { "FP_Adder.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/FP_Adder.vhd" 48 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370056 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement FP_Adder.vhd(50) " "VHDL syntax error at FP_Adder.vhd(50) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a sequential statement" {  } { { "FP_Adder.vhd" "" { Text "C:/Users/ipman/Desktop/Assignment3/FP_Adder.vhd" 50 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file fp_adder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370056 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712347370260 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 05 16:02:50 2024 " "Processing ended: Fri Apr 05 16:02:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712347370260 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712347370260 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712347370260 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712347370260 ""}
