{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554710133931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554710133946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 08 10:55:33 2019 " "Processing started: Mon Apr 08 10:55:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554710133946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710133946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710133946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554710137001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554710137001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analog_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file analog_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 analog_filter " "Found entity 1: analog_filter" {  } { { "analog_filter.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/analog_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_z.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_z " "Found entity 1: stepper_z" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_extruder.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_extruder.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_extruder " "Found entity 1: stepper_extruder" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_stepper.v 1 1 " "Found 1 design units, including 1 entities, in source file driver_stepper.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver_stepper " "Found entity 1: driver_stepper" {  } { { "driver_stepper.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/driver_stepper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy " "Found entity 1: stepper_corexy" {  } { { "stepper_corexy.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "home_g28.v 1 1 " "Found 1 design units, including 1 entities, in source file home_g28.v" { { "Info" "ISGN_ENTITY_NAME" "1 home_g28 " "Found entity 1: home_g28" {  } { { "home_g28.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/home_g28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heater_control.v 1 1 " "Found 1 design units, including 1 entities, in source file heater_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 heater_control " "Found entity 1: heater_control" {  } { { "heater_control.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/heater_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy_new.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy_new " "Found entity 1: stepper_corexy_new" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_controller " "Found entity 1: stepper_controller" {  } { { "stepper_controller.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554710163917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710163917 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "stepper_controller.v(167) " "Verilog HDL Instantiation warning at stepper_controller.v(167): instance has no name" {  } { { "stepper_controller.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_controller.v" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1554710163937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stepper_controller " "Elaborating entity \"stepper_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554710164233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "home_g28 home_g28:home " "Elaborating entity \"home_g28\" for hierarchy \"home_g28:home\"" {  } { { "stepper_controller.v" "home" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_controller.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554710164261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_corexy_new stepper_corexy_new:corexy " "Elaborating entity \"stepper_corexy_new\" for hierarchy \"stepper_corexy_new:corexy\"" {  } { { "stepper_controller.v" "corexy" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_controller.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554710164281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "step_changed stepper_corexy_new.v(48) " "Verilog HDL or VHDL warning at stepper_corexy_new.v(48): object \"step_changed\" assigned a value but never read" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "recount stepper_corexy_new.v(50) " "Verilog HDL or VHDL warning at stepper_corexy_new.v(50): object \"recount\" assigned a value but never read" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(96) " "Verilog HDL assignment warning at stepper_corexy_new.v(96): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(100) " "Verilog HDL assignment warning at stepper_corexy_new.v(100): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(181) " "Verilog HDL assignment warning at stepper_corexy_new.v(181): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(185) " "Verilog HDL assignment warning at stepper_corexy_new.v(185): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(191) " "Verilog HDL assignment warning at stepper_corexy_new.v(191): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(197) " "Verilog HDL assignment warning at stepper_corexy_new.v(197): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(212) " "Verilog HDL assignment warning at stepper_corexy_new.v(212): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(216) " "Verilog HDL assignment warning at stepper_corexy_new.v(216): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(223) " "Verilog HDL assignment warning at stepper_corexy_new.v(223): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(229) " "Verilog HDL assignment warning at stepper_corexy_new.v(229): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(236) " "Verilog HDL assignment warning at stepper_corexy_new.v(236): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(242) " "Verilog HDL assignment warning at stepper_corexy_new.v(242): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_corexy_new.v(245) " "Verilog HDL assignment warning at stepper_corexy_new.v(245): truncated value with size 32 to match size of target (31)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_corexy_new.v(251) " "Verilog HDL assignment warning at stepper_corexy_new.v(251): truncated value with size 33 to match size of target (32)" {  } { { "stepper_corexy_new.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_corexy_new.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164305 "|stepper_controller|stepper_corexy_new:corexy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_z stepper_z:z " "Elaborating entity \"stepper_z\" for hierarchy \"stepper_z:z\"" {  } { { "stepper_controller.v" "z" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_controller.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554710164313 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(41) " "Verilog HDL assignment warning at stepper_z.v(41): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_z.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164325 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(57) " "Verilog HDL assignment warning at stepper_z.v(57): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_z.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164325 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_z.v(61) " "Verilog HDL assignment warning at stepper_z.v(61): truncated value with size 33 to match size of target (32)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_z.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164325 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(67) " "Verilog HDL assignment warning at stepper_z.v(67): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_z.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164325 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_z.v(73) " "Verilog HDL assignment warning at stepper_z.v(73): truncated value with size 33 to match size of target (32)" {  } { { "stepper_z.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_z.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164325 "|stepper_controller|stepper_z:z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper_extruder stepper_extruder:comb_50 " "Elaborating entity \"stepper_extruder\" for hierarchy \"stepper_extruder:comb_50\"" {  } { { "stepper_controller.v" "comb_50" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_controller.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554710164329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_extruder.v(39) " "Verilog HDL assignment warning at stepper_extruder.v(39): truncated value with size 32 to match size of target (31)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164341 "|stepper_controller|stepper_extruder:comb_44"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_extruder.v(55) " "Verilog HDL assignment warning at stepper_extruder.v(55): truncated value with size 32 to match size of target (31)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164341 "|stepper_controller|stepper_extruder:comb_44"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_extruder.v(61) " "Verilog HDL assignment warning at stepper_extruder.v(61): truncated value with size 32 to match size of target (31)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164341 "|stepper_controller|stepper_extruder:comb_44"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_extruder.v(67) " "Verilog HDL assignment warning at stepper_extruder.v(67): truncated value with size 33 to match size of target (32)" {  } { { "stepper_extruder.v" "" { Text "C:/Users/reconnect/Documents/GitHub/3d_printer_old/hps+fpga_marlin/quartus/simulat/stepper_extruder.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554710164341 "|stepper_controller|stepper_extruder:comb_44"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554710169518 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554710171974 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554710173109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554710173109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2251 " "Implemented 2251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "269 " "Implemented 269 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554710173793 ""} { "Info" "ICUT_CUT_TM_OPINS" "141 " "Implemented 141 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554710173793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1841 " "Implemented 1841 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554710173793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554710173793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554710173845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 08 10:56:13 2019 " "Processing ended: Mon Apr 08 10:56:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554710173845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554710173845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554710173845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554710173841 ""}
