cocci_test_suite() {
	unsigned long cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 78 */;
	struct dpu_enc_phys_init_params *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 749 */;
	struct dpu_encoder_phys_ops *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 725 */;
	struct dpu_encoder_wait_info cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 614 */;
	struct dpu_hw_intf_cfg cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 59 */;
	struct dpu_hw_ctl *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 58 */;
	struct dpu_encoder_hw_resources *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 571 */;
	struct dpu_hw_pingpong *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 519 */;
	bool cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 500 */;
	struct dpu_encoder_phys *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 500 */;
	void cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 499 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 46 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 45 */;
	struct dpu_kms *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 352 */;
	struct dpu_hw_tear_check cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 348 */;
	struct dpu_encoder_phys_cmd cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 24 */;
	u32 cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 198 */;
	struct dpu_encoder_phys_cmd *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 196 */;
	int cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 193 */;
	struct dpu_encoder_irq *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 155 */;
	void *cocci_id/* drivers/gpu/drm/msm/disp/dpu1/dpu_encoder_phys_cmd.c 124 */;
}
