module counter_1ms(
	input ena,
	input clk,
	input reset,
	output reg count
	);
	reg [25:0] count50;
	always @(posedge clk) begin
		if(reset) begin
			count50 <= 0;
			count <= 0;
		end
		else begin
			if(ena) begin
				count50 = count50 + 1;
				if(count50 == 26'd50_000)
					count <= count + 1;
			end
		end
	end
	
	
	
endmodule

	