// Seed: 2308137631
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4,
    output tri id_5,
    input wand id_6,
    output supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input wire id_12
    , id_17,
    output wand id_13,
    input tri id_14,
    input uwire id_15
);
  id_18(
      (id_14) >= 1'd0
  );
  wire id_19;
  assign id_5 = id_6;
endmodule
module module_1 (
    input supply1 id_0
    , id_24,
    input tri1 id_1,
    input tri1 id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    output tri1 id_6,
    output tri id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    input supply0 id_11,
    input wand id_12,
    input uwire id_13,
    input supply0 id_14,
    input wire id_15,
    input tri0 id_16,
    output tri id_17,
    input supply0 id_18,
    input tri0 id_19,
    input supply1 id_20,
    input tri1 id_21,
    output supply0 id_22
);
  assign id_3 = 1;
  module_0(
      id_2,
      id_17,
      id_13,
      id_13,
      id_16,
      id_7,
      id_18,
      id_5,
      id_8,
      id_9,
      id_2,
      id_9,
      id_21,
      id_7,
      id_1,
      id_18
  );
endmodule
