{"Viktor K. Prasanna": [0, ["Array Processor with Multiple Broadcasting", ["Viktor K. Prasanna", "Cauligi S. Raghavendra"], "http://doi.acm.org/10.1145/327010.327110", "isca", 1985]], "Cauligi S. Raghavendra": [0, ["Array Processor with Multiple Broadcasting", ["Viktor K. Prasanna", "Cauligi S. Raghavendra"], "http://doi.acm.org/10.1145/327010.327110", "isca", 1985]], "G. Wolf": [0, ["Matrix Multiplication in an Interleaved Array Processing Architecture", ["G. Wolf", "J. Robert Jump"], "http://doi.acm.org/10.1145/327010.327112", "isca", 1985]], "J. Robert Jump": [0, ["Matrix Multiplication in an Interleaved Array Processing Architecture", ["G. Wolf", "J. Robert Jump"], "http://doi.acm.org/10.1145/327010.327112", "isca", 1985]], "James R. Goodman": [0, ["PIPE: A VLSI Decoupled Architecture", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117", "isca", 1985]], "Jian-tu Hsieh": [0, ["PIPE: A VLSI Decoupled Architecture", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117", "isca", 1985]], "Koujuch Liou": [0, ["PIPE: A VLSI Decoupled Architecture", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117", "isca", 1985]], "Andrew R. Pleszkun": [0, ["PIPE: A VLSI Decoupled Architecture", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117", "isca", 1985], ["Implementation of Precise Interrupts in Pipelined Processors", ["James E. Smith", "Andrew R. Pleszkun"], "http://doi.acm.org/10.1145/327010.327125", "isca", 1985]], "P. B. Schechter": [0, ["PIPE: A VLSI Decoupled Architecture", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117", "isca", 1985]], "Honesty C. Young": [0, ["PIPE: A VLSI Decoupled Architecture", ["James R. Goodman", "Jian-tu Hsieh", "Koujuch Liou", "Andrew R. Pleszkun", "P. B. Schechter", "Honesty C. Young"], "http://doi.acm.org/10.1145/327010.327117", "isca", 1985]], "Peter Y.-T. Hsu": [0, ["TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology", ["Peter Y.-T. Hsu", "Joseph T. Rahmeh", "Edward S. Davidson", "Jacob A. Abraham"], "http://doi.acm.org/10.1145/327010.327121", "isca", 1985]], "Joseph T. Rahmeh": [0, ["TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology", ["Peter Y.-T. Hsu", "Joseph T. Rahmeh", "Edward S. Davidson", "Jacob A. Abraham"], "http://doi.acm.org/10.1145/327010.327121", "isca", 1985]], "Edward S. Davidson": [0, ["TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology", ["Peter Y.-T. Hsu", "Joseph T. Rahmeh", "Edward S. Davidson", "Jacob A. Abraham"], "http://doi.acm.org/10.1145/327010.327121", "isca", 1985], ["An Efficient LISP-Execution Architecture with a New Representation for List Structures", ["Gurindar S. Sohi", "Edward S. Davidson", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327136", "isca", 1985]], "Jacob A. Abraham": [0, ["TIDBITS: Speedup Via Time-Delay Bit-Slicing in ALU Design for VLSI Technology", ["Peter Y.-T. Hsu", "Joseph T. Rahmeh", "Edward S. Davidson", "Jacob A. Abraham"], "http://doi.acm.org/10.1145/327010.327121", "isca", 1985]], "James E. Smith": [0, ["Implementation of Precise Interrupts in Pipelined Processors", ["James E. Smith", "Andrew R. Pleszkun"], "http://doi.acm.org/10.1145/327010.327125", "isca", 1985]], "Makoto Hasegawa": [0, ["High-Speed Top-of-Stack Scheme for VLSI Processor: a Management Algorithm and Its Analysis", ["Makoto Hasegawa", "Yoshiharu Shigei"], "http://doi.acm.org/10.1145/327010.327129", "isca", 1985]], "Yoshiharu Shigei": [0, ["High-Speed Top-of-Stack Scheme for VLSI Processor: a Management Algorithm and Its Analysis", ["Makoto Hasegawa", "Yoshiharu Shigei"], "http://doi.acm.org/10.1145/327010.327129", "isca", 1985]], "Charles Y. Hitchcock III": [0, ["Analyzing Multiple Register Sets", ["Charles Y. Hitchcock III", "Brinkley Sprunt"], "http://doi.acm.org/10.1145/327010.327130", "isca", 1985]], "Brinkley Sprunt": [0, ["Analyzing Multiple Register Sets", ["Charles Y. Hitchcock III", "Brinkley Sprunt"], "http://doi.acm.org/10.1145/327010.327130", "isca", 1985]], "Alan Jay Smith": [0, ["Cache Evaluation and the Impact of Workload Choice", ["Alan Jay Smith"], "http://doi.acm.org/10.1145/327010.327132", "isca", 1985]], "David A. Moon": [2.552527564314566e-10, ["Architecture of the Symbolics 3600", ["David A. Moon"], "http://doi.acm.org/10.1145/327010.327133", "isca", 1985]], "Ashwin Ram": [0, ["Parallel Garbage Collection Without Synchronization Overhead", ["Ashwin Ram", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327134", "isca", 1985]], "Janak H. Patel": [0, ["Parallel Garbage Collection Without Synchronization Overhead", ["Ashwin Ram", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327134", "isca", 1985], ["An Efficient LISP-Execution Architecture with a New Representation for List Structures", ["Gurindar S. Sohi", "Edward S. Davidson", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327136", "isca", 1985]], "Gurindar S. Sohi": [0, ["An Efficient LISP-Execution Architecture with a New Representation for List Structures", ["Gurindar S. Sohi", "Edward S. Davidson", "Janak H. Patel"], "http://doi.acm.org/10.1145/327010.327136", "isca", 1985]], "Hideharu Amano": [0, ["(SM)\u00b2-II: A New Version of the Sparse Matrix Solving Machine", ["Hideharu Amano", "Taisuke Boku", "Tomohiro Kudoh", "Hideo Aiso"], "http://doi.acm.org/10.1145/327010.327137", "isca", 1985]], "Taisuke Boku": [0, ["(SM)\u00b2-II: A New Version of the Sparse Matrix Solving Machine", ["Hideharu Amano", "Taisuke Boku", "Tomohiro Kudoh", "Hideo Aiso"], "http://doi.acm.org/10.1145/327010.327137", "isca", 1985]], "Tomohiro Kudoh": [0, ["(SM)\u00b2-II: A New Version of the Sparse Matrix Solving Machine", ["Hideharu Amano", "Taisuke Boku", "Tomohiro Kudoh", "Hideo Aiso"], "http://doi.acm.org/10.1145/327010.327137", "isca", 1985]], "Hideo Aiso": [0, ["(SM)\u00b2-II: A New Version of the Sparse Matrix Solving Machine", ["Hideharu Amano", "Taisuke Boku", "Tomohiro Kudoh", "Hideo Aiso"], "http://doi.acm.org/10.1145/327010.327137", "isca", 1985]], "John F. Beetem": [0, ["The GF11 Supercomputer", ["John F. Beetem", "Monty Denneau", "Don Weingarten"], "http://doi.acm.org/10.1145/327010.327139", "isca", 1985]], "Monty Denneau": [0, ["The GF11 Supercomputer", ["John F. Beetem", "Monty Denneau", "Don Weingarten"], "http://doi.acm.org/10.1145/327010.327139", "isca", 1985]], "Don Weingarten": [0, ["The GF11 Supercomputer", ["John F. Beetem", "Monty Denneau", "Don Weingarten"], "http://doi.acm.org/10.1145/327010.327139", "isca", 1985]], "Bradley Warren Smith": [0, ["Models for Use in the Design of Macro-Pipelined Parallel Processors", ["Bradley Warren Smith", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/327010.327140", "isca", 1985]], "Howard Jay Siegel": [0, ["Models for Use in the Design of Macro-Pipelined Parallel Processors", ["Bradley Warren Smith", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/327010.327140", "isca", 1985], ["The Performance Analysis of Partitioned Circuit Switched Multistage Interconnection Networks", ["Nathaniel J. Davis IV", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/327010.327371", "isca", 1985]], "Jan Edler": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Allan Gottlieb": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Clyde P. Kruskal": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Kevin P. McAuliffe": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Larry Rudolph": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Marc Snir": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Patricia J. Teller": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "James Wilson": [0, ["Issues Related to MIMD Shared-memory Computers: The NYU Ultracomputer Approach", ["Jan Edler", "Allan Gottlieb", "Clyde P. Kruskal", "Kevin P. McAuliffe", "Larry Rudolph", "Marc Snir", "Patricia J. Teller", "James Wilson"], "http://doi.acm.org/10.1145/327010.327143", "isca", 1985]], "Roland N. Ibbett": [0, ["MU6V: A Parallel Vector Processing System", ["Roland N. Ibbett", "P. C. Capon", "Nigel P. Topham"], "http://doi.acm.org/10.1145/327010.327145", "isca", 1985]], "P. C. Capon": [0, ["MU6V: A Parallel Vector Processing System", ["Roland N. Ibbett", "P. C. Capon", "Nigel P. Topham"], "http://doi.acm.org/10.1145/327010.327145", "isca", 1985]], "Nigel P. Topham": [0, ["MU6V: A Parallel Vector Processing System", ["Roland N. Ibbett", "P. C. Capon", "Nigel P. Topham"], "http://doi.acm.org/10.1145/327010.327145", "isca", 1985]], "Stephen F. Lundstrom": [0, ["A Decentralized Control, Highly Concurrent Multiprocessor", ["Stephen F. Lundstrom"], "http://doi.acm.org/10.1145/327010.327149", "isca", 1985]], "William J. Dally": [0, ["An Object Oriented Architecture", ["William J. Dally", "James T. Kajiya"], "http://doi.acm.org/10.1145/327010.327151", "isca", 1985]], "James T. Kajiya": [0, ["An Object Oriented Architecture", ["William J. Dally", "James T. Kajiya"], "http://doi.acm.org/10.1145/327010.327151", "isca", 1985]], "Edward F. Gehringer": [0, ["Tagged Architecture: How Compelling Are its Advantages?", ["Edward F. Gehringer", "James Leslie Keedy"], "http://doi.acm.org/10.1145/327010.327153", "isca", 1985], ["The Influence of Parallel Decomposition Strategies on the Performance of Multiprocessor Systems", ["Dalibor F. Vrsalovic", "Edward F. Gehringer", "Zary Segall", "Daniel P. Siewiorek"], "http://doi.acm.org/10.1145/327010.327372", "isca", 1985]], "James Leslie Keedy": [0, ["Tagged Architecture: How Compelling Are its Advantages?", ["Edward F. Gehringer", "James Leslie Keedy"], "http://doi.acm.org/10.1145/327010.327153", "isca", 1985]], "S. Nanba": [0, ["VM/4: ACOS-4 Virtual Machine Architecture", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156", "isca", 1985]], "N. Ohno": [0, ["VM/4: ACOS-4 Virtual Machine Architecture", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156", "isca", 1985]], "H. Kubo": [0, ["VM/4: ACOS-4 Virtual Machine Architecture", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156", "isca", 1985]], "H. Morisue": [0, ["VM/4: ACOS-4 Virtual Machine Architecture", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156", "isca", 1985]], "T. Ohshima": [0, ["VM/4: ACOS-4 Virtual Machine Architecture", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156", "isca", 1985]], "H. Yamagishi": [0, ["VM/4: ACOS-4 Virtual Machine Architecture", ["S. Nanba", "N. Ohno", "H. Kubo", "H. Morisue", "T. Ohshima", "H. Yamagishi"], "http://doi.acm.org/10.1145/327010.327156", "isca", 1985]], "Tep P. Dobry": [0, ["Performance Studies of a Prolog Machine Architecture", ["Tep P. Dobry", "Alvin M. Despain", "Yale N. Patt"], "http://doi.acm.org/10.1145/327010.327161", "isca", 1985]], "Alvin M. Despain": [0, ["Performance Studies of a Prolog Machine Architecture", ["Tep P. Dobry", "Alvin M. Despain", "Yale N. Patt"], "http://doi.acm.org/10.1145/327010.327161", "isca", 1985]], "Yale N. Patt": [0, ["Performance Studies of a Prolog Machine Architecture", ["Tep P. Dobry", "Alvin M. Despain", "Yale N. Patt"], "http://doi.acm.org/10.1145/327010.327161", "isca", 1985]], "Ryosei Nakazaki": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Akihiko Konagaya": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Shinichi Habata": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Hideo Shimazu": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Mamoru Umemura": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Masahiro Yamamoto": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Minoru Yokota": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Takashi Chikayama": [0, ["Design of a High-speed Prolog Machine (HPM)", ["Ryosei Nakazaki", "Akihiko Konagaya", "Shinichi Habata", "Hideo Shimazu", "Mamoru Umemura", "Masahiro Yamamoto", "Minoru Yokota", "Takashi Chikayama"], "http://doi.acm.org/10.1145/327010.327163", "isca", 1985]], "Nam Sung Woo": [0.9872660338878632, ["A Hardware Unification Unit: Design and Analysis", ["Nam Sung Woo"], "http://doi.acm.org/10.1145/327010.327203", "isca", 1985]], "Nicholas Matelan": [0, ["The FLEX/32 Multicomputer", ["Nicholas Matelan"], "http://doi.acm.org/10.1145/327010.327206", "isca", 1985]], "Dick Naedel": [0, ["Closely Coupled Asynchronous Hierarchical and Parallel Processing in an Open Architecture", ["Dick Naedel"], "http://doi.acm.org/10.1145/327010.327212", "isca", 1985]], "Jim Savage": [0, ["Parallel Processing as a Language Design Problem", ["Jim Savage"], "http://doi.acm.org/10.1145/327010.327213", "isca", 1985]], "David P. Rodgers": [0, ["Improvements in Multiprocessor System Design", ["David P. Rodgers"], "http://doi.acm.org/10.1145/327010.327215", "isca", 1985]], "Peter B. Mark": [0, ["The Sequoia Computer: A Fault-Tolerant Tightly-Coupled Multiprocessor Architecture", ["Peter B. Mark"], "http://doi.acm.org/10.1145/327010.327218", "isca", 1985]], "Elliot Nestle": [0, ["The Synapse N+1 System: Architectural Characteristics and Performance Data of a Tightly-Coupled Multiprocessor System", ["Elliot Nestle", "Armond Inselberg"], "http://doi.acm.org/10.1145/327010.327222", "isca", 1985]], "Armond Inselberg": [0, ["The Synapse N+1 System: Architectural Characteristics and Performance Data of a Tightly-Coupled Multiprocessor System", ["Elliot Nestle", "Armond Inselberg"], "http://doi.acm.org/10.1145/327010.327222", "isca", 1985]], "Robert W. Horst": [0, ["An Architecture for High Volume Transaction Processing", ["Robert W. Horst", "Timothy C. K. Chou"], "http://doi.acm.org/10.1145/327010.327226", "isca", 1985]], "Timothy C. K. Chou": [0, ["An Architecture for High Volume Transaction Processing", ["Robert W. Horst", "Timothy C. K. Chou"], "http://doi.acm.org/10.1145/327010.327226", "isca", 1985]], "Shigeo Kamiya": [0, ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231", "isca", 1985]], "Kazuhide Iwata": [0, ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231", "isca", 1985]], "Hiroshi Sakai": [0, ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231", "isca", 1985]], "Susumu Matsuda": [0, ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231", "isca", 1985]], "Shigeki Shibayama": [0, ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231", "isca", 1985]], "Kunio Murakami": [0, ["A Hardware Pipeline Algorithm for Relational Database Operation and Its Implementation Using Dedicated Hardware", ["Shigeo Kamiya", "Kazuhide Iwata", "Hiroshi Sakai", "Susumu Matsuda", "Shigeki Shibayama", "Kunio Murakami"], "http://doi.acm.org/10.1145/327010.327231", "isca", 1985]], "Dik Lun Lee": [0.00032749621459515765, ["A Distributed Multiple-Response Resolver for Value-Ordered Retrieval", ["Dik Lun Lee"], "http://doi.acm.org/10.1145/327010.327232", "isca", 1985]], "John Feo": [0, ["Dynamic, Distributed Resource Configuration on SW-Banyans", ["John Feo", "Roy M. Jenevein", "James C. Browne"], "http://doi.acm.org/10.1145/327010.327233", "isca", 1985]], "Roy M. Jenevein": [0, ["Dynamic, Distributed Resource Configuration on SW-Banyans", ["John Feo", "Roy M. Jenevein", "James C. Browne"], "http://doi.acm.org/10.1145/327010.327233", "isca", 1985]], "James C. Browne": [0, ["Dynamic, Distributed Resource Configuration on SW-Banyans", ["John Feo", "Roy M. Jenevein", "James C. Browne"], "http://doi.acm.org/10.1145/327010.327233", "isca", 1985]], "Randy H. Katz": [0, ["Implementing A Cache Consistency Protocol", ["Randy H. Katz", "Susan J. Eggers", "David A. Wood", "C. L. Perkins", "R. G. Sheldon"], "http://doi.acm.org/10.1145/327010.327237", "isca", 1985]], "Susan J. Eggers": [0, ["Implementing A Cache Consistency Protocol", ["Randy H. Katz", "Susan J. Eggers", "David A. Wood", "C. L. Perkins", "R. G. Sheldon"], "http://doi.acm.org/10.1145/327010.327237", "isca", 1985]], "David A. Wood": [0, ["Implementing A Cache Consistency Protocol", ["Randy H. Katz", "Susan J. Eggers", "David A. Wood", "C. L. Perkins", "R. G. Sheldon"], "http://doi.acm.org/10.1145/327010.327237", "isca", 1985]], "C. L. Perkins": [0, ["Implementing A Cache Consistency Protocol", ["Randy H. Katz", "Susan J. Eggers", "David A. Wood", "C. L. Perkins", "R. G. Sheldon"], "http://doi.acm.org/10.1145/327010.327237", "isca", 1985]], "R. G. Sheldon": [0, ["Implementing A Cache Consistency Protocol", ["Randy H. Katz", "Susan J. Eggers", "David A. Wood", "C. L. Perkins", "R. G. Sheldon"], "http://doi.acm.org/10.1145/327010.327237", "isca", 1985]], "Zhiyuan Li": [0, ["A Technique for Reducing Synchronization Overhead in Large Scale Multiprocessors", ["Zhiyuan Li", "Walid A. Abu-Sufah"], "http://doi.acm.org/10.1145/327010.327266", "isca", 1985]], "Walid A. Abu-Sufah": [0, ["A Technique for Reducing Synchronization Overhead in Large Scale Multiprocessors", ["Zhiyuan Li", "Walid A. Abu-Sufah"], "http://doi.acm.org/10.1145/327010.327266", "isca", 1985], ["Performance Prediction Tools for Cedar: A Multiprocessor Supercomputer", ["Walid A. Abu-Sufah", "Alex Y. Kwok"], "http://doi.acm.org/10.1145/327010.327373", "isca", 1985]], "Colin Whitby-Strevens": [0, ["The Transputer", ["Colin Whitby-Strevens"], "http://doi.acm.org/10.1145/327010.327269", "isca", 1985]], "Ali R. Hurson": [0, ["A Systolic Multiplier Unit and Its VLSI Design", ["Ali R. Hurson", "Behrooz A. Shirazi"], "http://doi.acm.org/10.1145/327010.327274", "isca", 1985]], "Behrooz A. Shirazi": [0, ["A Systolic Multiplier Unit and Its VLSI Design", ["Ali R. Hurson", "Behrooz A. Shirazi"], "http://doi.acm.org/10.1145/327010.327274", "isca", 1985]], "Rami G. Melhem": [0, ["A Language for the Simulation of Systolic Architectures", ["Rami G. Melhem"], "http://doi.acm.org/10.1145/327010.327275", "isca", 1985]], "Henry Y. H. Chuang": [0, ["A Versatile Systolic Array for Matrix Computations", ["Henry Y. H. Chuang", "Guo He"], "http://doi.acm.org/10.1145/327010.327285", "isca", 1985]], "Guo He": [0, ["A Versatile Systolic Array for Matrix Computations", ["Henry Y. H. Chuang", "Guo He"], "http://doi.acm.org/10.1145/327010.327285", "isca", 1985]], "Rex W. Vedder": [0, ["The Hughes Data Flow Multiprocessor: Architecture for Efficient Signal and Data Processing", ["Rex W. Vedder", "Dennis Finn"], "http://doi.acm.org/10.1145/327010.327290", "isca", 1985]], "Dennis Finn": [0, ["The Hughes Data Flow Multiprocessor: Architecture for Efficient Signal and Data Processing", ["Rex W. Vedder", "Dennis Finn"], "http://doi.acm.org/10.1145/327010.327290", "isca", 1985]], "Kenneth R. Traub": [0, ["An Abstract Parallel Graph Reduction Machine", ["Kenneth R. Traub"], "http://doi.acm.org/10.1145/327010.328253", "isca", 1985]], "Bruno R. Preiss": [0, ["Data Flow on a Queue Machine", ["Bruno R. Preiss", "V. Carl Hamacher"], "http://doi.acm.org/10.1145/327010.327367", "isca", 1985]], "V. Carl Hamacher": [0, ["Data Flow on a Queue Machine", ["Bruno R. Preiss", "V. Carl Hamacher"], "http://doi.acm.org/10.1145/327010.327367", "isca", 1985]], "Jean-Luc Gaudiot": [0, ["Methods for Handling Structures in Data-Flow Systems", ["Jean-Luc Gaudiot"], "http://doi.acm.org/10.1145/327010.327368", "isca", 1985]], "Maheswara R. Samatham": [0, ["The de Bruijn Multiprocessor Network: A Versatile Sorting Network", ["Maheswara R. Samatham", "Dhiraj K. Pradhan"], "http://doi.acm.org/10.1145/327010.327369", "isca", 1985]], "Dhiraj K. Pradhan": [0, ["The de Bruijn Multiprocessor Network: A Versatile Sorting Network", ["Maheswara R. Samatham", "Dhiraj K. Pradhan"], "http://doi.acm.org/10.1145/327010.327369", "isca", 1985]], "Nian-Feng Tzeng": [0, ["Fault-Tolerant Scheme for Multistage Interconnection Networks", ["Nian-Feng Tzeng", "Pen-Chung Yew", "Chuan-Qi Zhu"], "http://doi.acm.org/10.1145/327010.327205", "isca", 1985]], "Pen-Chung Yew": [0, ["Fault-Tolerant Scheme for Multistage Interconnection Networks", ["Nian-Feng Tzeng", "Pen-Chung Yew", "Chuan-Qi Zhu"], "http://doi.acm.org/10.1145/327010.327205", "isca", 1985]], "Chuan-Qi Zhu": [0, ["Fault-Tolerant Scheme for Multistage Interconnection Networks", ["Nian-Feng Tzeng", "Pen-Chung Yew", "Chuan-Qi Zhu"], "http://doi.acm.org/10.1145/327010.327205", "isca", 1985]], "Vijay P. Kumar": [0, ["Design and Analysis of Fault-Tolerant Multistage Interconnection Networks With Low Link Complexity", ["Vijay P. Kumar", "Sudhakar M. Reddy"], "http://doi.acm.org/10.1145/327010.327370", "isca", 1985]], "Sudhakar M. Reddy": [0, ["Design and Analysis of Fault-Tolerant Multistage Interconnection Networks With Low Link Complexity", ["Vijay P. Kumar", "Sudhakar M. Reddy"], "http://doi.acm.org/10.1145/327010.327370", "isca", 1985]], "Nathaniel J. Davis IV": [0, ["The Performance Analysis of Partitioned Circuit Switched Multistage Interconnection Networks", ["Nathaniel J. Davis IV", "Howard Jay Siegel"], "http://doi.acm.org/10.1145/327010.327371", "isca", 1985]], "Dalibor F. Vrsalovic": [0, ["The Influence of Parallel Decomposition Strategies on the Performance of Multiprocessor Systems", ["Dalibor F. Vrsalovic", "Edward F. Gehringer", "Zary Segall", "Daniel P. Siewiorek"], "http://doi.acm.org/10.1145/327010.327372", "isca", 1985]], "Zary Segall": [0, ["The Influence of Parallel Decomposition Strategies on the Performance of Multiprocessor Systems", ["Dalibor F. Vrsalovic", "Edward F. Gehringer", "Zary Segall", "Daniel P. Siewiorek"], "http://doi.acm.org/10.1145/327010.327372", "isca", 1985]], "Daniel P. Siewiorek": [0, ["The Influence of Parallel Decomposition Strategies on the Performance of Multiprocessor Systems", ["Dalibor F. Vrsalovic", "Edward F. Gehringer", "Zary Segall", "Daniel P. Siewiorek"], "http://doi.acm.org/10.1145/327010.327372", "isca", 1985]], "Alex Y. Kwok": [0, ["Performance Prediction Tools for Cedar: A Multiprocessor Supercomputer", ["Walid A. Abu-Sufah", "Alex Y. Kwok"], "http://doi.acm.org/10.1145/327010.327373", "isca", 1985]], "Jose M. Llaberia": [0, ["Analysis and Simulation of Multiplexed Single-Bus Networks With and Without Buffering", ["Jose M. Llaberia", "Mateo Valero", "Enrique Herrada Lillo", "Jesus Labarta"], "http://doi.acm.org/10.1145/327010.327374", "isca", 1985]], "Mateo Valero": [0, ["Analysis and Simulation of Multiplexed Single-Bus Networks With and Without Buffering", ["Jose M. Llaberia", "Mateo Valero", "Enrique Herrada Lillo", "Jesus Labarta"], "http://doi.acm.org/10.1145/327010.327374", "isca", 1985]], "Enrique Herrada Lillo": [0, ["Analysis and Simulation of Multiplexed Single-Bus Networks With and Without Buffering", ["Jose M. Llaberia", "Mateo Valero", "Enrique Herrada Lillo", "Jesus Labarta"], "http://doi.acm.org/10.1145/327010.327374", "isca", 1985]], "Jesus Labarta": [0, ["Analysis and Simulation of Multiplexed Single-Bus Networks With and Without Buffering", ["Jose M. Llaberia", "Mateo Valero", "Enrique Herrada Lillo", "Jesus Labarta"], "http://doi.acm.org/10.1145/327010.327374", "isca", 1985]], "John Sanguinetti": [0, ["Performance of a Message-Based Multiprocessor", ["John Sanguinetti", "B. Kumar"], "http://doi.acm.org/10.1145/327010.327209", "isca", 1985]], "B. Kumar": [0, ["Performance of a Message-Based Multiprocessor", ["John Sanguinetti", "B. Kumar"], "http://doi.acm.org/10.1145/327010.327209", "isca", 1985]]}