

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:07:59 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_8
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       43|       51| 0.430 us | 0.510 us |   43|   51|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |       18|       25|         9|          -|          -|     2|    no    |
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 9 
4 --> 5 9 
5 --> 6 9 
6 --> 7 9 
7 --> 8 9 
8 --> 9 
9 --> 10 11 
10 --> 2 
11 --> 12 
12 --> 13 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_8.cpp:8]   --->   Operation 17 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_0 = phi i5 [ 10, %0 ], [ %add_ln18_7, %9 ]" [fir11_sec2_8.cpp:18]   --->   Operation 19 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_0_0_cast = sext i5 %i_0_0 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 20 'sext' 'i_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%icmp_ln17 = icmp sgt i5 %i_0_0, 0" [fir11_sec2_8.cpp:17]   --->   Operation 22 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %2, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.87ns)   --->   "%add_ln18 = add i5 %i_0_0, -1" [fir11_sec2_8.cpp:18]   --->   Operation 24 'add' 'add_ln18' <Predicate = (icmp_ln17)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i5 %add_ln18 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 25 'zext' 'zext_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 26 'getelementptr' 'shift_reg_addr' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 27 'load' 'shift_reg_load' <Predicate = (icmp_ln17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln17_1 = icmp sgt i5 %add_ln18, 0" [fir11_sec2_8.cpp:17]   --->   Operation 28 'icmp' 'icmp_ln17_1' <Predicate = (icmp_ln17)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.75>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir11_sec2_8.cpp:17]   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 30 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i32 %i_0_0_cast to i64" [fir11_sec2_8.cpp:18]   --->   Operation 31 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_1" [fir11_sec2_8.cpp:18]   --->   Operation 32 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_1, label %3, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.87ns)   --->   "%add_ln18_1 = add i5 %i_0_0, -2" [fir11_sec2_8.cpp:18]   --->   Operation 35 'add' 'add_ln18_1' <Predicate = (icmp_ln17_1)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i5 %add_ln18_1 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 36 'sext' 'sext_ln18' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i32 %sext_ln18 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 37 'zext' 'zext_ln18_2' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_addr_8 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_2" [fir11_sec2_8.cpp:18]   --->   Operation 38 'getelementptr' 'shift_reg_addr_8' <Predicate = (icmp_ln17_1)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.79ns)   --->   "%shift_reg_load_8 = load i32* %shift_reg_addr_8, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 39 'load' 'shift_reg_load_8' <Predicate = (icmp_ln17_1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln17_2 = icmp sgt i5 %add_ln18_1, 0" [fir11_sec2_8.cpp:17]   --->   Operation 40 'icmp' 'icmp_ln17_2' <Predicate = (icmp_ln17_1)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 41 [1/2] (0.79ns)   --->   "%shift_reg_load_8 = load i32* %shift_reg_addr_8, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 41 'load' 'shift_reg_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 42 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_8, i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_2, label %4, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln18_2 = add i5 -3, %i_0_0" [fir11_sec2_8.cpp:18]   --->   Operation 44 'add' 'add_ln18_2' <Predicate = (icmp_ln17_2)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i5 %add_ln18_2 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 45 'sext' 'sext_ln18_1' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i32 %sext_ln18_1 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 46 'zext' 'zext_ln18_3' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_addr_9 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_3" [fir11_sec2_8.cpp:18]   --->   Operation 47 'getelementptr' 'shift_reg_addr_9' <Predicate = (icmp_ln17_2)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_9, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 48 'load' 'shift_reg_load_2' <Predicate = (icmp_ln17_2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i5 %i_0_0 to i4" [fir11_sec2_8.cpp:18]   --->   Operation 49 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.86ns)   --->   "%add_ln18_8 = add i4 -3, %trunc_ln18" [fir11_sec2_8.cpp:18]   --->   Operation 50 'add' 'add_ln18_8' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_9, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 51 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 52 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_2, i32* %shift_reg_addr_8, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 52 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln17_3 = icmp sgt i4 %add_ln18_8, 0" [fir11_sec2_8.cpp:17]   --->   Operation 53 'icmp' 'icmp_ln17_3' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_3, label %5, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.87ns)   --->   "%add_ln18_3 = add i5 %i_0_0, -4" [fir11_sec2_8.cpp:18]   --->   Operation 55 'add' 'add_ln18_3' <Predicate = (icmp_ln17_3)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i5 %add_ln18_3 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 56 'sext' 'sext_ln18_2' <Predicate = (icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i32 %sext_ln18_2 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 57 'zext' 'zext_ln18_4' <Predicate = (icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%shift_reg_addr_3 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_4" [fir11_sec2_8.cpp:18]   --->   Operation 58 'getelementptr' 'shift_reg_addr_3' <Predicate = (icmp_ln17_3)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 59 'load' 'shift_reg_load_3' <Predicate = (icmp_ln17_3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 1.75>
ST_6 : Operation 60 [1/1] (0.86ns)   --->   "%add_ln18_9 = add i4 %trunc_ln18, -4" [fir11_sec2_8.cpp:18]   --->   Operation 60 'add' 'add_ln18_9' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 61 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 62 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_3, i32* %shift_reg_addr_9, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 63 [1/1] (0.88ns)   --->   "%icmp_ln17_4 = icmp sgt i4 %add_ln18_9, 0" [fir11_sec2_8.cpp:17]   --->   Operation 63 'icmp' 'icmp_ln17_4' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_4, label %6, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.87ns)   --->   "%add_ln18_4 = add i5 %i_0_0, -5" [fir11_sec2_8.cpp:18]   --->   Operation 65 'add' 'add_ln18_4' <Predicate = (icmp_ln17_4)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i5 %add_ln18_4 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 66 'sext' 'sext_ln18_3' <Predicate = (icmp_ln17_4)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i32 %sext_ln18_3 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 67 'zext' 'zext_ln18_5' <Predicate = (icmp_ln17_4)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_addr_4 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_5" [fir11_sec2_8.cpp:18]   --->   Operation 68 'getelementptr' 'shift_reg_addr_4' <Predicate = (icmp_ln17_4)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 69 'load' 'shift_reg_load_4' <Predicate = (icmp_ln17_4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 7 <SV = 6> <Delay = 1.75>
ST_7 : Operation 70 [1/1] (0.86ns)   --->   "%add_ln18_10 = add i4 %trunc_ln18, -5" [fir11_sec2_8.cpp:18]   --->   Operation 70 'add' 'add_ln18_10' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_4, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 71 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 72 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_4, i32* %shift_reg_addr_3, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln17_5 = icmp sgt i4 %add_ln18_10, 0" [fir11_sec2_8.cpp:17]   --->   Operation 73 'icmp' 'icmp_ln17_5' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_5, label %7, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.87ns)   --->   "%add_ln18_5 = add i5 %i_0_0, -6" [fir11_sec2_8.cpp:18]   --->   Operation 75 'add' 'add_ln18_5' <Predicate = (icmp_ln17_5)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln18_4 = sext i5 %add_ln18_5 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 76 'sext' 'sext_ln18_4' <Predicate = (icmp_ln17_5)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i32 %sext_ln18_4 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 77 'zext' 'zext_ln18_6' <Predicate = (icmp_ln17_5)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%shift_reg_addr_5 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_6" [fir11_sec2_8.cpp:18]   --->   Operation 78 'getelementptr' 'shift_reg_addr_5' <Predicate = (icmp_ln17_5)> <Delay = 0.00>
ST_7 : Operation 79 [2/2] (0.79ns)   --->   "%shift_reg_load_5 = load i32* %shift_reg_addr_5, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 79 'load' 'shift_reg_load_5' <Predicate = (icmp_ln17_5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 1.75>
ST_8 : Operation 80 [1/1] (0.86ns)   --->   "%add_ln18_11 = add i4 %trunc_ln18, -6" [fir11_sec2_8.cpp:18]   --->   Operation 80 'add' 'add_ln18_11' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/2] (0.79ns)   --->   "%shift_reg_load_5 = load i32* %shift_reg_addr_5, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 81 'load' 'shift_reg_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 82 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_5, i32* %shift_reg_addr_4, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 83 [1/1] (0.88ns)   --->   "%icmp_ln17_6 = icmp sgt i4 %add_ln18_11, 0" [fir11_sec2_8.cpp:17]   --->   Operation 83 'icmp' 'icmp_ln17_6' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_6, label %8, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.87ns)   --->   "%add_ln18_6 = add i5 %i_0_0, -7" [fir11_sec2_8.cpp:18]   --->   Operation 85 'add' 'add_ln18_6' <Predicate = (icmp_ln17_6)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln18_5 = sext i5 %add_ln18_6 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 86 'sext' 'sext_ln18_5' <Predicate = (icmp_ln17_6)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i32 %sext_ln18_5 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 87 'zext' 'zext_ln18_7' <Predicate = (icmp_ln17_6)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shift_reg_addr_6 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_7" [fir11_sec2_8.cpp:18]   --->   Operation 88 'getelementptr' 'shift_reg_addr_6' <Predicate = (icmp_ln17_6)> <Delay = 0.00>
ST_8 : Operation 89 [2/2] (0.79ns)   --->   "%shift_reg_load_6 = load i32* %shift_reg_addr_6, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 89 'load' 'shift_reg_load_6' <Predicate = (icmp_ln17_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 90 [1/1] (0.88ns)   --->   "%icmp_ln17_7 = icmp slt i4 %trunc_ln18, -1" [fir11_sec2_8.cpp:17]   --->   Operation 90 'icmp' 'icmp_ln17_7' <Predicate = (icmp_ln17_6)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.66>
ST_9 : Operation 91 [1/2] (0.79ns)   --->   "%shift_reg_load_6 = load i32* %shift_reg_addr_6, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 91 'load' 'shift_reg_load_6' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 92 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_6, i32* %shift_reg_addr_5, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 92 'store' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17_7, label %9, label %10" [fir11_sec2_8.cpp:17]   --->   Operation 93 'br' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.87ns)   --->   "%add_ln18_7 = add i5 %i_0_0, -8" [fir11_sec2_8.cpp:18]   --->   Operation 94 'add' 'add_ln18_7' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6 & icmp_ln17_7)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln18_6 = sext i5 %add_ln18_7 to i32" [fir11_sec2_8.cpp:18]   --->   Operation 95 'sext' 'sext_ln18_6' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6 & icmp_ln17_7)> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i32 %sext_ln18_6 to i64" [fir11_sec2_8.cpp:18]   --->   Operation 96 'zext' 'zext_ln18_8' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6 & icmp_ln17_7)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%shift_reg_addr_7 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln18_8" [fir11_sec2_8.cpp:18]   --->   Operation 97 'getelementptr' 'shift_reg_addr_7' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6 & icmp_ln17_7)> <Delay = 0.00>
ST_9 : Operation 98 [2/2] (0.79ns)   --->   "%shift_reg_load_7 = load i32* %shift_reg_addr_7, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 98 'load' 'shift_reg_load_7' <Predicate = (icmp_ln17 & icmp_ln17_1 & icmp_ln17_2 & icmp_ln17_3 & icmp_ln17_4 & icmp_ln17_5 & icmp_ln17_6 & icmp_ln17_7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 10 <SV = 9> <Delay = 1.58>
ST_10 : Operation 99 [1/2] (0.79ns)   --->   "%shift_reg_load_7 = load i32* %shift_reg_addr_7, align 8" [fir11_sec2_8.cpp:18]   --->   Operation 99 'load' 'shift_reg_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 100 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_7, i32* %shift_reg_addr_6, align 4" [fir11_sec2_8.cpp:18]   --->   Operation 100 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_8.cpp:17]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.79>
ST_11 : Operation 102 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:20]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 103 [1/1] (0.75ns)   --->   "br label %11" [fir11_sec2_8.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.75>

State 12 <SV = 10> <Delay = 1.35>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %10 ], [ %acc, %12 ]"   --->   Operation 104 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %10 ], [ %i, %12 ]"   --->   Operation 105 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i5 %i_1 to i32" [fir11_sec2_8.cpp:24]   --->   Operation 106 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir11_sec2_8.cpp:24]   --->   Operation 107 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 108 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %tmp, label %13, label %12" [fir11_sec2_8.cpp:24]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %sext_ln24 to i64" [fir11_sec2_8.cpp:25]   --->   Operation 110 'zext' 'zext_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%shift_reg_addr_2 = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 111 'getelementptr' 'shift_reg_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 112 [2/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 112 'load' 'shift_reg_load_1' <Predicate = (!tmp)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 113 'getelementptr' 'c1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 114 [2/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 114 'load' 'c1_load' <Predicate = (!tmp)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_12 : Operation 115 [1/1] (0.87ns)   --->   "%i = add i5 %i_1, -1" [fir11_sec2_8.cpp:24]   --->   Operation 115 'add' 'i' <Predicate = (!tmp)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_8.cpp:27]   --->   Operation 116 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_8.cpp:29]   --->   Operation 117 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 6.43>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [fir11_sec2_8.cpp:24]   --->   Operation 118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 119 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_13 : Operation 120 [1/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 120 'load' 'c1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i10 %c1_load to i32" [fir11_sec2_8.cpp:25]   --->   Operation 121 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.88ns)   --->   "%mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 122 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (1.20ns)   --->   "%acc = add nsw i32 %mul_ln25, %acc_0" [fir11_sec2_8.cpp:25]   --->   Operation 123 'add' 'acc' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "br label %11" [fir11_sec2_8.cpp:24]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ c1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000]
x_read            (read             ) [ 00111111111100]
br_ln17           (br               ) [ 01111111111000]
i_0_0             (phi              ) [ 00111111110000]
i_0_0_cast        (sext             ) [ 00010000000000]
empty             (speclooptripcount) [ 00000000000000]
icmp_ln17         (icmp             ) [ 00111111111000]
br_ln17           (br               ) [ 00000000000000]
add_ln18          (add              ) [ 00000000000000]
zext_ln18         (zext             ) [ 00000000000000]
shift_reg_addr    (getelementptr    ) [ 00011000000000]
icmp_ln17_1       (icmp             ) [ 00011111110000]
specloopname_ln17 (specloopname     ) [ 00000000000000]
shift_reg_load    (load             ) [ 00000000000000]
zext_ln18_1       (zext             ) [ 00000000000000]
shift_reg_addr_1  (getelementptr    ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_1        (add              ) [ 00000000000000]
sext_ln18         (sext             ) [ 00000000000000]
zext_ln18_2       (zext             ) [ 00000000000000]
shift_reg_addr_8  (getelementptr    ) [ 00001100000000]
icmp_ln17_2       (icmp             ) [ 00101111111000]
shift_reg_load_8  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_2        (add              ) [ 00000000000000]
sext_ln18_1       (sext             ) [ 00000000000000]
zext_ln18_3       (zext             ) [ 00000000000000]
shift_reg_addr_9  (getelementptr    ) [ 00000110000000]
trunc_ln18        (trunc            ) [ 00000011100000]
add_ln18_8        (add              ) [ 00000000000000]
shift_reg_load_2  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
icmp_ln17_3       (icmp             ) [ 00111111111000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_3        (add              ) [ 00000000000000]
sext_ln18_2       (sext             ) [ 00000000000000]
zext_ln18_4       (zext             ) [ 00000000000000]
shift_reg_addr_3  (getelementptr    ) [ 00000011000000]
add_ln18_9        (add              ) [ 00000000000000]
shift_reg_load_3  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
icmp_ln17_4       (icmp             ) [ 00111111111000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_4        (add              ) [ 00000000000000]
sext_ln18_3       (sext             ) [ 00000000000000]
zext_ln18_5       (zext             ) [ 00000000000000]
shift_reg_addr_4  (getelementptr    ) [ 00000001100000]
add_ln18_10       (add              ) [ 00000000000000]
shift_reg_load_4  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
icmp_ln17_5       (icmp             ) [ 00111111111000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_5        (add              ) [ 00000000000000]
sext_ln18_4       (sext             ) [ 00000000000000]
zext_ln18_6       (zext             ) [ 00000000000000]
shift_reg_addr_5  (getelementptr    ) [ 00111110111000]
add_ln18_11       (add              ) [ 00000000000000]
shift_reg_load_5  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
icmp_ln17_6       (icmp             ) [ 00111111111000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_6        (add              ) [ 00000000000000]
sext_ln18_5       (sext             ) [ 00000000000000]
zext_ln18_7       (zext             ) [ 00000000000000]
shift_reg_addr_6  (getelementptr    ) [ 00111111011000]
icmp_ln17_7       (icmp             ) [ 00111111011000]
shift_reg_load_6  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
br_ln17           (br               ) [ 00000000000000]
add_ln18_7        (add              ) [ 01100000001000]
sext_ln18_6       (sext             ) [ 00000000000000]
zext_ln18_8       (zext             ) [ 00000000000000]
shift_reg_addr_7  (getelementptr    ) [ 00000000001000]
shift_reg_load_7  (load             ) [ 00000000000000]
store_ln18        (store            ) [ 00000000000000]
br_ln17           (br               ) [ 01111111111000]
store_ln20        (store            ) [ 00000000000000]
br_ln24           (br               ) [ 00000000000111]
acc_0             (phi              ) [ 00000000000011]
i_1               (phi              ) [ 00000000000010]
sext_ln24         (sext             ) [ 00000000000000]
tmp               (bitselect        ) [ 00000000000011]
empty_2           (speclooptripcount) [ 00000000000000]
br_ln24           (br               ) [ 00000000000000]
zext_ln25         (zext             ) [ 00000000000000]
shift_reg_addr_2  (getelementptr    ) [ 00000000000001]
c1_addr           (getelementptr    ) [ 00000000000001]
i                 (add              ) [ 00000000000111]
write_ln27        (write            ) [ 00000000000000]
ret_ln29          (ret              ) [ 00000000000000]
specloopname_ln24 (specloopname     ) [ 00000000000000]
shift_reg_load_1  (load             ) [ 00000000000000]
c1_load           (load             ) [ 00000000000000]
sext_ln25         (sext             ) [ 00000000000000]
mul_ln25          (mul              ) [ 00000000000000]
acc               (add              ) [ 00000000000111]
br_ln24           (br               ) [ 00000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="x_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln27_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/12 "/>
</bind>
</comp>

<comp id="85" class="1004" name="shift_reg_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="4" slack="0"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
<pin id="117" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="shift_reg_load/2 store_ln18/3 shift_reg_load_8/3 store_ln18/4 shift_reg_load_2/4 store_ln18/5 shift_reg_load_3/5 store_ln18/6 shift_reg_load_4/6 store_ln18/7 shift_reg_load_5/7 store_ln18/8 shift_reg_load_6/8 store_ln18/9 shift_reg_load_7/9 store_ln18/10 store_ln20/11 shift_reg_load_1/12 "/>
</bind>
</comp>

<comp id="98" class="1004" name="shift_reg_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="shift_reg_addr_8_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_8/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="shift_reg_addr_9_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_9/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shift_reg_addr_3_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_3/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shift_reg_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_4/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shift_reg_addr_5_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_5/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shift_reg_addr_6_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_6/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shift_reg_addr_7_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_7/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="shift_reg_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_2/12 "/>
</bind>
</comp>

<comp id="178" class="1004" name="c1_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_addr/12 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_load/12 "/>
</bind>
</comp>

<comp id="191" class="1005" name="i_0_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_0_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="5" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="acc_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="acc_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0/12 "/>
</bind>
</comp>

<comp id="216" class="1005" name="i_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="1"/>
<pin id="218" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_1_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_0_0_cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_0_0_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln17_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln18_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln18_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln17_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln18_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="1"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln18_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln18_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln18_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln17_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_2/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln18_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="2"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sext_ln18_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln18_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln18_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="3"/>
<pin id="296" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln18_8_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="3" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_8/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln17_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_3/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln18_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="3"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln18_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_2/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln18_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln18_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="1"/>
<pin id="327" dir="0" index="1" bw="3" slack="0"/>
<pin id="328" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_9/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln17_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_4/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln18_4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="4"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_4/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln18_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_3/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln18_5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln18_10_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="2"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_10/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln17_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_5/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln18_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="5"/>
<pin id="364" dir="0" index="1" bw="4" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_5/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln18_4_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_4/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln18_6_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln18_11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="3"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_11/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln17_6_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_6/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln18_6_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="6"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_6/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln18_5_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_5/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln18_7_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln17_7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="3"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_7/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln18_7_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="7"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_7/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="sext_ln18_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_6/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln18_8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln24_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/12 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln25_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="i_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="5" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln25_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="mul_ln25_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="10" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="acc_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="1"/>
<pin id="460" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/13 "/>
</bind>
</comp>

<comp id="463" class="1005" name="x_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="9"/>
<pin id="465" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="i_0_0_cast_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_cast "/>
</bind>
</comp>

<comp id="473" class="1005" name="icmp_ln17_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="7"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="477" class="1005" name="shift_reg_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln17_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="shift_reg_addr_8_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="4" slack="1"/>
<pin id="489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_8 "/>
</bind>
</comp>

<comp id="492" class="1005" name="icmp_ln17_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="shift_reg_addr_9_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_9 "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln18_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="1"/>
<pin id="504" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln18 "/>
</bind>
</comp>

<comp id="510" class="1005" name="icmp_ln17_3_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="4"/>
<pin id="512" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_3 "/>
</bind>
</comp>

<comp id="514" class="1005" name="shift_reg_addr_3_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="4" slack="1"/>
<pin id="516" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="icmp_ln17_4_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="3"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="shift_reg_addr_4_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="1"/>
<pin id="526" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="icmp_ln17_5_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="2"/>
<pin id="532" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_5 "/>
</bind>
</comp>

<comp id="534" class="1005" name="shift_reg_addr_5_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_5 "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln17_6_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="1"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_6 "/>
</bind>
</comp>

<comp id="544" class="1005" name="shift_reg_addr_6_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="1"/>
<pin id="546" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_6 "/>
</bind>
</comp>

<comp id="550" class="1005" name="icmp_ln17_7_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17_7 "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln18_7_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_7 "/>
</bind>
</comp>

<comp id="559" class="1005" name="shift_reg_addr_7_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="1"/>
<pin id="561" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="shift_reg_addr_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="c1_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c1_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="i_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="582" class="1005" name="acc_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="68" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="119"><net_src comp="92" pin="7"/><net_sink comp="92" pin=4"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="26" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="120" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="128"><net_src comp="92" pin="3"/><net_sink comp="92" pin=4"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="195" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="78" pin=2"/></net>

<net id="215"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="195" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="195" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="195" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="252"><net_src comp="237" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="262"><net_src comp="191" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="277"><net_src comp="258" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="191" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="297"><net_src comp="191" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="36" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="191" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="191" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="191" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="48" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="191" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="52" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="407"><net_src comp="54" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="191" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="426"><net_src comp="220" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="62" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="220" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="64" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="423" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="445"><net_src comp="220" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="24" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="185" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="92" pin="7"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="203" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="72" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="471"><net_src comp="227" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="476"><net_src comp="231" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="85" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="486"><net_src comp="248" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="107" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="495"><net_src comp="273" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="120" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="505"><net_src comp="294" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="507"><net_src comp="502" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="508"><net_src comp="502" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="509"><net_src comp="502" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="513"><net_src comp="304" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="129" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="523"><net_src comp="330" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="137" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="533"><net_src comp="356" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="145" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="543"><net_src comp="382" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="153" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="553"><net_src comp="403" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="408" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="562"><net_src comp="161" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="570"><net_src comp="170" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="575"><net_src comp="178" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="580"><net_src comp="441" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="585"><net_src comp="457" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {12 }
	Port: shift_reg | {3 4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 4 5 6 7 8 9 10 12 13 }
	Port: fir : c1 | {12 13 }
  - Chain level:
	State 1
	State 2
		i_0_0_cast : 1
		icmp_ln17 : 1
		br_ln17 : 2
		add_ln18 : 1
		zext_ln18 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
		icmp_ln17_1 : 2
	State 3
		shift_reg_addr_1 : 1
		store_ln18 : 2
		sext_ln18 : 1
		zext_ln18_2 : 2
		shift_reg_addr_8 : 3
		shift_reg_load_8 : 4
		icmp_ln17_2 : 1
	State 4
		store_ln18 : 1
		sext_ln18_1 : 1
		zext_ln18_3 : 2
		shift_reg_addr_9 : 3
		shift_reg_load_2 : 4
	State 5
		add_ln18_8 : 1
		store_ln18 : 1
		icmp_ln17_3 : 2
		br_ln17 : 3
		sext_ln18_2 : 1
		zext_ln18_4 : 2
		shift_reg_addr_3 : 3
		shift_reg_load_3 : 4
	State 6
		store_ln18 : 1
		icmp_ln17_4 : 1
		br_ln17 : 2
		sext_ln18_3 : 1
		zext_ln18_5 : 2
		shift_reg_addr_4 : 3
		shift_reg_load_4 : 4
	State 7
		store_ln18 : 1
		icmp_ln17_5 : 1
		br_ln17 : 2
		sext_ln18_4 : 1
		zext_ln18_6 : 2
		shift_reg_addr_5 : 3
		shift_reg_load_5 : 4
	State 8
		store_ln18 : 1
		icmp_ln17_6 : 1
		br_ln17 : 2
		sext_ln18_5 : 1
		zext_ln18_7 : 2
		shift_reg_addr_6 : 3
		shift_reg_load_6 : 4
	State 9
		store_ln18 : 1
		sext_ln18_6 : 1
		zext_ln18_8 : 2
		shift_reg_addr_7 : 3
		shift_reg_load_7 : 4
	State 10
		store_ln18 : 1
	State 11
	State 12
		sext_ln24 : 1
		tmp : 1
		br_ln24 : 2
		zext_ln25 : 2
		shift_reg_addr_2 : 3
		shift_reg_load_1 : 4
		c1_addr : 3
		c1_load : 4
		i : 1
		write_ln27 : 1
	State 13
		sext_ln25 : 1
		mul_ln25 : 2
		acc : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln18_fu_237    |    0    |    0    |    15   |
|          |    add_ln18_1_fu_258   |    0    |    0    |    15   |
|          |    add_ln18_2_fu_279   |    0    |    0    |    15   |
|          |    add_ln18_8_fu_298   |    0    |    0    |    12   |
|          |    add_ln18_3_fu_310   |    0    |    0    |    15   |
|          |    add_ln18_9_fu_325   |    0    |    0    |    12   |
|    add   |    add_ln18_4_fu_336   |    0    |    0    |    15   |
|          |   add_ln18_10_fu_351   |    0    |    0    |    12   |
|          |    add_ln18_5_fu_362   |    0    |    0    |    15   |
|          |   add_ln18_11_fu_377   |    0    |    0    |    12   |
|          |    add_ln18_6_fu_388   |    0    |    0    |    15   |
|          |    add_ln18_7_fu_408   |    0    |    0    |    15   |
|          |        i_fu_441        |    0    |    0    |    15   |
|          |       acc_fu_457       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln17_fu_231    |    0    |    0    |    11   |
|          |   icmp_ln17_1_fu_248   |    0    |    0    |    11   |
|          |   icmp_ln17_2_fu_273   |    0    |    0    |    11   |
|   icmp   |   icmp_ln17_3_fu_304   |    0    |    0    |    9    |
|          |   icmp_ln17_4_fu_330   |    0    |    0    |    9    |
|          |   icmp_ln17_5_fu_356   |    0    |    0    |    9    |
|          |   icmp_ln17_6_fu_382   |    0    |    0    |    9    |
|          |   icmp_ln17_7_fu_403   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln25_fu_451    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_72   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln27_write_fu_78 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    i_0_0_cast_fu_227   |    0    |    0    |    0    |
|          |    sext_ln18_fu_264    |    0    |    0    |    0    |
|          |   sext_ln18_1_fu_285   |    0    |    0    |    0    |
|          |   sext_ln18_2_fu_316   |    0    |    0    |    0    |
|   sext   |   sext_ln18_3_fu_342   |    0    |    0    |    0    |
|          |   sext_ln18_4_fu_368   |    0    |    0    |    0    |
|          |   sext_ln18_5_fu_394   |    0    |    0    |    0    |
|          |   sext_ln18_6_fu_414   |    0    |    0    |    0    |
|          |    sext_ln24_fu_423    |    0    |    0    |    0    |
|          |    sext_ln25_fu_447    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln18_fu_243    |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_254   |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_268   |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_289   |    0    |    0    |    0    |
|   zext   |   zext_ln18_4_fu_320   |    0    |    0    |    0    |
|          |   zext_ln18_5_fu_346   |    0    |    0    |    0    |
|          |   zext_ln18_6_fu_372   |    0    |    0    |    0    |
|          |   zext_ln18_7_fu_398   |    0    |    0    |    0    |
|          |   zext_ln18_8_fu_418   |    0    |    0    |    0    |
|          |    zext_ln25_fu_435    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln18_fu_294   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_427       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   320   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c1   |    0   |   10   |    2   |    -   |
|shift_reg|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |   10   |    2   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      acc_0_reg_203     |   32   |
|       acc_reg_582      |   32   |
|   add_ln18_7_reg_554   |    5   |
|     c1_addr_reg_572    |    4   |
|   i_0_0_cast_reg_468   |   32   |
|      i_0_0_reg_191     |    5   |
|       i_1_reg_216      |    5   |
|        i_reg_577       |    5   |
|   icmp_ln17_1_reg_483  |    1   |
|   icmp_ln17_2_reg_492  |    1   |
|   icmp_ln17_3_reg_510  |    1   |
|   icmp_ln17_4_reg_520  |    1   |
|   icmp_ln17_5_reg_530  |    1   |
|   icmp_ln17_6_reg_540  |    1   |
|   icmp_ln17_7_reg_550  |    1   |
|    icmp_ln17_reg_473   |    1   |
|shift_reg_addr_2_reg_567|    4   |
|shift_reg_addr_3_reg_514|    4   |
|shift_reg_addr_4_reg_524|    4   |
|shift_reg_addr_5_reg_534|    4   |
|shift_reg_addr_6_reg_544|    4   |
|shift_reg_addr_7_reg_559|    4   |
|shift_reg_addr_8_reg_487|    4   |
|shift_reg_addr_9_reg_496|    4   |
| shift_reg_addr_reg_477 |    4   |
|   trunc_ln18_reg_502   |    4   |
|     x_read_reg_463     |   32   |
+------------------------+--------+
|          Total         |   200  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |  16  |   4  |   64   ||    65   |
|  grp_access_fu_92 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_92 |  p2  |  10  |   0  |    0   ||    47   |
|  grp_access_fu_92 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_185 |  p0  |   2  |   4  |    8   ||    9    |
|   i_0_0_reg_191   |  p0  |   2  |   5  |   10   ||    9    |
|   acc_0_reg_203   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   218  ||  6.994  ||   157   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   320  |    -   |
|   Memory  |    2   |    -   |    -   |   10   |    2   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   157  |    -   |
|  Register |    -   |    -   |    -   |   200  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    6   |   210  |   479  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
