// Seed: 1752392531
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wand id_7,
    output uwire id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    input supply1 id_12
);
  assign id_0 = id_5;
  assign id_2 = 1;
  wire id_14;
  id_15(
      1, ~1 <= 1'd0
  );
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    input tri1 id_4,
    output tri id_5,
    input tri id_6,
    output uwire id_7,
    output tri0 id_8,
    output wor id_9,
    output tri0 id_10,
    input wand id_11,
    inout supply0 id_12,
    input wor id_13,
    output tri1 id_14,
    output supply0 id_15,
    input wire id_16,
    output tri0 id_17,
    input wor id_18,
    input wand id_19
);
  id_21(
      .id_0(1), .id_1(id_12), .id_2(1 - 1), .id_3(1), .id_4(id_6), .id_5(1)
  );
  wire id_22;
  wire id_23;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_6,
      id_11,
      id_0,
      id_14,
      id_19,
      id_10,
      id_6,
      id_11,
      id_1,
      id_18
  );
  assign modCall_1.id_9 = 0;
endmodule
