import{o as e,c as r,k as l,q as a,s as u,A as n,e as t,a6 as d}from"./modules/vue-CzHRG3tJ.js";import{I as i}from"./slidev/two-cols-header-Bsb5_QQ0.js";import{_ as p,dJ as o}from"./index-Bxv0B-Cu.js";import{p as c,u as _,f as m}from"./slidev/context-BRdP0yFI.js";import"./modules/shiki-C5i64R19.js";const f="/logica/ram8.png",h=t("h2",null,"RAM con 8 Registri da 16 bit",-1),R=t("p",null,[t("img",{src:f,alt:"dflipflop"}),d(" RAM8 ha 8 Registri INPUT 3 bit Address ; 1 load bit; In 16 bits ; OUTPUT out 16 bit")],-1),A=t("table",null,[t("thead",null,[t("tr",null,[t("th",null,"chip name"),t("th",null,"n"),t("th",null,"k")])]),t("tbody",null,[t("tr",null,[t("td",null,"RAM8"),t("td",null,"8"),t("td",null,"3")]),t("tr",null,[t("td",null,"RAM64"),t("td",null,"64"),t("td",null,"6")]),t("tr",null,[t("td",null,"RAM512"),t("td",null,"512"),t("td",null,"9")]),t("tr",null,[t("td",null,"RAM4K"),t("td",null,"4096"),t("td",null,"12")]),t("tr",null,[t("td",null,"RAM16K"),t("td",null,"16384"),t("td",null,"14")])])],-1),b={__name:"223",setup(g){return c(o),_(),(M,P)=>(e(),r(i,a(u(n(m)(n(o),222))),{left:l(s=>[R]),right:l(s=>[A]),default:l(()=>[h]),_:1},16))}},B=p(b,[["__file","/@slidev/slides/223.md"]]);export{B as default};
