INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/Aluctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Aluctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module im_4k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/VivadoSdk2019/project/project_1/project_1.srcs/sources_1/new/signext.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoSdk2019/project/project_1/project_1.srcs/sim_1/new/sim_MIps.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_MIps
