// Seed: 896919612
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    input logic id_3
);
  initial begin
    id_0 <= 1;
  end
endmodule
