symbols:
  0x80000000: 'compareValue'
  0x80000004: 'portNumCb'
  0x8000000c: '__pic32_icache_size'
  0x80000010: '__pic32_icache_linesize'
  0x80000014: '__pic32_icache_ways'
  0x80000018: '__pic32_dcache_size'
  0x8000001c: '__pic32_dcache_linesize'
  0x80000020: '__pic32_dcache_ways'
  0x80000024: '__pic32_scache_size'
  0x80000028: '__pic32_scache_linesize'
  0x8000002c: '__pic32_scache_ways'
  0x80000030: 'tmr2Obj'
  0x80000038: 'exception_address'
  0x8000003c: 'exception_code'
  0x80000040: 'tempSampleRate'
  0x80000044: 'isTmr2Expired'
  0x80000045: 'changeTempSamplingRate'
  0x80000046: 'isUARTTxComplete'
  0x80000048: 'temperatureVal'
  0x8000004a: '_sbss_end'
  0x8000004c: 'BME280SensorData'
  0x80000118: 'gDMAChannelObj'
  0x80000198: 'errno'
  0x800001a0: 'uartTxBuffer'
  0x80000204: 'BME280DriverData'
  0x80000244: 'uart2Obj'
  0x8000027c: 'i2c1Obj'
  0x800002b0: 'portPinCbObj'
  0x9d000000: 'simple_tlb_refill_vector'
  0x9d000010: 'BME280_Compensate_T'
  0x9d000100: '_cache_err_vector'
  0x9d000110: 'DMAC_ChannelCallbackRegister'
  0x9d000178: '_on_reset'
  0x9d000180: '_gen_exception'
  0x9d000190: 'I2C1_CallbackRegister'
  0x9d0001ec: '_dinit_func_table'
  0x9d000200: '__vector_dispatch_9'
  0x9d000208: '__vector_dispatch_115'
  0x9d000210: '__vector_dispatch_117'
  0x9d000218: '__vector_dispatch_119'
  0x9d000220: '__vector_dispatch_134'
  0x9d000228: '__vector_dispatch_145'
  0x9d000230: '__vector_dispatch_146'
  0x9d000238: '__vector_dispatch_147'
  0x9d000240: '_DefaultInterrupt'
  0x9d000288: 'I2C1_TransferSM'
  0x9d0002dc: '__jump_I2C1_TransferSM_5'
  0x9d000304: '__jend_I2C1_TransferSM_5'
  0x9d000980: 'def_9D0002D4'
  0x9d0009dc: 'BME280_CalibParams_Get'
  0x9d0010d8: '__printf_core'
  0x9d00167c: '.dinit'
  0x9d001aac: '__udivdi3'
  0x9d001e68: '__umoddi3'
  0x9d002220: 'main'
  0x9d002538: 'DMAC_ChannelSetAddresses'
  0x9d0027d8: 'TIMER_2_Handler'
  0x9d002a74: 'I2C1_BUS_Handler'
  0x9d002d10: 'I2C1_MASTER_Handler'
  0x9d002fac: 'CHANGE_NOTICE_B_Handler'
  0x9d003248: 'DMA0_Handler'
  0x9d0034e4: 'UART2_FAULT_Handler'
  0x9d003780: 'UART2_RX_Handler'
  0x9d003a1c: 'UART2_TX_Handler'
  0x9d003cb8: 'DMAC_ChannelTransfer'
  0x9d003f14: 'DMA0_InterruptHandler'
  0x9d0040c0: 'UART2_RX_InterruptHandler'
  0x9d00426c: 'UART2_TX_InterruptHandler'
  0x9d0043fc: 'BME280_ReadRawWeatherData'
  0x9d004584: '__pop_int'
  0x9d00470c: 'PasswordDiscovery'
  0x9d004890: 'BME280_SetOversampling'
  0x9d0049fc: 'strlen'
  0x9d004b64: 'GPIO_PinIntEnable'
  0x9d004cc8: 'CHANGE_NOTICE_B_InterruptHandler'
  0x9d004e1c: '__fmt_d'
  0x9d004f6c: '__cvt_u'
  0x9d0050a8: 'GPIO_Initialize'
  0x9d0051d0: 'I2C1_WriteRead'
  0x9d0052f8: 'I2C1_Write'
  0x9d005414: 'GPIO_PinInterruptCallbackRegister'
  0x9d005528: 'UART2_Initialize'
  0x9d005634: '__pad'
  0x9d005734: '__pop_ptr'
  0x9d005818: 'CLK_Initialize'
  0x9d0058f8: '_general_exception_context'
  0x9d0059d4: '_cache_err_exception_context'
  0x9d005aac: '_simple_tlb_refill_exception_context'
  0x9d005b88: 'aTemperature02d'
  0x9d005ba0: 'aSamplingTemper'
  0x9d005bc8: 'aSamplingTemper_0'
  0x9d005bf0: 'aSamplingTemper_1'
  0x9d005c18: 'aSamplingTemper_2'
  0x9d005c58: 'DMAC_Initialize'
  0x9d005d20: 'BME280Sensor_Initialize'
  0x9d005de0: 'EVIC_Initialize'
  0x9d005e9c: '__pic32_tlb_init_ebi_sqi'
  0x9d005eb0: '__start_init_tlb'
  0x9d005ecc: '__next_tlb_entry_pair'
  0x9d005eec: '__count_tlb_init_values'
  0x9d005ef4: '__device_tlb_entries'
  0x9d005f50: '__done_init_tlb'
  0x9d005f58: 'SYS_Initialize'
  0x9d00600c: 'UART2_FAULT_InterruptHandler'
  0x9d0060b8: 'UART2_ErrorClear'
  0x9d006160: 'I2C1_Initialize'
  0x9d006200: 'I2C1_BUS_InterruptHandler'
  0x9d0062a0: 'BME280Sensor_WriteReg'
  0x9d006330: 'BME280Sensor_Read'
  0x9d0063c0: 'BME280Sensor_ReadReg'
  0x9d00644c: 'CORETIMER_DelayMs'
  0x9d0064d4: 'BME280_PowerMode_Set'
  0x9d006558: '__vsnprintf'
  0x9d0065d8: '__dummy_decode_dinit'
  0x9d0065e0: '__pic32_data_init'
  0x9d0065e4: '_dinit_init'
  0x9d006654: 'atoi'
  0x9d0066d0: 'TIMER_2_InterruptHandler'
  0x9d006748: '__string_out'
  0x9d0067a4: 'TMR2_Initialize'
  0x9d0067fc: '__fmt_state'
  0x9d006854: 'CORETIMER_Initialize'
  0x9d0068a8: '_main_entry'
  0x9d0068dc: '__crt0_exit'
  0x9d0068fc: 'S1_User_Handler'
  0x9d006948: 'I2CBufferEventHandler'
  0x9d006994: 'BME280_SoftReset'
  0x9d0069dc: '__pop_float'
  0x9d006a24: 'UARTDmaChannelHandler'
  0x9d006a68: 'BME280_RegisterDrvReadReg'
  0x9d006aac: 'BME280_RegisterDrvWriteReg'
  0x9d006af0: 'BME280_RegisterDrvRead'
  0x9d006b34: '__pic32_software_reset'
  0x9d006b78: 'I2C1_ErrorGet'
  0x9d006bb8: 'BME280_ID_Get'
  0x9d006bf8: 'TMR2_CallbackRegister'
  0x9d006c34: '__vfprintf'
  0x9d006c70: 'TMR2_PeriodSet'
  0x9d006ca8: 'I2C1_MASTER_InterruptHandler'
  0x9d006cdc: 'tmr1EventHandler'
  0x9d006d10: 'BME280_GetTempReading'
  0x9d006d44: 'TMR2_Start'
  0x9d006d74: 'TMR2_Stop'
  0x9d006da4: '_general_exception_handler'
  0x9d006dd4: '_bootstrap_exception_handler'
  0x9d006e04: '_cache_err_exception_handler'
  0x9d006e34: '_simple_tlb_refill_exception_handler'
  0x9d006e64: 'UART2_ReadByte'
  0x9d006e90: 'memcpy'
  0x9d006ebc: '__wrap_sprintf'
  0x9d006ee4: 'memset'
  0x9d006f0c: '__vsprintf'
  0x9d006f34: '__dinit_copy_needed'
  0x9d006f54: 'tolower'
  0x9d006f88: '_nmi_handler'
  0x9d006fa0: 'state_table'
  0x9d006fb8: '__dinit_clear_needed'
  0x9d006fd0: 'aNil'
  0x9d006fdc: '_on_bootstrap'
  0x9d006fe4: '__dummy_fmt3'
  0x9d006fec: '__dummy_fmt4'
  0x9d006ff4: '__dummy_fmts'
  0xbfc00000: '_reset'
  0xbfc00008: '__reset_micromips_isa'
  0xbfc00010: '__reset_switch_isa'
  0xbfc00018: '_startup'
  0xbfc00038: '_no_nmi'
  0xbfc00098: '_start_bss_init'
  0xbfc000b0: '_bss_init'
  0xbfc000b8: '_bss_check'
  0xbfc00104: '_ramfunc_done'
  0xbfc00380: '_bev_exception'
  0xbfc00480: '__DbgExecReturn'
  0xbfc004b0: '__size_cache'
  0xbfc00570: '__pic32_init_cache'
  0xbfc00674: '__pic32_tlb_init_values_count'
  0xbfc0ffc0: '__config_BFC0FFC0'
  0xbfc0ffc4: '__config_BFC0FFC4'
  0xbfc0ffc8: '__config_BFC0FFC8'
  0xbfc0ffcc: '__config_BFC0FFCC'
  0xbfc0ffdc: '__config_BFC0FFDC'
  0xbfc0fff0: '__config_BFC0FFF0'
  0xbfc0fff4: 'LATG'
  0xbfc0fff8: 'RPD4R'
  0xbfc0fffc: 'EMACxMRDDCLR'
  0xbfc10000: 'USBE0TXA'
  0xbfc10004: 'IFS2SET'
  0xbfc10008: 'DEVSIGN0'
  0xbfc1000c: 'DMACONINV'
  0xbfc10010: 'ODCBINV'
  0xbfc10014: 'DMAADDRSET'
  0xbfc10018: 'DCS0CPTR'
  0xbfc1001c: 'SPI2CON2'
  0xbfc10020: 'EMACxMINDCLR'
  0xbfc10024: 'SBT6WR1'
  0xbfc10028: 'TRISCCLR'
  0xbfc1002c: 'ETHHT0'
  0xbfc10030: 'PMADDR'
  0xbfc10034: 'PMCONCLR'
  0xbfc10038: 'ETHHT0CLR'
  0xbfc1003c: 'RPD0R'
  0xbfc10040: 'SQI1STAT1'
  0xbfc10044: 'SPI3BUF'
  0xbfc10048: 'RPD9R'
  0xbfc1004c: 'NVMCON'
  0xbfc10050: 'ABF2DEVSIGN1'
  0xbfc10054: 'ALRMDATESET'
  0xbfc10058: 'ETHHT1'
  0xbfc1005c: 'SBT10ECON'
  0xbfc10060: 'ALRMTIME'
  0xbfc10064: 'ANSELBSET'
  0xbfc10068: 'ABF2DEVSIGN0'
  0xbfc1006c: 'DCH6DATINV'
  0xbfc10070: 'IPC46CLR'
  0xbfc10074: 'IPC44INV'
  0xbfc10078: 'BF1DEVSIGN0'
  0xbfc1007c: 'DCH1CON'
  0xbfc10080: 'U1MODESET'
  0xbfc10084: 'SQI1STAT2'
  0xbfc10088: 'ABF2DEVCFG1'
  0xbfc1008c: 'REFO4TRIMSET'
  0xbfc10090: 'ABF2DEVSIGN3'
  0xbfc10094: 'DCH2DSACLR'
  0xbfc10098: 'DCH6DPTR'
  0xbfc1009c: 'USBE3CSR1'
  0xbfc100a0: 'UEFSTASET'
  0xbfc100a4: 'ABF2DEVCFG0'
  0xbfc100a8: 'REFO4CONCLR'
  0xbfc100ac: 'IC6BUF'
  0xbfc100b0: 'CNNEB'
  0xbfc100b4: 'RNGPOLY1'
  0xbfc100b8: 'ABF2DEVSIGN2'
  0xbfc100bc: 'ADC1CFG'
  0xbfc100c0: 'EMAC1TESTSET'
  0xbfc100c4: 'EMAC1MRDD'
  0xbfc100c8: 'TMR9INV'
  0xbfc100cc: 'SBT7RD1'
  0xbfc100d0: 'CNNEC'
  0xbfc100d4: 'EMACxMINDINV'
  0xbfc100d8: 'U1BRGSET'
  0xbfc100dc: 'IC6R'
  0xbfc100e0: 'DCH0ECONSET'
  0xbfc100e4: 'RNGPOLY2'
  0xbfc100e8: 'ABF2DEVCFG2'
  0xbfc100ec: 'SBT11ECLRM'
  0xbfc100f0: 'DMAADDRINV'
  0xbfc100f4: 'CNSTATGCLR'
  0xbfc100f8: 'PMCONINV'
  0xbfc100fc: 'IC9CONSET'
  0xbfc10100: 'ETHFRMRXOKSET'
  0xbfc10104: 'CNNED'
  0xbfc10108: 'CNSTATBSET'
  0xbfc1010c: 'RTCALRM'
  0xbfc10110: 'SBT7RD0'
  0xbfc10114: 'IPC37CLR'
  0xbfc10118: 'IPC35INV'
  0xbfc1011c: 'I2C1ADD'
  0xbfc10120: 'OC6RSSET'
  0xbfc10124: 'CNENDSET'
  0xbfc10128: 'CNNEE'
  0xbfc1012c: 'IPC40'
  0xbfc10130: 'USBE3CSR0'
  0xbfc10134: 'ABF2DEVCFG3'
  0xbfc10138: 'ANSELG'
  0xbfc1013c: 'PR7INV'
  0xbfc10140: 'RCONCLR'
  0xbfc10144: 'DCH0CONSET'
  0xbfc10148: 'U4BRGINV'
  0xbfc1014c: 'CNEND'
  0xbfc10150: 'ABF2SEQ0'
  0xbfc10154: 'IC2R'
  0xbfc10158: 'DCH0DSIZINV'
  0xbfc1015c: 'U3STACLR'
  0xbfc10160: 'NVMDATA3INV'
  0xbfc10164: 'DCH5DSIZSET'
  0xbfc10168: 'SPI1CON2'
  0xbfc1016c: 'PMDINSET'
  0xbfc10170: 'CNENE'
  0xbfc10174: 'OC3RSSET'
  0xbfc10178: 'IPC43'
  0xbfc1017c: 'DCH7DATSET'
  0xbfc10180: 'PMCON'
  0xbfc10184: 'CNENF'
  0xbfc10188: 'ALRMTIMESET'
  0xbfc1018c: 'TRISECLR'
  0xbfc10190: 'ETHSCOLFRMINV'
  0xbfc10194: 'SQI1RXDATA'
  0xbfc10198: 'ANSELE'
  0xbfc1019c: 'UABSTASET'
  0xbfc101a0: 'SPI3CONINV'
  0xbfc101a4: 'REFO4CONINV'
  0xbfc101a8: 'DCH4SSA'
  0xbfc101ac: 'EMACxMCFGSET'
  0xbfc101b0: 'DCH4ECONINV'
  0xbfc101b4: 'IPC42'
  0xbfc101b8: 'DCH4DPTRINV'
  0xbfc101bc: 'TRISDINV'
  0xbfc101c0: 'T2CONINV'
  0xbfc101c4: 'DCS6CPTRCLR'
  0xbfc101c8: 'SYSKEY'
  0xbfc101cc: 'CNPDGINV'
  0xbfc101d0: 'DCH6SSASET'
  0xbfc101d4: 'IPC32INV'
  0xbfc101d8: 'CNFFINV'
  0xbfc101dc: 'DCH7SSACLR'
  0xbfc101e0: 'ANSELB'
  0xbfc101e4: 'NVMDATA0SET'
  0xbfc101e8: 'IPC36INV'
  0xbfc101ec: 'I2C1MSKSET'
  0xbfc101f0: 'IPC44'
  0xbfc101f4: 'I2C4RCV'
  0xbfc101f8: 'ADC4TIME'
  0xbfc101fc: 'CNNEF'
  0xbfc10200: 'OC4RSET'
  0xbfc10204: 'I2C4TRNCLR'
  0xbfc10208: 'IPC41'
  0xbfc1020c: 'IPC5SET'
  0xbfc10210: 'EMAC1SA1'
  0xbfc10214: 'DMTCLR'
  0xbfc10218: 'ETHTXSTINV'
  0xbfc1021c: 'DCH4CPTRCLR'
  0xbfc10220: 'DCH7CPTRSET'
  0xbfc10224: 'DCH4DSIZINV'
  0xbfc10228: 'CNNEG'
  0xbfc1022c: 'PMSTATSET'
  0xbfc10230: 'CNSTATDSET'
  0xbfc10234: 'EMAC1SA2'
  0xbfc10238: 'SPI1CONINV'
  0xbfc1023c: 'CNENC'
  0xbfc10240: 'PR2CLR'
  0xbfc10244: 'OC1RSET'
  0xbfc10248: 'CNPUBCLR'
  0xbfc1024c: 'IPC42SET'
  0xbfc10250: 'EMAC1MWTDSET'
  0xbfc10254: 'USBE6RXA'
  0xbfc10258: 'EMAC1SA0'
  0xbfc1025c: 'OC6R'
  0xbfc10260: 'CNENB'
  0xbfc10264: 'EMAC1MADRSET'
  0xbfc10268: 'OC9RINV'
  0xbfc1026c: 'USBDMA7C'
  0xbfc10270: 'DCH4DSASET'
  0xbfc10274: 'DCH6ECONCLR'
  0xbfc10278: 'EMACxMAXFINV'
  0xbfc1027c: 'IEC2SET'
  0xbfc10280: 'CNENDINV'
  0xbfc10284: 'IPC45INV'
  0xbfc10288: 'IC8BUF'
  0xbfc1028c: 'ETHFCSERRSET'
  0xbfc10290: 'ETHRXOVFLOWSET'
  0xbfc10294: 'I2C1RCVINV'
  0xbfc10298: 'USBDMA7A'
  0xbfc1029c: 'PR4CLR'
  0xbfc102a0: 'PB2DIV'
  0xbfc102a4: 'I2C5TRNSET'
  0xbfc102a8: 'DCH7CPTRCLR'
  0xbfc102ac: 'DCS4CPTRCLR'
  0xbfc102b0: 'SBT11ECLRS'
  0xbfc102b4: 'DCH4DAT'
  0xbfc102b8: 'OC2CONINV'
  0xbfc102bc: 'U5BRGINV'
  0xbfc102c0: 'IPC41INV'
  0xbfc102c4: 'U2BRGSET'
  0xbfc102c8: 'NVMDATA3CLR'
  0xbfc102cc: 'OC9RCLR'
  0xbfc102d0: 'OC3RS'
  0xbfc102d4: 'DEVSIGN3'
  0xbfc102d8: 'OC2R'
  0xbfc102dc: 'UJKRXREG'
  0xbfc102e0: 'SBT13ECLRM'
  0xbfc102e4: 'DCH7SSIZSET'
  0xbfc102e8: 'USBE3TXA'
  0xbfc102ec: 'SRCON1GSET'
  0xbfc102f0: 'DCH5CONSET'
  0xbfc102f4: 'I2C5CON'
  0xbfc102f8: 'I2C5RCVINV'
  0xbfc102fc: 'DCH5DSIZ'
  0xbfc10300: 'PMD1CLR'
  0xbfc10304: 'IPC33SET'
  0xbfc10308: 'DCH3CPTR'
  0xbfc1030c: 'USBE2TXA'
  0xbfc10310: 'DCH3DSIZCLR'
  0xbfc10314: 'IPC49SET'
  0xbfc10318: 'OFF067'
  0xbfc1031c: 'DCH6DSIZINV'
  0xbfc10320: 'DCH2DPTRCLR'
  0xbfc10324: 'OFF066'
  0xbfc10328: 'OFF029'
  0xbfc1032c: 'SBT6ECLRM'
  0xbfc10330: 'IPC36CLR'
  0xbfc10334: 'OFF064'
  0xbfc10338: 'OFF027'
  0xbfc1033c: 'OC9CON'
  0xbfc10340: 'PORTCSET'
  0xbfc10344: 'IFS5CLR'
  0xbfc10348: 'ADEVSIGN1'
  0xbfc1034c: 'UEFBRGINV'
  0xbfc10350: 'OFF065'
  0xbfc10354: 'OFF028'
  0xbfc10358: 'CNENCCLR'
  0xbfc1035c: 'I2C3TRNCLR'
  0xbfc10360: 'I2C5TRNCLR'
  0xbfc10364: 'OFF063'
  0xbfc10368: 'OFF026'
  0xbfc1036c: 'USBE4RPC'
  0xbfc10370: 'CNPUFSET'
  0xbfc10374: 'ADEVSIGN3'
  0xbfc10378: 'CNPDCSET'
  0xbfc1037c: 'SBT5REG2'
  0xbfc10380: 'SBT6ECLRS'
  0xbfc10384: 'OFF062'
  0xbfc10388: 'OFF025'
  0xbfc1038c: 'IC5CONCLR'
  0xbfc10390: 'ADCFLTR2'
  0xbfc10394: 'PMADDRINV'
  0xbfc10398: 'EMAC1CFG1CLR'
  0xbfc1039c: 'OC6CONCLR'
  0xbfc103a0: 'I2C1MSKCLR'
  0xbfc103a4: 'DCH1ECONINV'
  0xbfc103a8: 'SBT5REG0'
  0xbfc103ac: 'ADCCMPEN2'
  0xbfc103b0: 'ADCFLTR1'
  0xbfc103b4: 'IPTMRINV'
  0xbfc103b8: 'USBIE0CSR3'
  0xbfc103bc: 'SBT1ECLRM'
  0xbfc103c0: 'DCRCXORSET'
  0xbfc103c4: 'DCH0SPTRINV'
  0xbfc103c8: 'SBT5REG1'
  0xbfc103cc: 'ADCCMPEN3'
  0xbfc103d0: 'PORTBCLR'
  0xbfc103d4: 'IPC19INV'
  0xbfc103d8: 'ETHFRMRXOKINV'
  0xbfc103dc: 'ADCCMPEN5'
  0xbfc103e0: 'USBIE0CSR2'
  0xbfc103e4: 'SBT0WR0'
  0xbfc103e8: 'USBE1CSR0'
  0xbfc103ec: 'NVMDATA2SET'
  0xbfc103f0: 'EMACxCFG2SET'
  0xbfc103f4: 'SRCON0B'
  0xbfc103f8: 'ADCCMPEN4'
  0xbfc103fc: 'DCS2CPTRINV'
  0xbfc10400: 'AUBADEVCFG1'
  0xbfc10404: 'U1BRG'
  0xbfc10408: 'DCH5INTSET'
  0xbfc1040c: 'I2C5MSKSET'
  0xbfc10410: 'USBIE0CSR0'
  0xbfc10414: 'I2C3CONCLR'
  0xbfc10418: 'IPC45CLR'
  0xbfc1041c: 'AUBADEVCFG0'
  0xbfc10420: 'IC9CON'
  0xbfc10424: 'PB3DIVCLR'
  0xbfc10428: 'I2C4RCVSET'
  0xbfc1042c: 'CM2CONINV'
  0xbfc10430: 'U6MODECLR'
  0xbfc10434: 'TRISBINV'
  0xbfc10438: 'IFS3INV'
  0xbfc1043c: 'ODCBSET'
  0xbfc10440: 'U6STASET'
  0xbfc10444: 'I2C4BRG'
  0xbfc10448: 'RCONSET'
  0xbfc1044c: 'SBT8WR1'
  0xbfc10450: 'IFS2INV'
  0xbfc10454: 'ODCDCLR'
  0xbfc10458: 'SRCON0G'
  0xbfc1045c: 'IEC1CLR'
  0xbfc10460: 'CNENEINV'
  0xbfc10464: 'ADCCMPEN1'
  0xbfc10468: 'UEFMODECLR'
  0xbfc1046c: 'EMAC1CFG1'
  0xbfc10470: 'USBE4RXA'
  0xbfc10474: 'IC6CON'
  0xbfc10478: 'DCH6DSAINV'
  0xbfc1047c: 'SBT0WR1'
  0xbfc10480: 'LATCCLR'
  0xbfc10484: 'U5STAINV'
  0xbfc10488: 'SPI1STAT'
  0xbfc1048c: 'CNENG'
  0xbfc10490: 'T7CONCLR'
  0xbfc10494: 'INT1R'
  0xbfc10498: 'CNSTATB'
  0xbfc1049c: 'DCH5SSACLR'
  0xbfc104a0: 'ETHMCOLFRMINV'
  0xbfc104a4: 'EMACxMADRCLR'
  0xbfc104a8: 'IPC42INV'
  0xbfc104ac: 'UBADEVSIGN0'
  0xbfc104b0: 'DMASTATINV'
  0xbfc104b4: 'PR7SET'
  0xbfc104b8: 'SPI3CON2SET'
  0xbfc104bc: 'ADCFLTR6'
  0xbfc104c0: 'USBDMA3C'
  0xbfc104c4: 'ABF1DEVCFG1'
  0xbfc104c8: 'ADEVSIGN2'
  0xbfc104cc: 'SPI3CON'
  0xbfc104d0: 'DCH2CSIZ'
  0xbfc104d4: 'NVMDATA0INV'
  0xbfc104d8: 'RPF4R'
  0xbfc104dc: 'RPB3R'
  0xbfc104e0: 'ADCFLTR5'
  0xbfc104e4: 'T8CKR'
  0xbfc104e8: 'I2C5STATCLR'
  0xbfc104ec: 'DEVCP0'
  0xbfc104f0: 'IC9CONCLR'
  0xbfc104f4: 'SBT8WR0'
  0xbfc104f8: 'ABF1DEVCFG2'
  0xbfc104fc: 'T3CKR'
  0xbfc10500: 'USBDMA3A'
  0xbfc10504: 'UBADEVSIGN2'
  0xbfc10508: 'ADCFLTR4'
  0xbfc1050c: 'DEVCP1'
  0xbfc10510: 'SRCON0BINV'
  0xbfc10514: 'DCH4DPTRCLR'
  0xbfc10518: 'OC4RS'
  0xbfc1051c: 'T8CON'
  0xbfc10520: 'U1BRGCLR'
  0xbfc10524: 'ADEVSIGN0'
  0xbfc10528: 'ADCFLTR3'
  0xbfc1052c: 'DCH4SPTRINV'
  0xbfc10530: 'U5BRGSET'
  0xbfc10534: 'PRISSSET'
  0xbfc10538: 'PORTBSET'
  0xbfc1053c: 'ULMMODESET'
  0xbfc10540: 'IPC1CLR'
  0xbfc10544: 'DCH1CPTRINV'
  0xbfc10548: 'NVMBWPSET'
  0xbfc1054c: 'UBADEVSIGN1'
  0xbfc10550: 'SRCON0E'
  0xbfc10554: 'REFO2TRIMCLR'
  0xbfc10558: 'IPC33INV'
  0xbfc1055c: 'CMSTATINV'
  0xbfc10560: 'UBADEVSIGN3'
  0xbfc10564: 'SRCON0F'
  0xbfc10568: 'DCH0CPTRINV'
  0xbfc1056c: 'SPLLCONINV'
  0xbfc10570: 'DCH7CON'
  0xbfc10574: 'ETHSCOLFRM'
  0xbfc10578: 'DEVCP3'
  0xbfc1057c: 'ODCECLR'
  0xbfc10580: 'SBT13ECLRS'
  0xbfc10584: 'EMAC1IPGT'
  0xbfc10588: 'EMACxMADRINV'
  0xbfc1058c: 'RTCTIMECLR'
  0xbfc10590: 'DEVCP2'
  0xbfc10594: 'DCH2CON'
  0xbfc10598: 'OC5RSSET'
  0xbfc1059c: 'SBT10REG0'
  0xbfc105a0: 'IPC28CLR'
  0xbfc105a4: 'U5MODECLR'
  0xbfc105a8: 'SBT1WR0'
  0xbfc105ac: 'IPC25SET'
  0xbfc105b0: 'ABF1DEVCFG0'
  0xbfc105b4: 'DCH2CPTR'
  0xbfc105b8: 'RPB8R'
  0xbfc105bc: 'TMR5INV'
  0xbfc105c0: 'EMACxMCMD'
  0xbfc105c4: 'EMAC1IPGR'
  0xbfc105c8: 'DCH2SSA'
  0xbfc105cc: 'U2BRG'
  0xbfc105d0: 'U1BRGINV'
  0xbfc105d4: 'OSCTUNSET'
  0xbfc105d8: 'RPB7R'
  0xbfc105dc: 'IPC48INV'
  0xbfc105e0: 'UJKMODECLR'
  0xbfc105e4: 'USBDMA7N'
  0xbfc105e8: 'UCDBRGINV'
  0xbfc105ec: 'PR1CLR'
  0xbfc105f0: 'DCH2CONCLR'
  0xbfc105f4: 'SPI1BRGINV'
  0xbfc105f8: 'OFF166'
  0xbfc105fc: 'OFF169'
  0xbfc10600: 'DCH1SSIZ'
  0xbfc10604: 'DCH3CSIZINV'
  0xbfc10608: 'CNPDEINV'
  0xbfc1060c: 'SBT1WR3'
  0xbfc10610: 'DCH6SSA'
  0xbfc10614: 'OFF165'
  0xbfc10618: 'SBT1WR5'
  0xbfc1061c: 'OC4RSSET'
  0xbfc10620: 'OFF163'
  0xbfc10624: 'OFF128'
  0xbfc10628: 'IPC3INV'
  0xbfc1062c: 'IPC14SET'
  0xbfc10630: 'IPC17CLR'
  0xbfc10634: 'IEC1INV'
  0xbfc10638: 'OFF164'
  0xbfc1063c: 'OFF129'
  0xbfc10640: 'SBT1WR2'
  0xbfc10644: 'DCH0CSIZCLR'
  0xbfc10648: 'DCH3SSIZSET'
  0xbfc1064c: 'NVMDATA0CLR'
  0xbfc10650: 'PMRDININV'
  0xbfc10654: 'OFF162'
  0xbfc10658: 'OFF161'
  0xbfc1065c: 'DCH0DATSET'
  0xbfc10660: 'I2C3RCVCLR'
  0xbfc10664: 'EMAC1MRDDSET'
  0xbfc10668: 'SBT1WR6'
  0xbfc1066c: 'ODCCINV'
  0xbfc10670: 'SBT1WR7'
  0xbfc10674: 'USBE1TXA'
  0xbfc10678: 'NVMADDRCLR'
  0xbfc1067c: 'DCH2CPTRSET'
  0xbfc10680: 'USBE7CSR0'
  0xbfc10684: 'IC6CONINV'
  0xbfc10688: 'BF2DEVCFG2'
  0xbfc1068c: 'SBT1WR4'
  0xbfc10690: 'CNSTATFCLR'
  0xbfc10694: 'PMD2CLR'
  0xbfc10698: 'SQI1INTSTAT'
  0xbfc1069c: 'I2C3BRGINV'
  0xbfc106a0: 'RNMICONINV'
  0xbfc106a4: 'U6CTSR'
  0xbfc106a8: 'CNFEINV'
  0xbfc106ac: 'PMD1SET'
  0xbfc106b0: 'BF2DEVCFG3'
  0xbfc106b4: 'PORTCINV'
  0xbfc106b8: 'CNSTATGSET'
  0xbfc106bc: 'IPC39INV'
  0xbfc106c0: 'PR7CLR'
  0xbfc106c4: 'DCH3CPTRINV'
  0xbfc106c8: 'USBE3RPC'
  0xbfc106cc: 'USBFIFOA'
  0xbfc106d0: 'SQI1XCON2'
  0xbfc106d4: 'DMTPSCNT'
  0xbfc106d8: 'ETHCON2CLR'
  0xbfc106dc: 'DCH4CONSET'
  0xbfc106e0: 'LATESET'
  0xbfc106e4: 'ANSELGINV'
  0xbfc106e8: 'EMAC1TESTCLR'
  0xbfc106ec: 'T4CONSET'
  0xbfc106f0: 'BF2DEVCFG0'
  0xbfc106f4: 'DCH3DATCLR'
  0xbfc106f8: 'CFGPG'
  0xbfc106fc: 'DCH0DPTRCLR'
  0xbfc10700: 'ODCFCLR'
  0xbfc10704: 'I2C5CONCLR'
  0xbfc10708: 'EMAC1SA1INV'
  0xbfc1070c: 'DCH1CPTR'
  0xbfc10710: 'DCS4CPTRINV'
  0xbfc10714: 'CNCONEINV'
  0xbfc10718: 'IC5CON'
  0xbfc1071c: 'SBT1WR8'
  0xbfc10720: 'NVMPWPSET'
  0xbfc10724: 'ABF1DEVCP0'
  0xbfc10728: 'DCH3DSASET'
  0xbfc1072c: 'SQI1XCON4'
  0xbfc10730: 'OFF021'
  0xbfc10734: 'BF2DEVCFG1'
  0xbfc10738: 'UEFSTAINV'
  0xbfc1073c: 'T2CONSET'
  0xbfc10740: 'RTCCONCLR'
  0xbfc10744: 'T3CONSET'
  0xbfc10748: 'REFO2TRIM'
  0xbfc1074c: 'DCH1CSIZINV'
  0xbfc10750: 'OFF022'
  0xbfc10754: 'DCH4SSIZCLR'
  0xbfc10758: 'SQI1XCON1'
  0xbfc1075c: 'DCH7INTSET'
  0xbfc10760: 'SPI4STATINV'
  0xbfc10764: 'IC9BUF'
  0xbfc10768: 'RCONINV'
  0xbfc1076c: 'SQI1CON'
  0xbfc10770: 'DCH6CONSET'
  0xbfc10774: 'OC7CONINV'
  0xbfc10778: 'U3STAINV'
  0xbfc1077c: 'SS4R'
  0xbfc10780: 'CNFB'
  0xbfc10784: 'SQI1XCON3'
  0xbfc10788: 'I2C1ADDSET'
  0xbfc1078c: 'CNFBSET'
  0xbfc10790: 'IPC3CLR'
  0xbfc10794: 'CNFC'
  0xbfc10798: 'DCH1SSAINV'
  0xbfc1079c: 'RPG8R'
  0xbfc107a0: 'CNENGSET'
  0xbfc107a4: 'PMD5SET'
  0xbfc107a8: 'EMAC1CFG2'
  0xbfc107ac: 'I2C1CONINV'
  0xbfc107b0: 'ETHIRQSET'
  0xbfc107b4: 'OFF068'
  0xbfc107b8: 'EMACxCLRTCLR'
  0xbfc107bc: 'DCH5DATINV'
  0xbfc107c0: 'DCS0CPTRCLR'
  0xbfc107c4: 'EMACxMWTDINV'
  0xbfc107c8: 'DCH7SPTRSET'
  0xbfc107cc: 'OFF069'
  0xbfc107d0: 'OSCCON'
  0xbfc107d4: 'IFS4CLR'
  0xbfc107d8: 'OFF020'
  0xbfc107dc: 'CVRCONSET'
  0xbfc107e0: 'IPTMRSET'
  0xbfc107e4: 'DCH2DPTR'
  0xbfc107e8: 'CNNEFSET'
  0xbfc107ec: 'IPC48CLR'
  0xbfc107f0: 'NVMDATA1INV'
  0xbfc107f4: 'PMWADDRSET'
  0xbfc107f8: 'IPC5CLR'
  0xbfc107fc: 'DCH1DSIZCLR'
  0xbfc10800: 'USBE3RXA'
  0xbfc10804: 'DCH4SSIZSET'
  0xbfc10808: 'PORTDCLR'
  0xbfc1080c: 'OC8CON'
  0xbfc10810: 'PMDOUTSET'
  0xbfc10814: 'OFF061'
  0xbfc10818: 'OFF024'
  0xbfc1081c: 'U3BRG'
  0xbfc10820: 'IPC2SET'
  0xbfc10824: 'PB7DIVCLR'
  0xbfc10828: 'U4STACLR'
  0xbfc1082c: 'DCH1DATCLR'
  0xbfc10830: 'NVMSRCADDRCLR'
  0xbfc10834: 'OFF060'
  0xbfc10838: 'OFF023'
  0xbfc1083c: 'OC2RSET'
  0xbfc10840: 'CNPDDSET'
  0xbfc10844: 'UJKSTAINV'
  0xbfc10848: 'IPC18CLR'
  0xbfc1084c: 'ETHRXOVFLOWCLR'
  0xbfc10850: 'CNFBINV'
  0xbfc10854: 'IPC39CLR'
  0xbfc10858: 'I2C5STATSET'
  0xbfc1085c: 'ADCTRGMODE'
  0xbfc10860: 'ETHIENCLR'
  0xbfc10864: 'DEVCFG0'
  0xbfc10868: 'DEVCFG1'
  0xbfc1086c: 'ABF2DEVCP2'
  0xbfc10870: 'ABF2DEVCP1'
  0xbfc10874: 'EMAC1MCFG'
  0xbfc10878: 'NVMDATA2CLR'
  0xbfc1087c: 'CNENBSET'
  0xbfc10880: 'EMAC1MADRCLR'
  0xbfc10884: 'ETHCON2INV'
  0xbfc10888: 'SBT5ECON'
  0xbfc1088c: 'DCH3DATSET'
  0xbfc10890: 'U3CTSR'
  0xbfc10894: 'LATFSET'
  0xbfc10898: 'ABF2DEVCP3'
  0xbfc1089c: 'IEC5INV'
  0xbfc108a0: 'DCH3INTINV'
  0xbfc108a4: 'IC7R'
  0xbfc108a8: 'OC6RSCLR'
  0xbfc108ac: 'SRCON1BINV'
  0xbfc108b0: 'UABBRG'
  0xbfc108b4: 'IPC37INV'
  0xbfc108b8: 'SBT0ECLRS'
  0xbfc108bc: 'DCH2CSIZSET'
  0xbfc108c0: 'I2C1CON'
  0xbfc108c4: 'REFO1TRIMCLR'
  0xbfc108c8: 'SPI4BRGINV'
  0xbfc108cc: 'IC3BUF'
  0xbfc108d0: 'DEVCFG2'
  0xbfc108d4: 'IPC38INV'
  0xbfc108d8: 'IPC29CLR'
  0xbfc108dc: 'OC5RS'
  0xbfc108e0: 'RTCCON'
  0xbfc108e4: 'ODCCCLR'
  0xbfc108e8: 'I2C1RCVSET'
  0xbfc108ec: 'SBT12ECLRS'
  0xbfc108f0: 'PMWADDR'
  0xbfc108f4: 'NVMADDRINV'
  0xbfc108f8: 'IEC4CLR'
  0xbfc108fc: 'EMAC1SA0INV'
  0xbfc10900: 'CNFDCLR'
  0xbfc10904: 'ADCEIEN2'
  0xbfc10908: 'TMR8INV'
  0xbfc1090c: 'NVMDATA2INV'
  0xbfc10910: 'IPC8SET'
  0xbfc10914: 'SBT5ELOG1'
  0xbfc10918: 'ALRMDATECLR'
  0xbfc1091c: 'EMACxMCMDCLR'
  0xbfc10920: 'DCH6ECONSET'
  0xbfc10924: 'ETHPMCS'
  0xbfc10928: 'TMR4INV'
  0xbfc1092c: 'I2C5MSKCLR'
  0xbfc10930: 'PR3CLR'
  0xbfc10934: 'DEVCFG3'
  0xbfc10938: 'IC1CON'
  0xbfc1093c: 'EMAC1MINDINV'
  0xbfc10940: 'IPC47INV'
  0xbfc10944: 'ADCEIEN1'
  0xbfc10948: 'IPC46INV'
  0xbfc1094c: 'RTCALRMINV'
  0xbfc10950: 'NVMDATA1CLR'
  0xbfc10954: 'DCH7DPTR'
  0xbfc10958: 'DCH6DATCLR'
  0xbfc1095c: 'DCH4DSACLR'
  0xbfc10960: 'USBE7TXA'
  0xbfc10964: 'SRCON1GINV'
  0xbfc10968: 'EMAC1SUPPCLR'
  0xbfc1096c: 'IPC12SET'
  0xbfc10970: 'IPC6INV'
  0xbfc10974: 'IPC26CLR'
  0xbfc10978: 'UEFBRGSET'
  0xbfc1097c: 'ETHFRMRXOKCLR'
  0xbfc10980: 'SBT12ECLRM'
  0xbfc10984: 'OFF122'
  0xbfc10988: 'DCH7CONCLR'
  0xbfc1098c: 'RPF0R'
  0xbfc10990: 'PMDIN'
  0xbfc10994: 'DCH2INT'
  0xbfc10998: 'DCH6CSIZSET'
  0xbfc1099c: 'OFF123'
  0xbfc109a0: 'CNENECLR'
  0xbfc109a4: 'PMD7CLR'
  0xbfc109a8: 'USBDMA4N'
  0xbfc109ac: 'RTCDATECLR'
  0xbfc109b0: 'CNPDCCLR'
  0xbfc109b4: 'CNSTATECLR'
  0xbfc109b8: 'DCH7DSIZINV'
  0xbfc109bc: 'OC7RSSET'
  0xbfc109c0: 'CNFCSET'
  0xbfc109c4: 'ETHFCSERRINV'
  0xbfc109c8: 'IPC1INV'
  0xbfc109cc: 'OC9R'
  0xbfc109d0: 'UJKSTASET'
  0xbfc109d4: 'SBT5ELOG2'
  0xbfc109d8: 'IPC15CLR'
  0xbfc109dc: 'ETHFRMTXOK'
  0xbfc109e0: 'U5STA'
  0xbfc109e4: 'U1MODEINV'
  0xbfc109e8: 'ETHIEN'
  0xbfc109ec: 'DCH2DPTRSET'
  0xbfc109f0: 'OFF167'
  0xbfc109f4: 'PMADDRSET'
  0xbfc109f8: 'SPI4STATCLR'
  0xbfc109fc: 'EMAC1MWTDCLR'
  0xbfc10a00: 'IC7CONINV'
  0xbfc10a04: 'T5CON'
  0xbfc10a08: 'IPC6CLR'
  0xbfc10a0c: 'OFF168'
  0xbfc10a10: 'ABF1DEVCP1'
  0xbfc10a14: 'OFF121'
  0xbfc10a18: 'LATEINV'
  0xbfc10a1c: 'RPD3R'
  0xbfc10a20: 'CNPUDSET'
  0xbfc10a24: 'SPI3STAT'
  0xbfc10a28: 'ODCGSET'
  0xbfc10a2c: 'ETHRXFCSET'
  0xbfc10a30: 'DCH0DSASET'
  0xbfc10a34: 'ADCCSS1'
  0xbfc10a38: 'IC9CONINV'
  0xbfc10a3c: 'OC6RINV'
  0xbfc10a40: 'OFF120'
  0xbfc10a44: 'DCS5CPTRCLR'
  0xbfc10a48: 'DCH2DAT'
  0xbfc10a4c: 'ADCCMP2'
  0xbfc10a50: 'DCH4CSIZ'
  0xbfc10a54: 'OC5CON'
  0xbfc10a58: 'PB2DIVCLR'
  0xbfc10a5c: 'ADCCSS2'
  0xbfc10a60: 'I2C3ADDSET'
  0xbfc10a64: 'ODCCSET'
  0xbfc10a68: 'OSCTUNCLR'
  0xbfc10a6c: 'PMMODEINV'
  0xbfc10a70: 'ADCDSTAT2'
  0xbfc10a74: 'DCH1DPTR'
  0xbfc10a78: 'ADCCMPCON4'
  0xbfc10a7c: 'SBT1RD4'
  0xbfc10a80: 'UCDTXREG'
  0xbfc10a84: 'SBT1RD0'
  0xbfc10a88: 'IC2CONSET'
  0xbfc10a8c: 'OFF160'
  0xbfc10a90: 'IPC19SET'
  0xbfc10a94: 'DCH7CSIZ'
  0xbfc10a98: 'ADCCMP1'
  0xbfc10a9c: 'ADCCMPCON3'
  0xbfc10aa0: 'I2C1RCVCLR'
  0xbfc10aa4: 'ETHRXSTINV'
  0xbfc10aa8: 'SPI2BRGSET'
  0xbfc10aac: 'USBCSR1'
  0xbfc10ab0: 'OFF124'
  0xbfc10ab4: 'OC3CONSET'
  0xbfc10ab8: 'IPC49INV'
  0xbfc10abc: 'DCH6CPTRINV'
  0xbfc10ac0: 'PORTECLR'
  0xbfc10ac4: 'PORTBINV'
  0xbfc10ac8: 'LATCSET'
  0xbfc10acc: 'CNFE'
  0xbfc10ad0: 'T6CONINV'
  0xbfc10ad4: 'ADC2CFG'
  0xbfc10ad8: 'USBCSR2'
  0xbfc10adc: 'CNFD'
  0xbfc10ae0: 'CNCONBINV'
  0xbfc10ae4: 'REFCLKI3R'
  0xbfc10ae8: 'IFS6CLR'
  0xbfc10aec: 'CNFG'
  0xbfc10af0: 'UJKMODEINV'
  0xbfc10af4: 'DCH1SPTRINV'
  0xbfc10af8: 'IPC28INV'
  0xbfc10afc: 'DCH0CON'
  0xbfc10b00: 'SBT1RD2'
  0xbfc10b04: 'SBT2RD2'
  0xbfc10b08: 'IFS1INV'
  0xbfc10b0c: 'USBCSR0'
  0xbfc10b10: 'DCH1CPTRSET'
  0xbfc10b14: 'SBT1RD3'
  0xbfc10b18: 'CNFF'
  0xbfc10b1c: 'TRISFINV'
  0xbfc10b20: 'ADCCMPCON1'
  0xbfc10b24: 'PMRADDR'
  0xbfc10b28: 'REFO4TRIMCLR'
  0xbfc10b2c: 'SBT2RD1'
  0xbfc10b30: 'USBOTG'
  0xbfc10b34: 'ADCCMPCON2'
  0xbfc10b38: 'EMACxCFG2CLR'
  0xbfc10b3c: 'DCH4CPTR'
  0xbfc10b40: 'ABF1DEVCP2'
  0xbfc10b44: 'CNPDFSET'
  0xbfc10b48: 'SBT3WR0'
  0xbfc10b4c: 'USBCSR3'
  0xbfc10b50: 'BF1DEVCP0'
  0xbfc10b54: 'UCDSTA'
  0xbfc10b58: 'IC3CON'
  0xbfc10b5c: 'U5RXR'
  0xbfc10b60: 'DCH7DSIZSET'
  0xbfc10b64: 'CNNEESET'
  0xbfc10b68: 'ETHPMCSSET'
  0xbfc10b6c: 'PORTFCLR'
  0xbfc10b70: 'ABF1DEVCP3'
  0xbfc10b74: 'DCH4SSASET'
  0xbfc10b78: 'SBT3WR1'
  0xbfc10b7c: 'SBT3WR2'
  0xbfc10b80: 'USBE3CSR3'
  0xbfc10b84: 'DCH5DATCLR'
  0xbfc10b88: 'IC4CONSET'
  0xbfc10b8c: 'IPC17INV'
  0xbfc10b90: 'U1TXREG'
  0xbfc10b94: 'ASEQ0'
  0xbfc10b98: 'SBT3ECLRM'
  0xbfc10b9c: 'PR5SET'
  0xbfc10ba0: 'DCS7CPTR'
  0xbfc10ba4: 'ABF2DEVCP0'
  0xbfc10ba8: 'BF1DEVCP1'
  0xbfc10bac: 'SBT2RD0'
  0xbfc10bb0: 'CNNEGINV'
  0xbfc10bb4: 'IPC38'
  0xbfc10bb8: 'DCH1DPTRCLR'
  0xbfc10bbc: 'DCH3SSA'
  0xbfc10bc0: 'USBE3CSR2'
  0xbfc10bc4: 'T9CON'
  0xbfc10bc8: 'DCH6DSACLR'
  0xbfc10bcc: 'I2C3STATINV'
  0xbfc10bd0: 'DCH5CON'
  0xbfc10bd4: 'ASEQ1'
  0xbfc10bd8: 'DCH3SSAINV'
  0xbfc10bdc: 'IPC39'
  0xbfc10be0: 'UCDBRGCLR'
  0xbfc10be4: 'RTCTIMEINV'
  0xbfc10be8: 'IPC36'
  0xbfc10bec: 'EMACxIPGTINV'
  0xbfc10bf0: 'ETHFCSERRCLR'
  0xbfc10bf4: 'CNSTATF'
  0xbfc10bf8: 'U4TXREG'
  0xbfc10bfc: 'I2C3ADDINV'
  0xbfc10c00: 'OC9RSCLR'
  0xbfc10c04: 'ASEQ3'
  0xbfc10c08: 'ETHMCOLFRMCLR'
  0xbfc10c0c: 'ADCDSTAT1'
  0xbfc10c10: 'CNSTATDCLR'
  0xbfc10c14: 'IPC37'
  0xbfc10c18: 'CNSTATD'
  0xbfc10c1c: 'DCH3DSIZSET'
  0xbfc10c20: 'U4CTSR'
  0xbfc10c24: 'IPC10'
  0xbfc10c28: 'SBT2ELOG1'
  0xbfc10c2c: 'REFO4CONSET'
  0xbfc10c30: 'SPI4CON2CLR'
  0xbfc10c34: 'IC1BUF'
  0xbfc10c38: 'CNSTATE'
  0xbfc10c3c: 'CNCONCSET'
  0xbfc10c40: 'I2C4STATCLR'
  0xbfc10c44: 'IPC53'
  0xbfc10c48: 'CNSTATFSET'
  0xbfc10c4c: 'SBT13REG0'
  0xbfc10c50: 'IPC51'
  0xbfc10c54: 'CNSTATEINV'
  0xbfc10c58: 'ULMSTA'
  0xbfc10c5c: 'DCH7DATCLR'
  0xbfc10c60: 'SQI1BDBASEADD'
  0xbfc10c64: 'SPI3BRGCLR'
  0xbfc10c68: 'PMD5INV'
  0xbfc10c6c: 'IPC52'
  0xbfc10c70: 'DMACONSET'
  0xbfc10c74: 'SBT2ELOG2'
  0xbfc10c78: 'TMR7SET'
  0xbfc10c7c: 'PORTESET'
  0xbfc10c80: 'EMAC1TESTINV'
  0xbfc10c84: 'CMSTATCLR'
  0xbfc10c88: 'ASEQ2'
  0xbfc10c8c: 'I2C4STATSET'
  0xbfc10c90: 'CNSTATG'
  0xbfc10c94: 'SPI2CONCLR'
  0xbfc10c98: 'IPC50'
  0xbfc10c9c: 'I2C4MSK'
  0xbfc10ca0: 'PMDINCLR'
  0xbfc10ca4: 'DCH4SPTRCLR'
  0xbfc10ca8: 'TMR7INV'
  0xbfc10cac: 'DCH6CONINV'
  0xbfc10cb0: 'CNENFSET'
  0xbfc10cb4: 'I2C1CONCLR'
  0xbfc10cb8: 'ETHPMM1SET'
  0xbfc10cbc: 'ADC3CFG'
  0xbfc10cc0: 'IPC53SET'
  0xbfc10cc4: 'ETHFRMTXOKCLR'
  0xbfc10cc8: 'CNSTATC'
  0xbfc10ccc: 'I2C4STAT'
  0xbfc10cd0: 'USBDMA4A'
  0xbfc10cd4: 'DMASTAT'
  0xbfc10cd8: 'USBDMA8C'
  0xbfc10cdc: 'DCH7ECONINV'
  0xbfc10ce0: 'SRCON1FINV'
  0xbfc10ce4: 'OC9CONCLR'
  0xbfc10ce8: 'UCDMODECLR'
  0xbfc10cec: 'PR5INV'
  0xbfc10cf0: 'SBT0REG0'
  0xbfc10cf4: 'DCH3INT'
  0xbfc10cf8: 'OC1R'
  0xbfc10cfc: 'DCH3CSIZ'
  0xbfc10d00: 'RPE5R'
  0xbfc10d04: 'DCH7CPTRINV'
  0xbfc10d08: 'NVMBWPCLR'
  0xbfc10d0c: 'DCH3SSACLR'
  0xbfc10d10: 'PB1DIVSET'
  0xbfc10d14: 'SPI2BRGINV'
  0xbfc10d18: 'TMR8CLR'
  0xbfc10d1c: 'LATECLR'
  0xbfc10d20: 'SBT0REG1'
  0xbfc10d24: 'T7CONINV'
  0xbfc10d28: 'DCH5CONINV'
  0xbfc10d2c: 'NVMPWP'
  0xbfc10d30: 'OC8RSSET'
  0xbfc10d34: 'EMAC1SA2CLR'
  0xbfc10d38: 'PR3INV'
  0xbfc10d3c: 'IPC40SET'
  0xbfc10d40: 'DCH3SPTRINV'
  0xbfc10d44: 'USBDMA8A'
  0xbfc10d48: 'I2C4BRGINV'
  0xbfc10d4c: 'OC6RSINV'
  0xbfc10d50: 'DCH4DPTR'
  0xbfc10d54: 'DCH2DSIZINV'
  0xbfc10d58: 'IC3R'
  0xbfc10d5c: 'DCH6SPTRINV'
  0xbfc10d60: 'DCRCXOR'
  0xbfc10d64: 'DCH2SSACLR'
  0xbfc10d68: 'OC1RCLR'
  0xbfc10d6c: 'UABBRGSET'
  0xbfc10d70: 'DCH1ECON'
  0xbfc10d74: 'PMSTATCLR'
  0xbfc10d78: 'OC5RSCLR'
  0xbfc10d7c: 'SBT3ECLRS'
  0xbfc10d80: 'REFO2CON'
  0xbfc10d84: 'AUBADEVCFG2'
  0xbfc10d88: 'U3BRGCLR'
  0xbfc10d8c: 'INT4R'
  0xbfc10d90: 'EMACxMWTD'
  0xbfc10d94: 'UBASEQ3'
  0xbfc10d98: 'USBLMPR2'
  0xbfc10d9c: 'IPC31SET'
  0xbfc10da0: 'DCH7SSIZ'
  0xbfc10da4: 'DCH5DPTRINV'
  0xbfc10da8: 'ETHPMM0SET'
  0xbfc10dac: 'PRESTATINV'
  0xbfc10db0: 'USBE6CSR0'
  0xbfc10db4: 'IPC18INV'
  0xbfc10db8: 'USBE5TXA'
  0xbfc10dbc: 'PWRCONCLR'
  0xbfc10dc0: 'EMAC1SA1SET'
  0xbfc10dc4: 'EMAC1MADRINV'
  0xbfc10dc8: 'EMAC1MINDCLR'
  0xbfc10dcc: 'SQI1INTEN'
  0xbfc10dd0: 'PB8DIV'
  0xbfc10dd4: 'PMRADDRCLR'
  0xbfc10dd8: 'IFS2CLR'
  0xbfc10ddc: 'OC2CONSET'
  0xbfc10de0: 'NVMSRCADDRINV'
  0xbfc10de4: 'SRCON0BCLR'
  0xbfc10de8: 'SBT9RD1'
  0xbfc10dec: 'RPB15R'
  0xbfc10df0: 'SRCON0FSET'
  0xbfc10df4: 'OC5CONSET'
  0xbfc10df8: 'OFF056'
  0xbfc10dfc: 'IPC4INV'
  0xbfc10e00: 'ETHRXOVFLOWINV'
  0xbfc10e04: 'SBT12ELOG2'
  0xbfc10e08: 'DCRCCONSET'
  0xbfc10e0c: 'OFF059'
  0xbfc10e10: 'UABMODESET'
  0xbfc10e14: 'PB5DIVSET'
  0xbfc10e18: 'DCH0CONCLR'
  0xbfc10e1c: 'OFF055'
  0xbfc10e20: 'U4STA'
  0xbfc10e24: 'T8CONSET'
  0xbfc10e28: 'IPC8INV'
  0xbfc10e2c: 'OFF053'
  0xbfc10e30: 'OFF018'
  0xbfc10e34: 'SPI2BUF'
  0xbfc10e38: 'CNPDCINV'
  0xbfc10e3c: 'EMACxSA1SET'
  0xbfc10e40: 'PMD3INV'
  0xbfc10e44: 'DCH6CSIZINV'
  0xbfc10e48: 'OFF054'
  0xbfc10e4c: 'OFF019'
  0xbfc10e50: 'DCH6DPTRSET'
  0xbfc10e54: 'OC7CONSET'
  0xbfc10e58: 'I2C3BRG'
  0xbfc10e5c: 'OFF052'
  0xbfc10e60: 'OFF017'
  0xbfc10e64: 'PMD6CLR'
  0xbfc10e68: 'OC1CONINV'
  0xbfc10e6c: 'CNPDESET'
  0xbfc10e70: 'OFF051'
  0xbfc10e74: 'OFF016'
  0xbfc10e78: 'IPC17'
  0xbfc10e7c: 'USBE1CSR2'
  0xbfc10e80: 'CNCONC'
  0xbfc10e84: 'IPC29INV'
  0xbfc10e88: 'CNSTATCCLR'
  0xbfc10e8c: 'PB5DIVINV'
  0xbfc10e90: 'SBT9RD0'
  0xbfc10e94: 'EMACxCLRT'
  0xbfc10e98: 'SPI4BRGSET'
  0xbfc10e9c: 'EMACxMADRSET'
  0xbfc10ea0: 'DCH7CONSET'
  0xbfc10ea4: 'DMTCNT'
  0xbfc10ea8: 'I2C1ADDCLR'
  0xbfc10eac: 'CNCOND'
  0xbfc10eb0: 'PB3DIVINV'
  0xbfc10eb4: 'SPI3CON2CLR'
  0xbfc10eb8: 'USBDPBFD'
  0xbfc10ebc: 'DCH3SSIZINV'
  0xbfc10ec0: 'PRISS'
  0xbfc10ec4: 'DCH3DATINV'
  0xbfc10ec8: 'PMD5CLR'
  0xbfc10ecc: 'RTCCONINV'
  0xbfc10ed0: 'DCH5SPTRSET'
  0xbfc10ed4: 'ETHSTATSET'
  0xbfc10ed8: 'OC5R'
  0xbfc10edc: 'IFS0INV'
  0xbfc10ee0: 'USBE1CSR1'
  0xbfc10ee4: 'I2C3BRGSET'
  0xbfc10ee8: 'SBT4ECON'
  0xbfc10eec: 'OC2RCLR'
  0xbfc10ef0: 'EMAC1CLRTSET'
  0xbfc10ef4: 'SRCON0GSET'
  0xbfc10ef8: 'RTCTIME'
  0xbfc10efc: 'IPC14'
  0xbfc10f00: 'DCH4CON'
  0xbfc10f04: 'RCON'
  0xbfc10f08: 'IPC16'
  0xbfc10f0c: 'DCH3DSIZINV'
  0xbfc10f10: 'CNCONG'
  0xbfc10f14: 'USBE1CSR3'
  0xbfc10f18: 'SPI2CON'
  0xbfc10f1c: 'IPC9INV'
  0xbfc10f20: 'PORTDINV'
  0xbfc10f24: 'IPC15'
  0xbfc10f28: 'I2C3CONSET'
  0xbfc10f2c: 'EMACxMWTDCLR'
  0xbfc10f30: 'NVMPWPCLR'
  0xbfc10f34: 'PB7DIVINV'
  0xbfc10f38: 'IPC18'
  0xbfc10f3c: 'PR8INV'
  0xbfc10f40: 'I2C5ADDCLR'
  0xbfc10f44: 'I2C3MSKCLR'
  0xbfc10f48: 'EMAC1MAXFSET'
  0xbfc10f4c: 'U6BRGINV'
  0xbfc10f50: 'IPC36SET'
  0xbfc10f54: 'USBE7RXA'
  0xbfc10f58: 'I2C4TRN'
  0xbfc10f5c: 'TMR9CLR'
  0xbfc10f60: 'SBT12ELOG1'
  0xbfc10f64: 'EMACxIPGT'
  0xbfc10f68: 'DCH6INTSET'
  0xbfc10f6c: 'SRCON1B'
  0xbfc10f70: 'USBE6CSR3'
  0xbfc10f74: 'USBE6CSR1'
  0xbfc10f78: 'ODCB'
  0xbfc10f7c: 'OSCCONINV'
  0xbfc10f80: 'ETHRXSTCLR'
  0xbfc10f84: 'SRCON1E'
  0xbfc10f88: 'IPC26INV'
  0xbfc10f8c: 'ETHIENINV'
  0xbfc10f90: 'EMACxIPGR'
  0xbfc10f94: 'ODCE'
  0xbfc10f98: 'EMACxMCMDSET'
  0xbfc10f9c: 'SPI4BRG'
  0xbfc10fa0: 'EMACxCFG1CLR'
  0xbfc10fa4: 'SBT0ECLRM'
  0xbfc10fa8: 'OSCTUNINV'
  0xbfc10fac: 'ODCF'
  0xbfc10fb0: 'ETHRXST'
  0xbfc10fb4: 'USBE6CSR2'
  0xbfc10fb8: 'DCH1DATSET'
  0xbfc10fbc: 'ODCC'
  0xbfc10fc0: 'USBE7RPC'
  0xbfc10fc4: 'USBE6TXA'
  0xbfc10fc8: 'IC7CONSET'
  0xbfc10fcc: 'IC8CONCLR'
  0xbfc10fd0: 'AUBADEVCFG3'
  0xbfc10fd4: 'ETHSTATCLR'
  0xbfc10fd8: 'CM2CON'
  0xbfc10fdc: 'SBT13RD0'
  0xbfc10fe0: 'UGHBRGCLR'
  0xbfc10fe4: 'ODCD'
  0xbfc10fe8: 'DCH4DATSET'
  0xbfc10fec: 'DCH7DPTRCLR'
  0xbfc10ff0: 'U6MODESET'
  0xbfc10ff4: 'USBDMA4C'
  0xbfc10ff8: 'CNNECSET'
  0xbfc10ffc: 'OC6RS'
  0xbfc11000: 'EMAC1IPGRSET'
  0xbfc11004: 'I2C1STATINV'
  0xbfc11008: 'TRISGINV'
  0xbfc1100c: 'AUBADEVCP3'
  0xbfc11010: 'UEFMODESET'
  0xbfc11014: 'U4RXR'
  0xbfc11018: 'SRCON1G'
  0xbfc1101c: 'PMMODECLR'
  0xbfc11020: 'IPC15INV'
  0xbfc11024: 'AUBADEVCP2'
  0xbfc11028: 'DMTPSINTV'
  0xbfc1102c: 'IPC47CLR'
  0xbfc11030: 'T9CKR'
  0xbfc11034: 'DCH1SSA'
  0xbfc11038: 'DCH0CSIZSET'
  0xbfc1103c: 'DMASTATCLR'
  0xbfc11040: 'RNMICONCLR'
  0xbfc11044: 'SRCON1F'
  0xbfc11048: 'DCH5CSIZ'
  0xbfc1104c: 'IPC45SET'
  0xbfc11050: 'PMD3CLR'
  0xbfc11054: 'ULMSTASET'
  0xbfc11058: 'EMAC1SA1CLR'
  0xbfc1105c: 'OC3RCLR'
  0xbfc11060: 'IFS3CLR'
  0xbfc11064: 'OC6CONSET'
  0xbfc11068: 'ULMMODECLR'
  0xbfc1106c: 'CNCONB'
  0xbfc11070: 'ETHPMO'
  0xbfc11074: 'NVMBWP'
  0xbfc11078: 'NVMCON2SET'
  0xbfc1107c: 'I2C3TRNINV'
  0xbfc11080: 'DCH3DPTR'
  0xbfc11084: 'IC6CONSET'
  0xbfc11088: 'SBT12WR0'
  0xbfc1108c: 'AUBADEVCP0'
  0xbfc11090: 'DCH7INTCLR'
  0xbfc11094: 'ODCESET'
  0xbfc11098: 'DCH5DSIZCLR'
  0xbfc1109c: 'ETHRXWMCLR'
  0xbfc110a0: 'OC1CONSET'
  0xbfc110a4: 'DCH1CONINV'
  0xbfc110a8: 'EMAC1CFG1SET'
  0xbfc110ac: 'IPC38CLR'
  0xbfc110b0: 'DCH1CSIZSET'
  0xbfc110b4: 'SPI4CON2INV'
  0xbfc110b8: 'AUBADEVCP1'
  0xbfc110bc: 'DCH0INTINV'
  0xbfc110c0: 'RPB6R'
  0xbfc110c4: 'I2C3TRN'
  0xbfc110c8: 'IPC19'
  0xbfc110cc: 'CNCONF'
  0xbfc110d0: 'SLEWCONCLR'
  0xbfc110d4: 'CNCONE'
  0xbfc110d8: 'CNFFSET'
  0xbfc110dc: 'REFO1TRIMINV'
  0xbfc110e0: 'TRISCSET'
  0xbfc110e4: 'PMWADDRCLR'
  0xbfc110e8: 'SPI1CONSET'
  0xbfc110ec: 'IC5CONSET'
  0xbfc110f0: 'DCH1INTSET'
  0xbfc110f4: 'U3MODE'
  0xbfc110f8: 'USBDMA8N'
  0xbfc110fc: 'SRCON1ESET'
  0xbfc11100: 'CNFDINV'
  0xbfc11104: 'DCH2INTINV'
  0xbfc11108: 'RPF3R'
  0xbfc1110c: 'RPB2R'
  0xbfc11110: 'DCS4CPTR'
  0xbfc11114: 'I2C5TRNINV'
  0xbfc11118: 'CFGCON'
  0xbfc1111c: 'DCH3CONCLR'
  0xbfc11120: 'SBT5RD2'
  0xbfc11124: 'CNFBCLR'
  0xbfc11128: 'OFF139'
  0xbfc1112c: 'U4BRGSET'
  0xbfc11130: 'SBT11ELOG1'
  0xbfc11134: 'USBLPMP2'
  0xbfc11138: 'DCH3DSA'
  0xbfc1113c: 'OFF174'
  0xbfc11140: 'OFF137'
  0xbfc11144: 'IPC13'
  0xbfc11148: 'DMAADDRCLR'
  0xbfc1114c: 'PB5DIVCLR'
  0xbfc11150: 'SBT11ELOG2'
  0xbfc11154: 'REFO4TRIMINV'
  0xbfc11158: 'OFF175'
  0xbfc1115c: 'OFF138'
  0xbfc11160: 'DCH0CPTRCLR'
  0xbfc11164: 'DMASTATSET'
  0xbfc11168: 'CNSTATDINV'
  0xbfc1116c: 'IPC12'
  0xbfc11170: 'DCH5INT'
  0xbfc11174: 'CNPUESET'
  0xbfc11178: 'DCH2ECONSET'
  0xbfc1117c: 'T8CONINV'
  0xbfc11180: 'LATGINV'
  0xbfc11184: 'OFF173'
  0xbfc11188: 'OFF136'
  0xbfc1118c: 'IPC11'
  0xbfc11190: 'SBT5RD1'
  0xbfc11194: 'DCH5DSASET'
  0xbfc11198: 'DCH0DSACLR'
  0xbfc1119c: 'USBEOFRST'
  0xbfc111a0: 'PMWADDRINV'
  0xbfc111a4: 'OFF172'
  0xbfc111a8: 'OFF135'
  0xbfc111ac: 'ADC4CFG'
  0xbfc111b0: 'PR6INV'
  0xbfc111b4: 'SBT5RD0'
  0xbfc111b8: 'IPC4CLR'
  0xbfc111bc: 'SPLLCONCLR'
  0xbfc111c0: 'OC4CONSET'
  0xbfc111c4: 'EMACxSUPPSET'
  0xbfc111c8: 'ANSELBCLR'
  0xbfc111cc: 'SPI4CON2'
  0xbfc111d0: 'IEC4'
  0xbfc111d4: 'DCH7DSAINV'
  0xbfc111d8: 'SBT10ECLRM'
  0xbfc111dc: 'PMD4INV'
  0xbfc111e0: 'U5MODEINV'
  0xbfc111e4: 'IEC3'
  0xbfc111e8: 'EMACxMAXFCLR'
  0xbfc111ec: 'DCH4SSACLR'
  0xbfc111f0: 'CNENFCLR'
  0xbfc111f4: 'IEC6'
  0xbfc111f8: 'SBT1ELOG2'
  0xbfc111fc: 'SBT7ECON'
  0xbfc11200: 'TMR2SET'
  0xbfc11204: 'IEC5'
  0xbfc11208: 'IC3CONSET'
  0xbfc1120c: 'DCH4INTINV'
  0xbfc11210: 'CNNEDCLR'
  0xbfc11214: 'TMR9SET'
  0xbfc11218: 'OFF012'
  0xbfc1121c: 'OC4RSCLR'
  0xbfc11220: 'ADEVCFG0'
  0xbfc11224: 'ADEVCP3'
  0xbfc11228: 'OC3RSINV'
  0xbfc1122c: 'T9CONCLR'
  0xbfc11230: 'OFF013'
  0xbfc11234: 'U2MODESET'
  0xbfc11238: 'ADEVCFG1'
  0xbfc1123c: 'UABMODE'
  0xbfc11240: 'SPI3STATINV'
  0xbfc11244: 'RSWRST'
  0xbfc11248: 'SBT1ELOG1'
  0xbfc1124c: 'ADEVCP2'
  0xbfc11250: 'SQI1CFG'
  0xbfc11254: 'DCH5ECONINV'
  0xbfc11258: 'CNCONBCLR'
  0xbfc1125c: 'EMAC1MAXFCLR'
  0xbfc11260: 'DCH3DPTRCLR'
  0xbfc11264: 'SQI1BDCURADD'
  0xbfc11268: 'U6STA'
  0xbfc1126c: 'TMR5CLR'
  0xbfc11270: 'T7CON'
  0xbfc11274: 'DCH0SSIZ'
  0xbfc11278: 'OSCCONSET'
  0xbfc1127c: 'PB3DIV'
  0xbfc11280: 'ADEVCP0'
  0xbfc11284: 'IC2CON'
  0xbfc11288: 'DCH0SPTRCLR'
  0xbfc1128c: 'DCH1ECONCLR'
  0xbfc11290: 'SBT9REG1'
  0xbfc11294: 'SBT7WR0'
  0xbfc11298: 'OFF057'
  0xbfc1129c: 'DCH0DPTR'
  0xbfc112a0: 'ODCDINV'
  0xbfc112a4: 'OC7RS'
  0xbfc112a8: 'CNPDGSET'
  0xbfc112ac: 'EMAC1SA0CLR'
  0xbfc112b0: 'DCH3ECON'
  0xbfc112b4: 'SBT8ECLRS'
  0xbfc112b8: 'LATFINV'
  0xbfc112bc: 'ODCEINV'
  0xbfc112c0: 'DCH4DPTRSET'
  0xbfc112c4: 'USBE2CSR1'
  0xbfc112c8: 'SBT10ECLRS'
  0xbfc112cc: 'OFF011'
  0xbfc112d0: 'RPG9R'
  0xbfc112d4: 'SBT10ELOG1'
  0xbfc112d8: 'SBT9REG0'
  0xbfc112dc: 'SBT10ELOG2'
  0xbfc112e0: 'IEC2'
  0xbfc112e4: 'DCH6ECON'
  0xbfc112e8: 'U3STASET'
  0xbfc112ec: 'OFF010'
  0xbfc112f0: 'SBT7WR1'
  0xbfc112f4: 'IEC1'
  0xbfc112f8: 'IPTMRCLR'
  0xbfc112fc: 'CNSTATESET'
  0xbfc11300: 'I2C3ADD'
  0xbfc11304: 'EMACxSA2'
  0xbfc11308: 'DCH1SPTRCLR'
  0xbfc1130c: 'IEC0'
  0xbfc11310: 'EMAC1SA2INV'
  0xbfc11314: 'I2C5BRG'
  0xbfc11318: 'EMACxSA1'
  0xbfc1131c: 'OFF050'
  0xbfc11320: 'OFF015'
  0xbfc11324: 'I2C4RCVCLR'
  0xbfc11328: 'EMAC1MAXFINV'
  0xbfc1132c: 'UGHBRGINV'
  0xbfc11330: 'EMACxSA0'
  0xbfc11334: 'SPI3BRG'
  0xbfc11338: 'ADCCMPCON5'
  0xbfc1133c: 'T3CONINV'
  0xbfc11340: 'SBT8ECLRM'
  0xbfc11344: 'ADEVCFG3'
  0xbfc11348: 'I2C3ADDCLR'
  0xbfc1134c: 'OFF014'
  0xbfc11350: 'ULMBRGINV'
  0xbfc11354: 'BF1DEVCP3'
  0xbfc11358: 'CNFGSET'
  0xbfc1135c: 'SBT11ECON'
  0xbfc11360: 'ADCCMPCON6'
  0xbfc11364: 'DCH6CSIZCLR'
  0xbfc11368: 'SRCON1FSET'
  0xbfc1136c: 'ADEVCFG2'
  0xbfc11370: 'CNNEDSET'
  0xbfc11374: 'NVMCONSET'
  0xbfc11378: 'U6RXR'
  0xbfc1137c: 'OC8RS'
  0xbfc11380: 'REFO3TRIMSET'
  0xbfc11384: 'U6TXREG'
  0xbfc11388: 'ODCG'
  0xbfc1138c: 'PR1SET'
  0xbfc11390: 'IPC18SET'
  0xbfc11394: 'PRECONCLR'
  0xbfc11398: 'BF1DEVCP2'
  0xbfc1139c: 'DCH1CONSET'
  0xbfc113a0: 'USBE5CSR0'
  0xbfc113a4: 'DCH4DATINV'
  0xbfc113a8: 'OC2RSCLR'
  0xbfc113ac: 'U6STACLR'
  0xbfc113b0: 'EMACxIPGTSET'
  0xbfc113b4: 'DCH0CSIZ'
  0xbfc113b8: 'DCH3CPTRCLR'
  0xbfc113bc: 'EMACxSA1INV'
  0xbfc113c0: 'ODCGCLR'
  0xbfc113c4: 'DCH2DATCLR'
  0xbfc113c8: 'EMACxMCFGINV'
  0xbfc113cc: 'EMAC1IPGRCLR'
  0xbfc113d0: 'OSCCONCLR'
  0xbfc113d4: 'ABF2SEQ3'
  0xbfc113d8: 'UGHSTACLR'
  0xbfc113dc: 'NVMSRCADDR'
  0xbfc113e0: 'CNNEGSET'
  0xbfc113e4: 'IPC10CLR'
  0xbfc113e8: 'IPC51SET'
  0xbfc113ec: 'DCS3CPTRINV'
  0xbfc113f0: 'UJKBRGSET'
  0xbfc113f4: 'IPC13CLR'
  0xbfc113f8: 'ABF2SEQ2'
  0xbfc113fc: 'T4CONCLR'
  0xbfc11400: 'PMRADDRINV'
  0xbfc11404: 'REFO3TRIM'
  0xbfc11408: 'OC5RSINV'
  0xbfc1140c: 'ABF2SEQ1'
  0xbfc11410: 'DCS5CPTR'
  0xbfc11414: 'EMACxSA0INV'
  0xbfc11418: 'EMACxCLRTSET'
  0xbfc1141c: 'I2C4TRNINV'
  0xbfc11420: 'I2C5RCVSET'
  0xbfc11424: 'DCH7INTINV'
  0xbfc11428: 'IC8R'
  0xbfc1142c: 'ADCIMCON3'
  0xbfc11430: 'TMR4CLR'
  0xbfc11434: 'SDI2R'
  0xbfc11438: 'IC4CONINV'
  0xbfc1143c: 'I2C3STAT'
  0xbfc11440: 'ADCIMCON2'
  0xbfc11444: 'DCS7CPTRCLR'
  0xbfc11448: 'DCH5SSIZ'
  0xbfc1144c: 'UGHRXREG'
  0xbfc11450: 'PMCONSET'
  0xbfc11454: 'DCH2SPTRSET'
  0xbfc11458: 'I2C4ADDSET'
  0xbfc1145c: 'I2C5BRGSET'
  0xbfc11460: 'USBE2CSR0'
  0xbfc11464: 'DCH2CPTRINV'
  0xbfc11468: 'I2C4TRNSET'
  0xbfc1146c: 'CNNEGCLR'
  0xbfc11470: 'OFF213'
  0xbfc11474: 'IPC49CLR'
  0xbfc11478: 'IPC29SET'
  0xbfc1147c: 'DCS0CPTRINV'
  0xbfc11480: 'ADCIMCON1'
  0xbfc11484: 'ADEVCP1'
  0xbfc11488: 'DCH2CONSET'
  0xbfc1148c: 'EMAC1MCFGCLR'
  0xbfc11490: 'DCH3DSACLR'
  0xbfc11494: 'DCH0DPTRSET'
  0xbfc11498: 'CNENBCLR'
  0xbfc1149c: 'EMAC1MCMD'
  0xbfc114a0: 'USBE2CSR2'
  0xbfc114a4: 'SRCON0EINV'
  0xbfc114a8: 'DCH7DSIZ'
  0xbfc114ac: 'I2C5ADDSET'
  0xbfc114b0: 'SBT0ECON'
  0xbfc114b4: 'SBT6ECON'
  0xbfc114b8: 'REFO3CONSET'
  0xbfc114bc: 'DCH5CONCLR'
  0xbfc114c0: 'U3MODEINV'
  0xbfc114c4: 'DCH6DSA'
  0xbfc114c8: 'USBE2CSR3'
  0xbfc114cc: 'DEVSN1'
  0xbfc114d0: 'SBT1RD5'
  0xbfc114d4: 'SBT1RD7'
  0xbfc114d8: 'EMAC1MWTD'
  0xbfc114dc: 'DCH6DATSET'
  0xbfc114e0: 'DEVSN0'
  0xbfc114e4: 'SBT1RD6'
  0xbfc114e8: 'IPC7INV'
  0xbfc114ec: 'PR5CLR'
  0xbfc114f0: 'OFF131'
  0xbfc114f4: 'IPC8CLR'
  0xbfc114f8: 'OFF132'
  0xbfc114fc: 'I2C5TRN'
  0xbfc11500: 'SBT1RD8'
  0xbfc11504: 'U6BRGSET'
  0xbfc11508: 'SBT7ECLRM'
  0xbfc1150c: 'DCH1SSACLR'
  0xbfc11510: 'I2C1BRGINV'
  0xbfc11514: 'IPC27INV'
  0xbfc11518: 'DCH6SSIZINV'
  0xbfc1151c: 'PMMODE'
  0xbfc11520: 'CVRCONINV'
  0xbfc11524: 'OC8R'
  0xbfc11528: 'ETHSTAT'
  0xbfc1152c: 'U2STACLR'
  0xbfc11530: 'RPD2R'
  0xbfc11534: 'EMACxTESTSET'
  0xbfc11538: 'PMD1INV'
  0xbfc1153c: 'DCH7SSASET'
  0xbfc11540: 'IFS6SET'
  0xbfc11544: 'OC9RS'
  0xbfc11548: 'SRCON0BSET'
  0xbfc1154c: 'DCH2ECONINV'
  0xbfc11550: 'TMR6INV'
  0xbfc11554: 'OFF179'
  0xbfc11558: 'SPI4BUF'
  0xbfc1155c: 'IPC6SET'
  0xbfc11560: 'OFF130'
  0xbfc11564: 'SBT7ECLRS'
  0xbfc11568: 'IPC27CLR'
  0xbfc1156c: 'SPI2STATSET'
  0xbfc11570: 'T2CKR'
  0xbfc11574: 'IPC16INV'
  0xbfc11578: 'USBDMA5N'
  0xbfc1157c: 'OC9CONINV'
  0xbfc11580: 'IPC32SET'
  0xbfc11584: 'T2CON'
  0xbfc11588: 'IEC6SET'
  0xbfc1158c: 'T5CONSET'
  0xbfc11590: 'DCH0INT'
  0xbfc11594: 'OC7RCLR'
  0xbfc11598: 'OFF171'
  0xbfc1159c: 'OFF134'
  0xbfc115a0: 'UCDSTACLR'
  0xbfc115a4: 'REFO1CONCLR'
  0xbfc115a8: 'SBT1REG2'
  0xbfc115ac: 'DCH1DSASET'
  0xbfc115b0: 'SQI1BDCON'
  0xbfc115b4: 'OFF170'
  0xbfc115b8: 'OFF133'
  0xbfc115bc: 'CNENESET'
  0xbfc115c0: 'DCH2CPTRCLR'
  0xbfc115c4: 'UABBRGINV'
  0xbfc115c8: 'I2C1STATSET'
  0xbfc115cc: 'CNFGINV'
  0xbfc115d0: 'SBT1REG0'
  0xbfc115d4: 'REFCLKI4R'
  0xbfc115d8: 'INTSTATSET'
  0xbfc115dc: 'UGHMODECLR'
  0xbfc115e0: 'OC8RCLR'
  0xbfc115e4: 'CNPDG'
  0xbfc115e8: 'SBT9ECLRS'
  0xbfc115ec: 'DCS5CPTRSET'
  0xbfc115f0: 'IPC41SET'
  0xbfc115f4: 'SBT1REG5'
  0xbfc115f8: 'TMR1INV'
  0xbfc115fc: 'DMAADDR'
  0xbfc11600: 'DCH6DSIZ'
  0xbfc11604: 'CNPDE'
  0xbfc11608: 'SBT1REG6'
  0xbfc1160c: 'DCH1DPTRINV'
  0xbfc11610: 'REFO2TRIMSET'
  0xbfc11614: 'T3CON'
  0xbfc11618: 'ULMSTAINV'
  0xbfc1161c: 'SBT1REG3'
  0xbfc11620: 'IPC16CLR'
  0xbfc11624: 'SQI1BDTXDSTAT'
  0xbfc11628: 'IPC53CLR'
  0xbfc1162c: 'SBT1REG4'
  0xbfc11630: 'UGHMODE'
  0xbfc11634: 'I2C5ADD'
  0xbfc11638: 'CNPDD'
  0xbfc1163c: 'CNPDF'
  0xbfc11640: 'RSWRSTCLR'
  0xbfc11644: 'OC5CONINV'
  0xbfc11648: 'IPC25INV'
  0xbfc1164c: 'DCH2SSIZ'
  0xbfc11650: 'DCH2CONINV'
  0xbfc11654: 'ULMSTACLR'
  0xbfc11658: 'ULMBRGCLR'
  0xbfc1165c: 'SPI2STATCLR'
  0xbfc11660: 'EMAC1SUPPSET'
  0xbfc11664: 'ANSELEINV'
  0xbfc11668: 'T9CONINV'
  0xbfc1166c: 'INTCONCLR'
  0xbfc11670: 'IFS1CLR'
  0xbfc11674: 'RPD11R'
  0xbfc11678: 'DCH6ECONINV'
  0xbfc1167c: 'ETHPMOINV'
  0xbfc11680: 'CNPDC'
  0xbfc11684: 'CNCONFCLR'
  0xbfc11688: 'PR8CLR'
  0xbfc1168c: 'TMR2INV'
  0xbfc11690: 'SBT3ECON'
  0xbfc11694: 'RTCDATESET'
  0xbfc11698: 'CNPUEINV'
  0xbfc1169c: 'IPC49'
  0xbfc116a0: 'ODCFINV'
  0xbfc116a4: 'IEC2INV'
  0xbfc116a8: 'EMACxMAXFSET'
  0xbfc116ac: 'ETHPMCSCLR'
  0xbfc116b0: 'PB4DIVINV'
  0xbfc116b4: 'IPC47'
  0xbfc116b8: 'SPI4CON'
  0xbfc116bc: 'DCH2DSIZCLR'
  0xbfc116c0: 'SBT4REG2'
  0xbfc116c4: 'CNPDB'
  0xbfc116c8: 'T1CONCLR'
  0xbfc116cc: 'TRISFSET'
  0xbfc116d0: 'IPC25CLR'
  0xbfc116d4: 'DEVID'
  0xbfc116d8: 'DCH1DSIZINV'
  0xbfc116dc: 'IC7BUF'
  0xbfc116e0: 'IPC48'
  0xbfc116e4: 'ETHRXOVFLOW'
  0xbfc116e8: 'DCH2DSIZ'
  0xbfc116ec: 'IPC45'
  0xbfc116f0: 'SBT4REG0'
  0xbfc116f4: 'DCRCDATASET'
  0xbfc116f8: 'PMAENINV'
  0xbfc116fc: 'SBT6ELOG1'
  0xbfc11700: 'ETHPMM1'
  0xbfc11704: 'EMACxSA0CLR'
  0xbfc11708: 'DCS6CPTR'
  0xbfc1170c: 'IPC14INV'
  0xbfc11710: 'IPC38SET'
  0xbfc11714: 'DCH7DSA'
  0xbfc11718: 'EMAC1CFG1INV'
  0xbfc1171c: 'OC4CONINV'
  0xbfc11720: 'PMAENCLR'
  0xbfc11724: 'OC9RSSET'
  0xbfc11728: 'SS1R'
  0xbfc1172c: 'UBADEVCFG2'
  0xbfc11730: 'IPC46'
  0xbfc11734: 'SPI3STATSET'
  0xbfc11738: 'SPI3STATCLR'
  0xbfc1173c: 'SBT7REG1'
  0xbfc11740: 'DCS1CPTR'
  0xbfc11744: 'SBT6ELOG2'
  0xbfc11748: 'CNFESET'
  0xbfc1174c: 'ETHPMM0'
  0xbfc11750: 'OC1RINV'
  0xbfc11754: 'OC8CONINV'
  0xbfc11758: 'EMACxIPGTCLR'
  0xbfc1175c: 'OC5RINV'
  0xbfc11760: 'UBADEVCFG1'
  0xbfc11764: 'IC8CONSET'
  0xbfc11768: 'UCDMODESET'
  0xbfc1176c: 'ADCDATA11'
  0xbfc11770: 'SBT7REG0'
  0xbfc11774: 'I2C4BRGCLR'
  0xbfc11778: 'DCH0SPTRSET'
  0xbfc1177c: 'EMACxMADR'
  0xbfc11780: 'ADCDATA10'
  0xbfc11784: 'CNPUCSET'
  0xbfc11788: 'UBADEVCFG3'
  0xbfc1178c: 'ADCDATA12'
  0xbfc11790: 'TMR7CLR'
  0xbfc11794: 'DCH3ECONCLR'
  0xbfc11798: 'DCH2DSASET'
  0xbfc1179c: 'OC9CONSET'
  0xbfc117a0: 'PB7DIV'
  0xbfc117a4: 'DCH4INTSET'
  0xbfc117a8: 'DCH1DSA'
  0xbfc117ac: 'DCH2INTCLR'
  0xbfc117b0: 'RNGSEED2'
  0xbfc117b4: 'DCH1SSASET'
  0xbfc117b8: 'DCH5DSACLR'
  0xbfc117bc: 'ADCDATA14'
  0xbfc117c0: 'SPI4CON2SET'
  0xbfc117c4: 'UJKSTA'
  0xbfc117c8: 'IC3CONINV'
  0xbfc117cc: 'DCH7SPTRINV'
  0xbfc117d0: 'DCH2DPTRINV'
  0xbfc117d4: 'U5STACLR'
  0xbfc117d8: 'IPC40CLR'
  0xbfc117dc: 'PMAEN'
  0xbfc117e0: 'ADCDATA13'
  0xbfc117e4: 'IPC47SET'
  0xbfc117e8: 'RNGSEED1'
  0xbfc117ec: 'USBDMA1C'
  0xbfc117f0: 'DCH1INTCLR'
  0xbfc117f4: 'OFF210'
  0xbfc117f8: 'DCH3DPTRINV'
  0xbfc117fc: 'TMR1CLR'
  0xbfc11800: 'EMACxIPGRCLR'
  0xbfc11804: 'ADCTRG1'
  0xbfc11808: 'ADCDATA15'
  0xbfc1180c: 'IPC14CLR'
  0xbfc11810: 'RTCTIMESET'
  0xbfc11814: 'CNNEDINV'
  0xbfc11818: 'SLEWCONSET'
  0xbfc1181c: 'EMACxCFG1INV'
  0xbfc11820: 'USBDMA1A'
  0xbfc11824: 'ETHPMM1INV'
  0xbfc11828: 'I2C3RCV'
  0xbfc1182c: 'BF2DEVSIGN3'
  0xbfc11830: 'DCH2CSIZINV'
  0xbfc11834: 'DCS7CPTRSET'
  0xbfc11838: 'EMACxSUPPINV'
  0xbfc1183c: 'DCH0CPTR'
  0xbfc11840: 'SPI1BRG'
  0xbfc11844: 'USBE4CSR3'
  0xbfc11848: 'DCH5SPTRINV'
  0xbfc1184c: 'SRCON0FCLR'
  0xbfc11850: 'CNSTATGINV'
  0xbfc11854: 'UBADEVCFG0'
  0xbfc11858: 'USBDMA5A'
  0xbfc1185c: 'ADCTRG3'
  0xbfc11860: 'IPC31CLR'
  0xbfc11864: 'PR3SET'
  0xbfc11868: 'SLEWCON'
  0xbfc1186c: 'ETHHT1INV'
  0xbfc11870: 'DCH6INTCLR'
  0xbfc11874: 'CM1CONINV'
  0xbfc11878: 'EMACxSA1CLR'
  0xbfc1187c: 'USBE4CSR2'
  0xbfc11880: 'I2C4MSKINV'
  0xbfc11884: 'ADCTRG2'
  0xbfc11888: 'IPC34SET'
  0xbfc1188c: 'USBE4CSR0'
  0xbfc11890: 'IPC12CLR'
  0xbfc11894: 'TMR4SET'
  0xbfc11898: 'I2C3TRNSET'
  0xbfc1189c: 'DCH5SPTRCLR'
  0xbfc118a0: 'REFO2CONINV'
  0xbfc118a4: 'USBE4CSR1'
  0xbfc118a8: 'BF1DEVCFG1'
  0xbfc118ac: 'SPI2BRGCLR'
  0xbfc118b0: 'CNFGCLR'
  0xbfc118b4: 'CNSTATCSET'
  0xbfc118b8: 'U3MODESET'
  0xbfc118bc: 'IC3CONCLR'
  0xbfc118c0: 'IC8CONINV'
  0xbfc118c4: 'DCH2SPTR'
  0xbfc118c8: 'BF1DEVCFG2'
  0xbfc118cc: 'ETHIRQ'
  0xbfc118d0: 'IC4R'
  0xbfc118d4: 'ETHPMM1CLR'
  0xbfc118d8: 'U5RXREG'
  0xbfc118dc: 'PMD7INV'
  0xbfc118e0: 'I2C3MSKSET'
  0xbfc118e4: 'DCS3CPTRCLR'
  0xbfc118e8: 'ANSELGCLR'
  0xbfc118ec: 'CNCONCCLR'
  0xbfc118f0: 'DCH6SSIZSET'
  0xbfc118f4: 'I2C4CONCLR'
  0xbfc118f8: 'IEC3CLR'
  0xbfc118fc: 'CNPDDCLR'
  0xbfc11900: 'ADCFIFO'
  0xbfc11904: 'ETHMCOLFRMSET'
  0xbfc11908: 'LATDSET'
  0xbfc1190c: 'PMRDIN'
  0xbfc11910: 'RNGVER'
  0xbfc11914: 'BF2DEVSIGN2'
  0xbfc11918: 'OC5RSET'
  0xbfc1191c: 'SBT9ELOG1'
  0xbfc11920: 'PMRADDRSET'
  0xbfc11924: 'U2STAINV'
  0xbfc11928: 'RNGCON'
  0xbfc1192c: 'TMR3INV'
  0xbfc11930: 'IPC52CLR'
  0xbfc11934: 'U1RXR'
  0xbfc11938: 'SBT7ELOG2'
  0xbfc1193c: 'U1MODE'
  0xbfc11940: 'UEFSTA'
  0xbfc11944: 'U4MODECLR'
  0xbfc11948: 'ETHPMM0INV'
  0xbfc1194c: 'IFS0CLR'
  0xbfc11950: 'T7CKR'
  0xbfc11954: 'NVMCONINV'
  0xbfc11958: 'SBT9ELOG2'
  0xbfc1195c: 'SBT7ELOG1'
  0xbfc11960: 'DCH1SSIZCLR'
  0xbfc11964: 'IPC43SET'
  0xbfc11968: 'DCH5ECONCLR'
  0xbfc1196c: 'NVMDATA2'
  0xbfc11970: 'INTSTAT'
  0xbfc11974: 'EMACxCLRTINV'
  0xbfc11978: 'U3BRGINV'
  0xbfc1197c: 'EMAC1CLRTCLR'
  0xbfc11980: 'ETHHT0SET'
  0xbfc11984: 'DCS6CPTRINV'
  0xbfc11988: 'DCH7DSIZCLR'
  0xbfc1198c: 'NVMDATA3'
  0xbfc11990: 'DCH0ECONINV'
  0xbfc11994: 'OFF049'
  0xbfc11998: 'DCH3INTSET'
  0xbfc1199c: 'NVMDATA0'
  0xbfc119a0: 'PMD7'
  0xbfc119a4: 'SRCON1GCLR'
  0xbfc119a8: 'OFF048'
  0xbfc119ac: 'SPI2STAT'
  0xbfc119b0: 'NVMDATA1'
  0xbfc119b4: 'IC4BUF'
  0xbfc119b8: 'OFF046'
  0xbfc119bc: 'OFF009'
  0xbfc119c0: 'PMD5'
  0xbfc119c4: 'OFF047'
  0xbfc119c8: 'USBE0RXA'
  0xbfc119cc: 'U2RXREG'
  0xbfc119d0: 'REFO2CONCLR'
  0xbfc119d4: 'U1CTSR'
  0xbfc119d8: 'PMD6'
  0xbfc119dc: 'PORTCCLR'
  0xbfc119e0: 'OFF045'
  0xbfc119e4: 'OFF008'
  0xbfc119e8: 'PB1DIV'
  0xbfc119ec: 'IPC0'
  0xbfc119f0: 'IEC3INV'
  0xbfc119f4: 'DCH1SPTRSET'
  0xbfc119f8: 'DMTCON'
  0xbfc119fc: 'PMD1'
  0xbfc11a00: 'IFS3SET'
  0xbfc11a04: 'DCH5DATSET'
  0xbfc11a08: 'UEFMODE'
  0xbfc11a0c: 'DCH5CPTRINV'
  0xbfc11a10: 'OFF044'
  0xbfc11a14: 'OFF007'
  0xbfc11a18: 'DCH7ECONCLR'
  0xbfc11a1c: 'PMSTATINV'
  0xbfc11a20: 'IC8CON'
  0xbfc11a24: 'OC4CONCLR'
  0xbfc11a28: 'NVMCONCLR'
  0xbfc11a2c: 'PMD2'
  0xbfc11a30: 'DCH7DPTRSET'
  0xbfc11a34: 'OC2RSINV'
  0xbfc11a38: 'DCH4DSIZSET'
  0xbfc11a3c: 'IPC2'
  0xbfc11a40: 'DCH6SSACLR'
  0xbfc11a44: 'SPI2BRG'
  0xbfc11a48: 'I2C1RCV'
  0xbfc11a4c: 'IPC28'
  0xbfc11a50: 'SBT4ECLRM'
  0xbfc11a54: 'PMD3'
  0xbfc11a58: 'DCH7SSA'
  0xbfc11a5c: 'PMD6SET'
  0xbfc11a60: 'OC4R'
  0xbfc11a64: 'IPC1'
  0xbfc11a68: 'DCH0SSAINV'
  0xbfc11a6c: 'PMD4'
  0xbfc11a70: 'IPC8'
  0xbfc11a74: 'ALRMDATEINV'
  0xbfc11a78: 'U5STASET'
  0xbfc11a7c: 'ETHFRMTXOKSET'
  0xbfc11a80: 'OC1RSSET'
  0xbfc11a84: 'CNPDFCLR'
  0xbfc11a88: 'DCH4CONINV'
  0xbfc11a8c: 'IPC7'
  0xbfc11a90: 'IPC25'
  0xbfc11a94: 'DCH5DSIZINV'
  0xbfc11a98: 'DCRCXORINV'
  0xbfc11a9c: 'I2C5MSK'
  0xbfc11aa0: 'PORTC'
  0xbfc11aa4: 'DCH2ECON'
  0xbfc11aa8: 'ABF1DEVSIGN3'
  0xbfc11aac: 'IPC27'
  0xbfc11ab0: 'DCH3DAT'
  0xbfc11ab4: 'RPB14R'
  0xbfc11ab8: 'EMAC1MWTDINV'
  0xbfc11abc: 'ADC1TIME'
  0xbfc11ac0: 'U6MODEINV'
  0xbfc11ac4: 'OC7CON'
  0xbfc11ac8: 'BF1DEVCFG3'
  0xbfc11acc: 'DCH5SSASET'
  0xbfc11ad0: 'T5CKR'
  0xbfc11ad4: 'IPC9'
  0xbfc11ad8: 'SBT12ECON'
  0xbfc11adc: 'SRCON0GCLR'
  0xbfc11ae0: 'ETHPMM0CLR'
  0xbfc11ae4: 'EMACxSA2CLR'
  0xbfc11ae8: 'DCH5DPTRSET'
  0xbfc11aec: 'IPC26'
  0xbfc11af0: 'IC5BUF'
  0xbfc11af4: 'DCH7ECON'
  0xbfc11af8: 'I2C1BRGSET'
  0xbfc11afc: 'SBT2REG1'
  0xbfc11b00: 'AUBADEVSIGN3'
  0xbfc11b04: 'PORTD'
  0xbfc11b08: 'IPC9CLR'
  0xbfc11b0c: 'ABF1DEVSIGN1'
  0xbfc11b10: 'IPC29'
  0xbfc11b14: 'OC7RSET'
  0xbfc11b18: 'ETHMCOLFRM'
  0xbfc11b1c: 'ABF1DEVSIGN2'
  0xbfc11b20: 'CNPUCINV'
  0xbfc11b24: 'SBT2REG0'
  0xbfc11b28: 'EMACxSA2INV'
  0xbfc11b2c: 'NVMDATA1SET'
  0xbfc11b30: 'CNCONBSET'
  0xbfc11b34: 'BF1DEVCFG0'
  0xbfc11b38: 'PORTB'
  0xbfc11b3c: 'SPI2CON2INV'
  0xbfc11b40: 'DCRCDATACLR'
  0xbfc11b44: 'UABMODEINV'
  0xbfc11b48: 'SBT2ECLRM'
  0xbfc11b4c: 'ETHRXFC'
  0xbfc11b50: 'SBT6RD0'
  0xbfc11b54: 'DCH0SSASET'
  0xbfc11b58: 'PORTG'
  0xbfc11b5c: 'DCH0SSACLR'
  0xbfc11b60: 'AUBADEVSIGN2'
  0xbfc11b64: 'USBDMA1N'
  0xbfc11b68: 'DCH3DSIZ'
  0xbfc11b6c: 'IPC27SET'
  0xbfc11b70: 'IPC10INV'
  0xbfc11b74: 'RNMICONSET'
  0xbfc11b78: 'ETHSCOLFRMSET'
  0xbfc11b7c: 'IPC30CLR'
  0xbfc11b80: 'IC6CONCLR'
  0xbfc11b84: 'PORTE'
  0xbfc11b88: 'ABF1DEVSIGN0'
  0xbfc11b8c: 'SQI1BDSTAT'
  0xbfc11b90: 'EMAC1IPGTINV'
  0xbfc11b94: 'PORTF'
  0xbfc11b98: 'OC6RCLR'
  0xbfc11b9c: 'CM1CON'
  0xbfc11ba0: 'BF2DEVSIGN0'
  0xbfc11ba4: 'PB8DIVCLR'
  0xbfc11ba8: 'BF2DEVSIGN1'
  0xbfc11bac: 'ADCFSTAT'
  0xbfc11bb0: 'INT3R'
  0xbfc11bb4: 'CNCONGSET'
  0xbfc11bb8: 'I2C3MSK'
  0xbfc11bbc: 'CNPUFINV'
  0xbfc11bc0: 'DCS3CPTR'
  0xbfc11bc4: 'OC3RINV'
  0xbfc11bc8: 'DCH6DSIZCLR'
  0xbfc11bcc: 'CNPUGINV'
  0xbfc11bd0: 'UABSTACLR'
  0xbfc11bd4: 'IPC6'
  0xbfc11bd8: 'RPB5R'
  0xbfc11bdc: 'USBDMA5C'
  0xbfc11be0: 'DCH2DATSET'
  0xbfc11be4: 'IPC5'
  0xbfc11be8: 'IPC16SET'
  0xbfc11bec: 'SPI3BRGINV'
  0xbfc11bf0: 'DCH1CSIZCLR'
  0xbfc11bf4: 'ETHRXFCCLR'
  0xbfc11bf8: 'OC6CON'
  0xbfc11bfc: 'IPC4'
  0xbfc11c00: 'UGHTXREG'
  0xbfc11c04: 'DCH1CSIZ'
  0xbfc11c08: 'RSWRSTSET'
  0xbfc11c0c: 'IPC3'
  0xbfc11c10: 'DCH0SSIZSET'
  0xbfc11c14: 'SPI4BRGCLR'
  0xbfc11c18: 'IFS0SET'
  0xbfc11c1c: 'ODCGINV'
  0xbfc11c20: 'OC3RSET'
  0xbfc11c24: 'U3TXREG'
  0xbfc11c28: 'I2C5RCVCLR'
  0xbfc11c2c: 'REFCLKI1R'
  0xbfc11c30: 'RTCALRMSET'
  0xbfc11c34: 'UJKMODESET'
  0xbfc11c38: 'CNFFCLR'
  0xbfc11c3c: 'DCH2DSIZSET'
  0xbfc11c40: 'I2C4ADD'
  0xbfc11c44: 'DCH7CSIZSET'
  0xbfc11c48: 'SBT0ELOG1'
  0xbfc11c4c: 'ETHTXSTCLR'
  0xbfc11c50: 'CNNEBSET'
  0xbfc11c54: 'DCH4SSAINV'
  0xbfc11c58: 'EMACxIPGRSET'
  0xbfc11c5c: 'DCS2CPTR'
  0xbfc11c60: 'SBT6RD1'
  0xbfc11c64: 'ETHHT0INV'
  0xbfc11c68: 'UGHMODESET'
  0xbfc11c6c: 'EMACxMIND'
  0xbfc11c70: 'ETHPMOSET'
  0xbfc11c74: 'IPC4SET'
  0xbfc11c78: 'SBT0ELOG2'
  0xbfc11c7c: 'I2C1TRNINV'
  0xbfc11c80: 'ADC7CFG'
  0xbfc11c84: 'OC7RSCLR'
  0xbfc11c88: 'I2C1TRNSET'
  0xbfc11c8c: 'DCH3DPTRSET'
  0xbfc11c90: 'SBT13ELOG1'
  0xbfc11c94: 'IPC0SET'
  0xbfc11c98: 'CNNEBINV'
  0xbfc11c9c: 'REFO3TRIMCLR'
  0xbfc11ca0: 'PMD4SET'
  0xbfc11ca4: 'IPC11CLR'
  0xbfc11ca8: 'REFO1TRIM'
  0xbfc11cac: 'OC7CONCLR'
  0xbfc11cb0: 'OFF183'
  0xbfc11cb4: 'ANSELESET'
  0xbfc11cb8: 'ALRMDATE'
  0xbfc11cbc: 'LATB'
  0xbfc11cc0: 'SRCON1BCLR'
  0xbfc11cc4: 'EMAC1SA2SET'
  0xbfc11cc8: 'DCH3ECONSET'
  0xbfc11ccc: 'OFF182'
  0xbfc11cd0: 'OFF147'
  0xbfc11cd4: 'SPI3CON2'
  0xbfc11cd8: 'I2C1MSK'
  0xbfc11cdc: 'T4CKR'
  0xbfc11ce0: 'OC8CONCLR'
  0xbfc11ce4: 'OFF180'
  0xbfc11ce8: 'OFF145'
  0xbfc11cec: 'REFO1CONINV'
  0xbfc11cf0: 'LATD'
  0xbfc11cf4: 'DCH1INT'
  0xbfc11cf8: 'SBT3REG0'
  0xbfc11cfc: 'OFF181'
  0xbfc11d00: 'OFF146'
  0xbfc11d04: 'ETHTXST'
  0xbfc11d08: 'ETHRXSTSET'
  0xbfc11d0c: 'LATC'
  0xbfc11d10: 'OC6CONINV'
  0xbfc11d14: 'OFF144'
  0xbfc11d18: 'OFF109'
  0xbfc11d1c: 'CNPUDINV'
  0xbfc11d20: 'OC4RSINV'
  0xbfc11d24: 'EMACxCFG2INV'
  0xbfc11d28: 'SBT9ECON'
  0xbfc11d2c: 'IEC5CLR'
  0xbfc11d30: 'I2C3BRGCLR'
  0xbfc11d34: 'OFF143'
  0xbfc11d38: 'UCDSTAINV'
  0xbfc11d3c: 'ADCCMP3'
  0xbfc11d40: 'IPC13INV'
  0xbfc11d44: 'I2C5RCV'
  0xbfc11d48: 'SBT5ECLRM'
  0xbfc11d4c: 'SBT9WR1'
  0xbfc11d50: 'CNSTATFINV'
  0xbfc11d54: 'DCH4SSIZ'
  0xbfc11d58: 'CNPDBCLR'
  0xbfc11d5c: 'T6CKR'
  0xbfc11d60: 'SBT9WR0'
  0xbfc11d64: 'TMR2CLR'
  0xbfc11d68: 'EMAC1CLRTINV'
  0xbfc11d6c: 'EMACxSUPPCLR'
  0xbfc11d70: 'EMAC1CFG2CLR'
  0xbfc11d74: 'DCH0DSAINV'
  0xbfc11d78: 'DCH2SPTRCLR'
  0xbfc11d7c: 'RNGNUMGEN1'
  0xbfc11d80: 'DCH0SSIZINV'
  0xbfc11d84: 'DCH6SPTRSET'
  0xbfc11d88: 'RNGNUMGEN2'
  0xbfc11d8c: 'ADCCMP6'
  0xbfc11d90: 'EMACxMRDD'
  0xbfc11d94: 'NVMSRCADDRSET'
  0xbfc11d98: 'U4RXREG'
  0xbfc11d9c: 'ADCCMP5'
  0xbfc11da0: 'IC5CONINV'
  0xbfc11da4: 'SPI2CONINV'
  0xbfc11da8: 'ADCCMP4'
  0xbfc11dac: 'ULMBRG'
  0xbfc11db0: 'SBT11RD0'
  0xbfc11db4: 'IC4CONCLR'
  0xbfc11db8: 'U4MODEINV'
  0xbfc11dbc: 'OFF040'
  0xbfc11dc0: 'OFF003'
  0xbfc11dc4: 'SBT11RD1'
  0xbfc11dc8: 'PMD3SET'
  0xbfc11dcc: 'SBT13ELOG2'
  0xbfc11dd0: 'IPC12INV'
  0xbfc11dd4: 'SPI4CONCLR'
  0xbfc11dd8: 'EMAC1MCMDCLR'
  0xbfc11ddc: 'OFF041'
  0xbfc11de0: 'OFF004'
  0xbfc11de4: 'PRESTATSET'
  0xbfc11de8: 'IC7CON'
  0xbfc11dec: 'LATBSET'
  0xbfc11df0: 'DCH3SPTRCLR'
  0xbfc11df4: 'PMD6INV'
  0xbfc11df8: 'DCS1CPTRSET'
  0xbfc11dfc: 'SBT10WR0'
  0xbfc11e00: 'PMRDINCLR'
  0xbfc11e04: 'DCH2DATINV'
  0xbfc11e08: 'I2C5STATINV'
  0xbfc11e0c: 'UABSTA'
  0xbfc11e10: 'SBT5ECLRS'
  0xbfc11e14: 'CNPDDINV'
  0xbfc11e18: 'ETHFRMRXOK'
  0xbfc11e1c: 'DCH4SPTR'
  0xbfc11e20: 'U1STASET'
  0xbfc11e24: 'DCRCCONINV'
  0xbfc11e28: 'DCH2SSIZSET'
  0xbfc11e2c: 'IPC53INV'
  0xbfc11e30: 'DMTPRECLR'
  0xbfc11e34: 'DCH0DPTRINV'
  0xbfc11e38: 'DMTSTAT'
  0xbfc11e3c: 'OC2RSSET'
  0xbfc11e40: 'DMACON'
  0xbfc11e44: 'USBE2RPC'
  0xbfc11e48: 'RPB10R'
  0xbfc11e4c: 'DCH5SSA'
  0xbfc11e50: 'DCS2CPTRSET'
  0xbfc11e54: 'I2C4CONSET'
  0xbfc11e58: 'OFF002'
  0xbfc11e5c: 'IPC51CLR'
  0xbfc11e60: 'OFF001'
  0xbfc11e64: 'EMACxMRDDINV'
  0xbfc11e68: 'DCH3CON'
  0xbfc11e6c: 'OC2CONCLR'
  0xbfc11e70: 'SPI1CONCLR'
  0xbfc11e74: 'SBT11WR0'
  0xbfc11e78: 'SBT13WR0'
  0xbfc11e7c: 'IPC40INV'
  0xbfc11e80: 'TMR6CLR'
  0xbfc11e84: 'ETHCON1CLR'
  0xbfc11e88: 'I2C4MSKSET'
  0xbfc11e8c: 'UCDBRGSET'
  0xbfc11e90: 'SBT11WR1'
  0xbfc11e94: 'NVMDATA3SET'
  0xbfc11e98: 'OFF000'
  0xbfc11e9c: 'PORTFSET'
  0xbfc11ea0: 'DCH1SSIZINV'
  0xbfc11ea4: 'DCH6DPTRINV'
  0xbfc11ea8: 'DCH4ECON'
  0xbfc11eac: 'DCH6SSAINV'
  0xbfc11eb0: 'ETHFRMTXOKINV'
  0xbfc11eb4: 'OFF188'
  0xbfc11eb8: 'T6CON'
  0xbfc11ebc: 'OFF043'
  0xbfc11ec0: 'OFF006'
  0xbfc11ec4: 'SBT2WR2'
  0xbfc11ec8: 'I2C4BRGSET'
  0xbfc11ecc: 'EMAC1IPGTCLR'
  0xbfc11ed0: 'USBE0CSR0'
  0xbfc11ed4: 'SBT1ECON'
  0xbfc11ed8: 'USBHWVER'
  0xbfc11edc: 'UEFRXREG'
  0xbfc11ee0: 'DCH0DSIZSET'
  0xbfc11ee4: 'DCH4INT'
  0xbfc11ee8: 'USBE2RXA'
  0xbfc11eec: 'OFF189'
  0xbfc11ef0: 'DCS0CPTRSET'
  0xbfc11ef4: 'RPC13R'
  0xbfc11ef8: 'PRESTATCLR'
  0xbfc11efc: 'OFF042'
  0xbfc11f00: 'OFF005'
  0xbfc11f04: 'CNNEFCLR'
  0xbfc11f08: 'WDTCON'
  0xbfc11f0c: 'PB5DIV'
  0xbfc11f10: 'SBT2WR0'
  0xbfc11f14: 'UBASEQ1'
  0xbfc11f18: 'NVMCON2'
  0xbfc11f1c: 'USBE0CSR2'
  0xbfc11f20: 'IC4CON'
  0xbfc11f24: 'UJKBRGCLR'
  0xbfc11f28: 'CM1CONCLR'
  0xbfc11f2c: 'DCH1DAT'
  0xbfc11f30: 'USBE5CSR1'
  0xbfc11f34: 'CNNEFINV'
  0xbfc11f38: 'UBASEQ2'
  0xbfc11f3c: 'IPC13SET'
  0xbfc11f40: 'DCH3CPTRSET'
  0xbfc11f44: 'I2C4STATINV'
  0xbfc11f48: 'TMR3CLR'
  0xbfc11f4c: 'PMD2SET'
  0xbfc11f50: 'IPC31INV'
  0xbfc11f54: 'SBT2WR1'
  0xbfc11f58: 'DCH3CONINV'
  0xbfc11f5c: 'USBE5CSR2'
  0xbfc11f60: 'USBE0CSR3'
  0xbfc11f64: 'USBINFO'
  0xbfc11f68: 'PMADDRCLR'
  0xbfc11f6c: 'U1RXREG'
  0xbfc11f70: 'U1STA'
  0xbfc11f74: 'SDI3R'
  0xbfc11f78: 'PORTDSET'
  0xbfc11f7c: 'CNNEBCLR'
  0xbfc11f80: 'CNPDBSET'
  0xbfc11f84: 'USBE5CSR3'
  0xbfc11f88: 'SBT9ECLRM'
  0xbfc11f8c: 'AUBADEVSIGN0'
  0xbfc11f90: 'UBASEQ0'
  0xbfc11f94: 'SBFLAG'
  0xbfc11f98: 'U3MODECLR'
  0xbfc11f9c: 'RPG6R'
  0xbfc11fa0: 'SBT0RD1'
  0xbfc11fa4: 'CLKSTAT'
  0xbfc11fa8: 'OC8RSET'
  0xbfc11fac: 'DCH3CSIZCLR'
  0xbfc11fb0: 'PR6CLR'
  0xbfc11fb4: 'OFF209'
  0xbfc11fb8: 'IPC7CLR'
  0xbfc11fbc: 'PMDOUT'
  0xbfc11fc0: 'OFF207'
  0xbfc11fc4: 'AUBADEVSIGN1'
  0xbfc11fc8: 'CNPDFINV'
  0xbfc11fcc: 'I2C4RCVINV'
  0xbfc11fd0: 'PB1DIVINV'
  0xbfc11fd4: 'SBT1REG7'
  0xbfc11fd8: 'OFF208'
  0xbfc11fdc: 'SBT12RD0'
  0xbfc11fe0: 'CNPUCCLR'
  0xbfc11fe4: 'SQI1TXDATA'
  0xbfc11fe8: 'OFF206'
  0xbfc11fec: 'SBT1REG8'
  0xbfc11ff0: 'PB7DIVSET'
  0xbfc11ff4: 'OFF205'
  0xbfc11ff8: 'SPI4CONSET'
  0xbfc11ffc: 'OC8RSCLR'
  0xbfc12000: 'IEC3SET'
  0xbfc12004: 'DCH1SPTR'
  0xbfc12008: 'T6CONCLR'
  0xbfc1200c: 'ETHFCSERR'
  0xbfc12010: 'IFS1SET'
  0xbfc12014: 'OC2CON'
  0xbfc12018: 'SBT5WR2'
  0xbfc1201c: 'SBT5WR1'
  0xbfc12020: 'RTCCONSET'
  0xbfc12024: 'I2C4MSKCLR'
  0xbfc12028: 'DCH5SSIZSET'
  0xbfc1202c: 'INTSTATINV'
  0xbfc12030: 'DCH5CSIZCLR'
  0xbfc12034: 'I2C1TRNCLR'
  0xbfc12038: 'IEC0CLR'
  0xbfc1203c: 'OC9RSET'
  0xbfc12040: 'DCH5INTINV'
  0xbfc12044: 'T9CONSET'
  0xbfc12048: 'I2C1CONSET'
  0xbfc1204c: 'DCH0DSA'
  0xbfc12050: 'I2C1STAT'
  0xbfc12054: 'EMACxMAXF'
  0xbfc12058: 'TRISBSET'
  0xbfc1205c: 'DCH5SSAINV'
  0xbfc12060: 'NVMPWPINV'
  0xbfc12064: 'DCH0DSIZCLR'
  0xbfc12068: 'I2C3STATSET'
  0xbfc1206c: 'DCH7SSIZCLR'
  0xbfc12070: 'EMACxTESTCLR'
  0xbfc12074: 'I2C1MSKINV'
  0xbfc12078: 'CNPUFCLR'
  0xbfc1207c: 'SBT0RD0'
  0xbfc12080: 'RTCDATE'
  0xbfc12084: 'DCH0INTSET'
  0xbfc12088: 'DCH3INTCLR'
  0xbfc1208c: 'UABMODECLR'
  0xbfc12090: 'OFF104'
  0xbfc12094: 'DCH0ECONCLR'
  0xbfc12098: 'UGHSTAINV'
  0xbfc1209c: 'SBT5WR0'
  0xbfc120a0: 'SPI1STATINV'
  0xbfc120a4: 'OFF140'
  0xbfc120a8: 'OFF105'
  0xbfc120ac: 'IPC10SET'
  0xbfc120b0: 'DCH2SSASET'
  0xbfc120b4: 'SPI2CON2SET'
  0xbfc120b8: 'U4BRGCLR'
  0xbfc120bc: 'CNCONECLR'
  0xbfc120c0: 'DCH7CSIZCLR'
  0xbfc120c4: 'DMACONCLR'
  0xbfc120c8: 'REFO1CON'
  0xbfc120cc: 'U2MODECLR'
  0xbfc120d0: 'U2STA'
  0xbfc120d4: 'CNPUECLR'
  0xbfc120d8: 'DCH1ECONSET'
  0xbfc120dc: 'TRISDCLR'
  0xbfc120e0: 'SPI1STATCLR'
  0xbfc120e4: 'CNNEECLR'
  0xbfc120e8: 'CNENCSET'
  0xbfc120ec: 'DCH6SSIZ'
  0xbfc120f0: 'RPB1R'
  0xbfc120f4: 'SBT2ECON'
  0xbfc120f8: 'OFF184'
  0xbfc120fc: 'ADC3TIME'
  0xbfc12100: 'OC7RSINV'
  0xbfc12104: 'PB8DIVINV'
  0xbfc12108: 'RPD1R'
  0xbfc1210c: 'DCRCDATAINV'
  0xbfc12110: 'I2C4CON'
  0xbfc12114: 'SBT2REG2'
  0xbfc12118: 'IPC11INV'
  0xbfc1211c: 'U3RXREG'
  0xbfc12120: 'OFF103'
  0xbfc12124: 'USBDMA6N'
  0xbfc12128: 'DCH7ECONSET'
  0xbfc1212c: 'ANSELGSET'
  0xbfc12130: 'DCH4DSIZCLR'
  0xbfc12134: 'EMACxMCMDINV'
  0xbfc12138: 'EMACxMINDSET'
  0xbfc1213c: 'OFF102'
  0xbfc12140: 'DCH4CSIZSET'
  0xbfc12144: 'CNNEEINV'
  0xbfc12148: 'SS2R'
  0xbfc1214c: 'OC9RSINV'
  0xbfc12150: 'BF2DEVCP0'
  0xbfc12154: 'ADCBASE'
  0xbfc12158: 'OC8RSINV'
  0xbfc1215c: 'LATGSET'
  0xbfc12160: 'CNFECLR'
  0xbfc12164: 'DCS3CPTRSET'
  0xbfc12168: 'U4MODE'
  0xbfc1216c: 'IEC6CLR'
  0xbfc12170: 'SRCON0ECLR'
  0xbfc12174: 'OFF142'
  0xbfc12178: 'DCH3DSAINV'
  0xbfc1217c: 'U6RXREG'
  0xbfc12180: 'OFF141'
  0xbfc12184: 'OFF106'
  0xbfc12188: 'T5CONCLR'
  0xbfc1218c: 'UCDSTASET'
  0xbfc12190: 'UGHMODEINV'
  0xbfc12194: 'SPI3BRGSET'
  0xbfc12198: 'DCH6CPTRCLR'
  0xbfc1219c: 'OC4RCLR'
  0xbfc121a0: 'UABSTAINV'
  0xbfc121a4: 'UGHBRGSET'
  0xbfc121a8: 'CNPUBSET'
  0xbfc121ac: 'SPI2CONSET'
  0xbfc121b0: 'ETHRXWM'
  0xbfc121b4: 'DCH5DPTRCLR'
  0xbfc121b8: 'CNCONDSET'
  0xbfc121bc: 'PB2DIVINV'
  0xbfc121c0: 'IPC9SET'
  0xbfc121c4: 'CNPDBINV'
  0xbfc121c8: 'SPI1BUF'
  0xbfc121cc: 'IPC50CLR'
  0xbfc121d0: 'DCH2SPTRINV'
  0xbfc121d4: 'U2RXR'
  0xbfc121d8: 'U5BRGCLR'
  0xbfc121dc: 'EMAC1MRDDCLR'
  0xbfc121e0: 'RPD5R'
  0xbfc121e4: 'U5BRG'
  0xbfc121e8: 'CNCONGCLR'
  0xbfc121ec: 'PR6SET'
  0xbfc121f0: 'ULMMODEINV'
  0xbfc121f4: 'CNPUGCLR'
  0xbfc121f8: 'EMAC1SUPPINV'
  0xbfc121fc: 'ALRMTIMEINV'
  0xbfc12200: 'INTCONSET'
  0xbfc12204: 'I2C3RCVINV'
  0xbfc12208: 'DCH7CPTR'
  0xbfc1220c: 'DCH6SPTR'
  0xbfc12210: 'NVMADDR'
  0xbfc12214: 'CVRCON'
  0xbfc12218: 'DCH3SSIZCLR'
  0xbfc1221c: 'DCH4DSIZ'
  0xbfc12220: 'T1CONSET'
  0xbfc12224: 'SBT13ECON'
  0xbfc12228: 'SPI1BRGSET'
  0xbfc1222c: '_ICDSTAT'
  0xbfc12230: 'DCH6DSIZSET'
  0xbfc12234: 'RPD10R'
  0xbfc12238: 'ADCDATA17'
  0xbfc1223c: 'CLKSTATINV'
  0xbfc12240: 'DCH4ECONSET'
  0xbfc12244: 'BF1SEQ0'
  0xbfc12248: 'CNENDCLR'
  0xbfc1224c: 'TRISBCLR'
  0xbfc12250: 'EMACxMRDDSET'
  0xbfc12254: 'SPI1CON2SET'
  0xbfc12258: 'BF1SEQ1'
  0xbfc1225c: 'ADCDATA18'
  0xbfc12260: 'AUBASEQ3'
  0xbfc12264: 'IC5R'
  0xbfc12268: 'PMAENSET'
  0xbfc1226c: 'IEC4INV'
  0xbfc12270: 'BF1SEQ2'
  0xbfc12274: 'ETHIRQINV'
  0xbfc12278: 'I2C5CONINV'
  0xbfc1227c: 'DCH7DSACLR'
  0xbfc12280: 'EMAC1SA0SET'
  0xbfc12284: 'UABRXREG'
  0xbfc12288: 'BF2DEVCP3'
  0xbfc1228c: 'DCH6CPTR'
  0xbfc12290: 'ADCDATA16'
  0xbfc12294: 'BF1SEQ3'
  0xbfc12298: 'REFO2CONSET'
  0xbfc1229c: 'ADCDATA44'
  0xbfc122a0: 'CNENGCLR'
  0xbfc122a4: 'USBE1RPC'
  0xbfc122a8: 'I2C5MSKINV'
  0xbfc122ac: 'CMSTAT'
  0xbfc122b0: 'USBE1RXA'
  0xbfc122b4: 'U6BRGCLR'
  0xbfc122b8: 'UCDRXREG'
  0xbfc122bc: 'SBT8RD0'
  0xbfc122c0: 'SPI4CONINV'
  0xbfc122c4: 'SEQ0'
  0xbfc122c8: 'SBT3REG1'
  0xbfc122cc: 'DCH6CSIZ'
  0xbfc122d0: 'SBT4ECLRS'
  0xbfc122d4: 'EMAC1MCMDSET'
  0xbfc122d8: 'DCH6CON'
  0xbfc122dc: 'DCH5ECON'
  0xbfc122e0: 'PMDOUTCLR'
  0xbfc122e4: 'PMDOUTINV'
  0xbfc122e8: 'SBT3REG2'
  0xbfc122ec: 'IPC31'
  0xbfc122f0: 'SEQ1'
  0xbfc122f4: 'T1CONINV'
  0xbfc122f8: 'OC4CON'
  0xbfc122fc: 'LATBINV'
  0xbfc12300: 'SEQ2'
  0xbfc12304: 'BF2DEVCP2'
  0xbfc12308: 'ADCDATA43'
  0xbfc1230c: 'SBT2ECLRS'
  0xbfc12310: 'DCH4CONCLR'
  0xbfc12314: 'EMAC1MCMDINV'
  0xbfc12318: 'IEC2CLR'
  0xbfc1231c: 'DCH2SSAINV'
  0xbfc12320: 'SEQ3'
  0xbfc12324: 'SBT3ELOG2'
  0xbfc12328: 'DCH4DSA'
  0xbfc1232c: 'IPC30'
  0xbfc12330: 'IPC46SET'
  0xbfc12334: 'OFF201'
  0xbfc12338: 'IC1R'
  0xbfc1233c: 'IPC34'
  0xbfc12340: 'TMR1SET'
  0xbfc12344: 'UEFSTACLR'
  0xbfc12348: 'PWRCON'
  0xbfc1234c: 'EMAC1CFG2INV'
  0xbfc12350: 'OFF202'
  0xbfc12354: 'I2C5BRGCLR'
  0xbfc12358: 'USBDMA2A'
  0xbfc1235c: 'SBT8RD1'
  0xbfc12360: 'SQI1TAPCON'
  0xbfc12364: 'BF2DEVCP1'
  0xbfc12368: 'SBT3ELOG1'
  0xbfc1236c: 'BF2SEQ3'
  0xbfc12370: 'BF2SEQ2'
  0xbfc12374: 'DCRCCONCLR'
  0xbfc12378: 'IC9R'
  0xbfc1237c: 'IPC33'
  0xbfc12380: 'ADC0TIME'
  0xbfc12384: 'SRCON0FINV'
  0xbfc12388: 'EMAC1IPGRINV'
  0xbfc1238c: 'U5CTSR'
  0xbfc12390: 'LATDINV'
  0xbfc12394: 'CM2CONSET'
  0xbfc12398: 'USBDMA6C'
  0xbfc1239c: 'ULMTXREG'
  0xbfc123a0: 'CNCONFSET'
  0xbfc123a4: 'BF2SEQ0'
  0xbfc123a8: 'SRCON0ESET'
  0xbfc123ac: 'CNCONDINV'
  0xbfc123b0: 'IPC35'
  0xbfc123b4: 'OC3RSCLR'
  0xbfc123b8: 'IPC32'
  0xbfc123bc: 'USBDMA6A'
  0xbfc123c0: 'IPC37SET'
  0xbfc123c4: 'DCH1DSAINV'
  0xbfc123c8: 'EMAC1MCFGINV'
  0xbfc123cc: 'USBDMA2C'
  0xbfc123d0: 'CNPDGCLR'
  0xbfc123d4: 'SPI1CON'
  0xbfc123d8: 'ETHCON1SET'
  0xbfc123dc: 'DCH7DPTRINV'
  0xbfc123e0: 'SPI3CON2INV'
  0xbfc123e4: 'IEC5SET'
  0xbfc123e8: 'OFF200'
  0xbfc123ec: 'IPC11SET'
  0xbfc123f0: 'CNENGINV'
  0xbfc123f4: 'DCH0DATINV'
  0xbfc123f8: 'UJKBRGINV'
  0xbfc123fc: 'AUBASEQ2'
  0xbfc12400: 'EMACxTESTINV'
  0xbfc12404: 'SBT3RD2'
  0xbfc12408: 'AUBASEQ1'
  0xbfc1240c: 'OC5RCLR'
  0xbfc12410: 'U3RXR'
  0xbfc12414: 'U4MODESET'
  0xbfc12418: 'I2C1BRG'
  0xbfc1241c: 'OC7R'
  0xbfc12420: 'DCH4CPTRSET'
  0xbfc12424: 'U2STASET'
  0xbfc12428: 'PB8DIVSET'
  0xbfc1242c: 'AUBASEQ0'
  0xbfc12430: 'I2C5BRGINV'
  0xbfc12434: 'REFO3TRIMINV'
  0xbfc12438: 'EMACxMCFGCLR'
  0xbfc1243c: 'TRISDSET'
  0xbfc12440: 'INT2R'
  0xbfc12444: 'PMSTAT'
  0xbfc12448: 'EMACxCFG1SET'
  0xbfc1244c: 'ETHALGNERRINV'
  0xbfc12450: 'DCH5SSIZCLR'
  0xbfc12454: 'REFO1CONSET'
  0xbfc12458: 'SBT11REG0'
  0xbfc1245c: 'DCH7SSIZINV'
  0xbfc12460: 'PMD2INV'
  0xbfc12464: 'UCDBRG'
  0xbfc12468: 'PR2SET'
  0xbfc1246c: 'DCH1INTINV'
  0xbfc12470: 'U3STA'
  0xbfc12474: 'SBT3RD1'
  0xbfc12478: 'LATDCLR'
  0xbfc1247c: 'OC3R'
  0xbfc12480: 'SBT3RD0'
  0xbfc12484: 'OC1RSCLR'
  0xbfc12488: 'PR8SET'
  0xbfc1248c: 'NVMBWPINV'
  0xbfc12490: 'OFF073'
  0xbfc12494: 'OFF038'
  0xbfc12498: 'DCH4ECONCLR'
  0xbfc1249c: 'CM2CONCLR'
  0xbfc124a0: 'DCH5DSAINV'
  0xbfc124a4: 'OFF077'
  0xbfc124a8: 'IFS5SET'
  0xbfc124ac: 'UGHSTA'
  0xbfc124b0: 'PRECONINV'
  0xbfc124b4: 'OFF072'
  0xbfc124b8: 'OFF037'
  0xbfc124bc: 'DCRCXORCLR'
  0xbfc124c0: 'TRISFCLR'
  0xbfc124c4: 'OFF076'
  0xbfc124c8: 'SRCON1FCLR'
  0xbfc124cc: 'OC3CONINV'
  0xbfc124d0: 'EMACxMWTDSET'
  0xbfc124d4: 'OC3CONCLR'
  0xbfc124d8: 'OFF070'
  0xbfc124dc: 'OFF035'
  0xbfc124e0: 'IPC34CLR'
  0xbfc124e4: 'CNNECCLR'
  0xbfc124e8: 'I2C5STAT'
  0xbfc124ec: 'IC2BUF'
  0xbfc124f0: 'ETHALGNERR'
  0xbfc124f4: 'DCH1DSIZSET'
  0xbfc124f8: 'OFF071'
  0xbfc124fc: 'OFF036'
  0xbfc12500: 'DCH3CSIZSET'
  0xbfc12504: 'PR9INV'
  0xbfc12508: 'ADCEISTAT1'
  0xbfc1250c: 'UEFBRGCLR'
  0xbfc12510: 'ETHCON2'
  0xbfc12514: 'DCH0SSIZCLR'
  0xbfc12518: 'OFF034'
  0xbfc1251c: 'ADCEISTAT2'
  0xbfc12520: 'I2C4CONINV'
  0xbfc12524: 'UGHBRG'
  0xbfc12528: 'U1STAINV'
  0xbfc1252c: 'OFF033'
  0xbfc12530: 'ETHPMCSINV'
  0xbfc12534: 'U4BRG'
  0xbfc12538: 'ADC0CFG'
  0xbfc1253c: 'I2C3STATCLR'
  0xbfc12540: 'PR9CLR'
  0xbfc12544: 'BF2SEQ1'
  0xbfc12548: 'ETHIENSET'
  0xbfc1254c: 'WDTCONSET'
  0xbfc12550: 'SPI1CON2INV'
  0xbfc12554: 'DCH5ECONSET'
  0xbfc12558: 'DCH0DSIZ'
  0xbfc1255c: 'OC8CONSET'
  0xbfc12560: 'IPC50SET'
  0xbfc12564: 'PR2INV'
  0xbfc12568: 'IFS4SET'
  0xbfc1256c: 'USBLPMR1'
  0xbfc12570: 'PMRDINSET'
  0xbfc12574: 'ABF1SEQ2'
  0xbfc12578: 'ADCANCON'
  0xbfc1257c: 'PRESTAT'
  0xbfc12580: 'ETHRXWMINV'
  0xbfc12584: 'DCH2INTSET'
  0xbfc12588: 'U4STASET'
  0xbfc1258c: 'U2BRGINV'
  0xbfc12590: 'ABF1SEQ3'
  0xbfc12594: 'IPC50INV'
  0xbfc12598: 'INTCONINV'
  0xbfc1259c: 'SQI1INTTHR'
  0xbfc125a0: 'UJKSTACLR'
  0xbfc125a4: 'IPC43CLR'
  0xbfc125a8: 'ABF1SEQ0'
  0xbfc125ac: 'DCH5DPTR'
  0xbfc125b0: 'DCH0SSA'
  0xbfc125b4: 'SPI3CONCLR'
  0xbfc125b8: 'UBADEVCP1'
  0xbfc125bc: 'ABF1SEQ1'
  0xbfc125c0: 'IPC7SET'
  0xbfc125c4: 'I2C4ADDCLR'
  0xbfc125c8: 'DCH7SSAINV'
  0xbfc125cc: 'DCH3SPTR'
  0xbfc125d0: 'REFO3CONCLR'
  0xbfc125d4: 'CNENBINV'
  0xbfc125d8: 'USBDMA2N'
  0xbfc125dc: 'DCH7SPTR'
  0xbfc125e0: 'ETHPMOCLR'
  0xbfc125e4: 'EMAC1MIND'
  0xbfc125e8: 'UBADEVCP2'
  0xbfc125ec: 'DCH7DAT'
  0xbfc125f0: 'UBADEVCP0'
  0xbfc125f4: 'OC6RSET'
  0xbfc125f8: 'DCH2SSIZINV'
  0xbfc125fc: 'PWRCONINV'
  0xbfc12600: 'SPI4STATSET'
  0xbfc12604: 'IPC44CLR'
  0xbfc12608: 'DCH6SSIZCLR'
  0xbfc1260c: 'EMACxTEST'
  0xbfc12610: 'RNGCNT'
  0xbfc12614: 'CLKSTATCLR'
  0xbfc12618: 'SLEWCONINV'
  0xbfc1261c: 'DCH3SSIZ'
  0xbfc12620: 'CM1CONSET'
  0xbfc12624: 'TMR1'
  0xbfc12628: 'T6CONSET'
  0xbfc1262c: 'U2BRGCLR'
  0xbfc12630: 'DCH3CONSET'
  0xbfc12634: 'RPF5R'
  0xbfc12638: 'DCH6DPTRCLR'
  0xbfc1263c: 'NVMCON2INV'
  0xbfc12640: 'TMR2'
  0xbfc12644: 'RTCDATEINV'
  0xbfc12648: 'DCS5CPTRINV'
  0xbfc1264c: 'DCH3SSASET'
  0xbfc12650: 'DCH7CSIZINV'
  0xbfc12654: 'TMR6SET'
  0xbfc12658: 'TMR3'
  0xbfc1265c: 'IPC2INV'
  0xbfc12660: 'CNENCINV'
  0xbfc12664: 'DCH4DATCLR'
  0xbfc12668: 'DCH7INT'
  0xbfc1266c: 'PB4DIVSET'
  0xbfc12670: 'EMAC1MRDDINV'
  0xbfc12674: 'ODCDSET'
  0xbfc12678: 'OC7RINV'
  0xbfc1267c: 'IC1CONCLR'
  0xbfc12680: 'IPC52SET'
  0xbfc12684: 'DCH5CPTRSET'
  0xbfc12688: 'DCH4CSIZINV'
  0xbfc1268c: 'UABBRGCLR'
  0xbfc12690: 'DCH3ECONINV'
  0xbfc12694: 'DCH5SSIZINV'
  0xbfc12698: 'ETHCON1'
  0xbfc1269c: 'ADCCON3'
  0xbfc126a0: 'IPC35CLR'
  0xbfc126a4: 'ETHALGNERRSET'
  0xbfc126a8: 'CNSTATCINV'
  0xbfc126ac: 'DCS6CPTRSET'
  0xbfc126b0: 'ADCCON1'
  0xbfc126b4: 'SQI1CLKCON'
  0xbfc126b8: 'I2C1ADDINV'
  0xbfc126bc: 'ADCCON2'
  0xbfc126c0: 'SBT11REG1'
  0xbfc126c4: 'CNPDECLR'
  0xbfc126c8: 'T2CONCLR'
  0xbfc126cc: 'ULMRXREG'
  0xbfc126d0: 'IC2CONINV'
  0xbfc126d4: 'I2C5CONSET'
  0xbfc126d8: 'I2C1STATCLR'
  0xbfc126dc: 'USBCRCON'
  0xbfc126e0: 'IPC30INV'
  0xbfc126e4: 'PMMODESET'
  0xbfc126e8: 'DCS1CPTRCLR'
  0xbfc126ec: 'IC2CONCLR'
  0xbfc126f0: 'ADCTRGSNS'
  0xbfc126f4: 'IPC0INV'
  0xbfc126f8: 'PR4SET'
  0xbfc126fc: 'PRISSCLR'
  0xbfc12700: 'DCH5INTCLR'
  0xbfc12704: 'DCH0CPTRSET'
  0xbfc12708: 'U5MODE'
  0xbfc1270c: 'IC1CONINV'
  0xbfc12710: 'SPI2CON2CLR'
  0xbfc12714: 'CNCONDCLR'
  0xbfc12718: 'UBADEVCP3'
  0xbfc1271c: 'IPC28SET'
  0xbfc12720: 'DCH4INTCLR'
  0xbfc12724: 'DCH7CONINV'
  0xbfc12728: 'RPB9R'
  0xbfc1272c: 'PB4DIVCLR'
  0xbfc12730: 'REFO1TRIMSET'
  0xbfc12734: 'ANSELECLR'
  0xbfc12738: 'IC1CONSET'
  0xbfc1273c: 'ALRMTIMECLR'
  0xbfc12740: 'ADCDATA7'
  0xbfc12744: 'SRCON0GINV'
  0xbfc12748: 'PB4DIV'
  0xbfc1274c: 'IFS1'
  0xbfc12750: 'DCH5CSIZSET'
  0xbfc12754: 'PORTGSET'
  0xbfc12758: 'DEVADC1'
  0xbfc1275c: 'USBDMAINT'
  0xbfc12760: 'ADCDATA6'
  0xbfc12764: 'PORTGCLR'
  0xbfc12768: 'SPI4STAT'
  0xbfc1276c: 'DCH6SPTRCLR'
  0xbfc12770: 'ETHTXSTSET'
  0xbfc12774: 'IFS2'
  0xbfc12778: 'IPC32CLR'
  0xbfc1277c: 'REFO4TRIM'
  0xbfc12780: 'T3CONCLR'
  0xbfc12784: 'WDTCONINV'
  0xbfc12788: 'IPC0CLR'
  0xbfc1278c: 'DEVADC0'
  0xbfc12790: 'OFF192'
  0xbfc12794: 'OFF159'
  0xbfc12798: 'ADCDATA9'
  0xbfc1279c: 'I2C3RCVSET'
  0xbfc127a0: 'IFS3'
  0xbfc127a4: 'CNCONCINV'
  0xbfc127a8: 'OFF196'
  0xbfc127ac: 'ODCBCLR'
  0xbfc127b0: 'SPI2STATINV'
  0xbfc127b4: 'T4CONINV'
  0xbfc127b8: 'INTSTATCLR'
  0xbfc127bc: 'ADCDATA8'
  0xbfc127c0: 'OFF158'
  0xbfc127c4: 'EMAC1MADR'
  0xbfc127c8: 'OC5CONCLR'
  0xbfc127cc: 'IFS4'
  0xbfc127d0: 'ADCDATA3'
  0xbfc127d4: 'SBT8ECON'
  0xbfc127d8: 'I2C4ADDINV'
  0xbfc127dc: 'U5TXREG'
  0xbfc127e0: 'DCH5DSA'
  0xbfc127e4: 'DEVADC2'
  0xbfc127e8: 'OFF156'
  0xbfc127ec: 'OFF119'
  0xbfc127f0: 'ADCDATA2'
  0xbfc127f4: 'IPC17SET'
  0xbfc127f8: 'INTCON'
  0xbfc127fc: 'PB1DIVCLR'
  0xbfc12800: 'OFF190'
  0xbfc12804: 'OFF157'
  0xbfc12808: 'DEVADC3'
  0xbfc1280c: 'SQI1THR'
  0xbfc12810: 'SBT4ELOG2'
  0xbfc12814: 'DCH5CPTR'
  0xbfc12818: 'SBT4ELOG1'
  0xbfc1281c: 'SQI1BDRXDSTAT'
  0xbfc12820: 'ADCDATA5'
  0xbfc12824: 'LATCINV'
  0xbfc12828: 'CNFCCLR'
  0xbfc1282c: 'OFF155'
  0xbfc12830: 'ADCDATA4'
  0xbfc12834: 'TMR8'
  0xbfc12838: 'SPI3CONSET'
  0xbfc1283c: 'RTCALRMCLR'
  0xbfc12840: 'DCH2DSAINV'
  0xbfc12844: 'ADCCMPEN6'
  0xbfc12848: 'DCH7SPTRCLR'
  0xbfc1284c: 'OFF154'
  0xbfc12850: 'OFF117'
  0xbfc12854: 'TMR8SET'
  0xbfc12858: 'DCH0DAT'
  0xbfc1285c: 'TMR9'
  0xbfc12860: 'CNPUDCLR'
  0xbfc12864: 'ETHIRQCLR'
  0xbfc12868: 'CNSTATBINV'
  0xbfc1286c: 'U2CTSR'
  0xbfc12870: 'DCH2ECONCLR'
  0xbfc12874: 'U6BRG'
  0xbfc12878: 'DCH1DATINV'
  0xbfc1287c: 'I2C1BRGCLR'
  0xbfc12880: 'USBFIFO5'
  0xbfc12884: 'TMR6'
  0xbfc12888: 'IPC30SET'
  0xbfc1288c: 'TRISB'
  0xbfc12890: 'DEVADC4'
  0xbfc12894: 'USBFIFO4'
  0xbfc12898: 'I2C3MSKINV'
  0xbfc1289c: 'IPC41CLR'
  0xbfc128a0: 'TMR7'
  0xbfc128a4: 'IEC4SET'
  0xbfc128a8: 'U2TXREG'
  0xbfc128ac: 'DCH0SPTR'
  0xbfc128b0: 'USBFIFO7'
  0xbfc128b4: 'SPI1BRGCLR'
  0xbfc128b8: 'SQI1CMDTHR'
  0xbfc128bc: 'TRISD'
  0xbfc128c0: 'USBFIFO1'
  0xbfc128c4: 'TMR4'
  0xbfc128c8: 'EMAC1SUPP'
  0xbfc128cc: 'EMAC1MCFGSET'
  0xbfc128d0: 'USBFIFO6'
  0xbfc128d4: 'SBT8REG0'
  0xbfc128d8: 'OC3CON'
  0xbfc128dc: 'USBFIFO0'
  0xbfc128e0: 'UJKMODE'
  0xbfc128e4: 'REFO3CON'
  0xbfc128e8: 'DEVADC7'
  0xbfc128ec: 'ADCDATA1'
  0xbfc128f0: 'TMR5'
  0xbfc128f4: 'ETHRXWMSET'
  0xbfc128f8: 'TRISE'
  0xbfc128fc: 'SBT8REG1'
  0xbfc12900: 'DCH4SPTRSET'
  0xbfc12904: 'PR4INV'
  0xbfc12908: 'USBFIFO3'
  0xbfc1290c: 'ADCDATA0'
  0xbfc12910: 'ABF1DEVCFG3'
  0xbfc12914: 'SBT10RD0'
  0xbfc12918: 'DCS4CPTRSET'
  0xbfc1291c: 'UEFTXREG'
  0xbfc12920: 'SPLLCON'
  0xbfc12924: 'T1CON'
  0xbfc12928: 'IPC52INV'
  0xbfc1292c: 'USBFIFO2'
  0xbfc12930: 'IPC34INV'
  0xbfc12934: 'U6STAINV'
  0xbfc12938: 'TRISC'
  0xbfc1293c: 'OFF030'
  0xbfc12940: 'ETHALGNERRCLR'
  0xbfc12944: 'T7CONSET'
  0xbfc12948: 'SBT4WR2'
  0xbfc1294c: 'IFS4INV'
  0xbfc12950: 'EMACxSA0SET'
  0xbfc12954: 'IPC5INV'
  0xbfc12958: 'DCH1DSACLR'
  0xbfc1295c: 'DCH0DATCLR'
  0xbfc12960: 'SBT4WR0'
  0xbfc12964: 'U4STAINV'
  0xbfc12968: 'SBT6REG0'
  0xbfc1296c: 'DCH4CPTRINV'
  0xbfc12970: 'TRISF'
  0xbfc12974: 'U6MODE'
  0xbfc12978: 'DCH4CSIZCLR'
  0xbfc1297c: 'PORTEINV'
  0xbfc12980: 'SBT8ELOG2'
  0xbfc12984: 'ETHHT1SET'
  0xbfc12988: 'TRISG'
  0xbfc1298c: 'RPE3R'
  0xbfc12990: 'OFF074'
  0xbfc12994: 'OFF039'
  0xbfc12998: 'SBT1ECLRS'
  0xbfc1299c: 'SBT6REG1'
  0xbfc129a0: 'UABTXREG'
  0xbfc129a4: 'EMACxIPGRINV'
  0xbfc129a8: 'NVMKEY'
  0xbfc129ac: 'SBT8ELOG1'
  0xbfc129b0: 'IPTMR'
  0xbfc129b4: 'OFF075'
  0xbfc129b8: 'DCH2SSIZCLR'
  0xbfc129bc: 'RPG7R'
  0xbfc129c0: 'ADC2TIME'
  0xbfc129c4: 'CNENFINV'
  0xbfc129c8: 'EMAC1MINDSET'
  0xbfc129cc: 'NVMCON2CLR'
  0xbfc129d0: 'UCDMODEINV'
  0xbfc129d4: 'CNCONGINV'
  0xbfc129d8: 'IPC51INV'
  0xbfc129dc: 'TRISCINV'
  0xbfc129e0: 'T4CON'
  0xbfc129e4: '_ICDCON'
  0xbfc129e8: 'ETHRXFCINV'
  0xbfc129ec: 'ETHSCOLFRMCLR'
  0xbfc129f0: 'PORTFINV'
  0xbfc129f4: 'CLKSTATSET'
  0xbfc129f8: 'IPC43INV'
  0xbfc129fc: 'DCH5CSIZINV'
  0xbfc12a00: 'DCH5SPTR'
  0xbfc12a04: 'CNPUBINV'
  0xbfc12a08: 'OFF032'
  0xbfc12a0c: 'TRISGCLR'
  0xbfc12a10: 'IEC0INV'
  0xbfc12a14: 'DCRCCON'
  0xbfc12a18: 'IPC1SET'
  0xbfc12a1c: 'OC1RS'
  0xbfc12a20: 'SBT12REG0'
  0xbfc12a24: 'SQI1INTSIGEN'
  0xbfc12a28: 'OFF031'
  0xbfc12a2c: 'DCH0ECON'
  0xbfc12a30: 'OFF198'
  0xbfc12a34: 'ANSELBINV'
  0xbfc12a38: 'RPC14R'
  0xbfc12a3c: 'IFS5INV'
  0xbfc12a40: 'U1MODECLR'
  0xbfc12a44: 'ETHHT1CLR'
  0xbfc12a48: 'ULMMODE'
  0xbfc12a4c: 'IPC48SET'
  0xbfc12a50: 'OFF199'
  0xbfc12a54: 'DCH0CSIZINV'
  0xbfc12a58: 'IPC3SET'
  0xbfc12a5c: 'ETHSTATINV'
  0xbfc12a60: 'DCH5DAT'
  0xbfc12a64: 'UJKTXREG'
  0xbfc12a68: 'DCH1DPTRSET'
  0xbfc12a6c: 'SRCON1ECLR'
  0xbfc12a70: 'USBE5RPC'
  0xbfc12a74: 'CVRCONCLR'
  0xbfc12a78: 'PB2DIVSET'
  0xbfc12a7c: 'TMR3SET'
  0xbfc12a80: 'TRISGSET'
  0xbfc12a84: 'OC1RSINV'
  0xbfc12a88: 'IC7CONCLR'
  0xbfc12a8c: 'LATFCLR'
  0xbfc12a90: 'CNCONFINV'
  0xbfc12a94: 'SDI1R'
  0xbfc12a98: 'DCH7DATINV'
  0xbfc12a9c: 'IPC39SET'
  0xbfc12aa0: 'U2MODE'
  0xbfc12aa4: 'USBIENCSR0'
  0xbfc12aa8: 'DCH2CSIZCLR'
  0xbfc12aac: 'PR1'
  0xbfc12ab0: 'REFO3CONINV'
  0xbfc12ab4: 'OC1CON'
  0xbfc12ab8: 'EMACxMCFG'
  0xbfc12abc: 'PR4'
  0xbfc12ac0: 'DCH6CONCLR'
  0xbfc12ac4: 'TRISESET'
  0xbfc12ac8: 'IPC44SET'
  0xbfc12acc: 'UJKBRG'
  0xbfc12ad0: 'DCH0INTCLR'
  0xbfc12ad4: 'PR3'
  0xbfc12ad8: 'OC1CONCLR'
  0xbfc12adc: 'DCH6INT'
  0xbfc12ae0: 'PB3DIVSET'
  0xbfc12ae4: 'CNSTATBCLR'
  0xbfc12ae8: 'IEC6INV'
  0xbfc12aec: 'CNPUB'
  0xbfc12af0: 'USBE5RXA'
  0xbfc12af4: 'OSCTUN'
  0xbfc12af8: 'UGHSTASET'
  0xbfc12afc: 'OC2RINV'
  0xbfc12b00: 'U5MODESET'
  0xbfc12b04: 'U1STACLR'
  0xbfc12b08: 'SDI4R'
  0xbfc12b0c: 'OCFAR'
  0xbfc12b10: 'I2C3CONINV'
  0xbfc12b14: 'NVMADDRSET'
  0xbfc12b18: 'SBT4RD2'
  0xbfc12b1c: 'CNNECINV'
  0xbfc12b20: 'DCH6DAT'
  0xbfc12b24: 'TRISEINV'
  0xbfc12b28: 'IFS6INV'
  0xbfc12b2c: 'USBE7CSR2'
  0xbfc12b30: 'SBT4RD0'
  0xbfc12b34: 'OC8RINV'
  0xbfc12b38: 'EMAC1MAXF'
  0xbfc12b3c: 'EMACxSUPP'
  0xbfc12b40: 'ODCFSET'
  0xbfc12b44: 'USBE7CSR1'
  0xbfc12b48: 'PMDININV'
  0xbfc12b4c: 'USBE7CSR3'
  0xbfc12b50: 'IEC1SET'
  0xbfc12b54: 'U2MODEINV'
  0xbfc12b58: 'ADCSYSCFG1'
  0xbfc12b5c: 'TMR5SET'
  0xbfc12b60: 'IPC2CLR'
  0xbfc12b64: 'LATGCLR'
  0xbfc12b68: 'PR5'
  0xbfc12b6c: 'DCH4DSAINV'
  0xbfc12b70: 'I2C5ADDINV'
  0xbfc12b74: 'DCS2CPTRCLR'
  0xbfc12b78: 'PR8'
  0xbfc12b7c: 'SRCON1EINV'
  0xbfc12b80: 'BF1DEVSIGN3'
  0xbfc12b84: 'U3BRGSET'
  0xbfc12b88: 'OFF113'
  0xbfc12b8c: 'DCH4SSIZINV'
  0xbfc12b90: 'OC4RINV'
  0xbfc12b94: 'USBE4TXA'
  0xbfc12b98: 'DCH1DSIZ'
  0xbfc12b9c: 'T8CONCLR'
  0xbfc12ba0: 'PORTGINV'
  0xbfc12ba4: 'EMACxCFG1'
  0xbfc12ba8: 'DCH3SPTRSET'
  0xbfc12bac: 'OFF151'
  0xbfc12bb0: 'OFF114'
  0xbfc12bb4: 'IFS6'
  0xbfc12bb8: 'PR6'
  0xbfc12bbc: 'PMD7SET'
  0xbfc12bc0: 'EMACxCFG2'
  0xbfc12bc4: 'IPC35SET'
  0xbfc12bc8: 'USBIENCSR2'
  0xbfc12bcc: 'IPC26SET'
  0xbfc12bd0: 'WDTCONCLR'
  0xbfc12bd4: 'DCH7DSASET'
  0xbfc12bd8: 'IFS5'
  0xbfc12bdc: 'DCS1CPTRINV'
  0xbfc12be0: 'UEFMODEINV'
  0xbfc12be4: 'CNFDSET'
  0xbfc12be8: 'DCH1CONCLR'
  0xbfc12bec: 'DCH6DSASET'
  0xbfc12bf0: 'USBDMA3N'
  0xbfc12bf4: 'T5CONINV'
  0xbfc12bf8: 'LATBCLR'
  0xbfc12bfc: 'RPF1R'
  0xbfc12c00: 'RPB0R'
  0xbfc12c04: 'ADCSYSCFG0'
  0xbfc12c08: 'IEC0SET'
  0xbfc12c0c: 'USBIENCSR3'
  0xbfc12c10: 'IPC42CLR'
  0xbfc12c14: 'PWRCONSET'
  0xbfc12c18: 'BF1DEVSIGN1'
  0xbfc12c1c: 'ETHCON1INV'
  0xbfc12c20: 'REFO4CON'
  0xbfc12c24: 'EMAC1CFG2SET'
  0xbfc12c28: 'USBIENCSR1'
  0xbfc12c2c: 'BF1DEVSIGN2'
  0xbfc12c30: 'CNPUD'
  0xbfc12c34: 'EMACxSA2SET'
  0xbfc12c38: 'CNPUGSET'
  0xbfc12c3c: 'SPI1CON2CLR'
  0xbfc12c40: 'OFF193'
  0xbfc12c44: 'DCRCDATA'
  0xbfc12c48: 'IFS0'
  0xbfc12c4c: 'SQI1MEMSTAT'
  0xbfc12c50: 'I2C3CON'
  0xbfc12c54: 'SPI1STATSET'
  0xbfc12c58: 'CMSTATSET'
  0xbfc12c5c: 'DCH6INTINV'
  0xbfc12c60: 'OFF194'
  0xbfc12c64: 'ULMBRGSET'
  0xbfc12c68: 'PR7'
  0xbfc12c6c: 'ETHCON2SET'
  0xbfc12c70: 'PR1INV'
  0xbfc12c74: 'PR2'
  0xbfc12c78: 'I2C1TRN'
  0xbfc12c7c: 'USBE6RPC'
  0xbfc12c80: 'SRCON1BSET'
  0xbfc12c84: 'EMAC1TEST'
  0xbfc12c88: 'OFF112'
  0xbfc12c8c: 'UEFBRG'
  0xbfc12c90: 'CNPUG'
  0xbfc12c94: 'CNPUE'
  0xbfc12c98: 'IPC15SET'
  0xbfc12c9c: 'DCH0CONINV'
  0xbfc12ca0: 'EMAC1CLRT'
  0xbfc12ca4: 'RNMICON'
  0xbfc12ca8: 'DCH2DSA'
  0xbfc12cac: 'SPLLCONSET'
  0xbfc12cb0: 'OFF111'
  0xbfc12cb4: 'SQI1BDPOLLCON'
  0xbfc12cb8: 'EMAC1IPGTSET'
  0xbfc12cbc: 'DCH6CPTRSET'
  0xbfc12cc0: 'IPC33CLR'
  0xbfc12cc4: 'CNPUF'
  0xbfc12cc8: 'PR9SET'
  0xbfc12ccc: 'UCDMODE'
  0xbfc12cd0: 'CNPUC'
  0xbfc12cd4: 'SS3R'
  0xbfc12cd8: 'PR9'
  0xbfc12cdc: 'PRECONSET'
  0xbfc12ce0: 'DCH1CPTRCLR'
  0xbfc12ce4: 'DCH5CPTRCLR'
  0xbfc12ce8: 'OFF110'
  0xbfc12cec: 'USBTMCON1'
  0xbfc12cf0: 'CNFCINV'
  0xbfc12cf4: 'DCH1SSIZSET'
  0xbfc12cf8: 'OFF153'
  0xbfc12cfc: 'OFF116'
  0xbfc12d00: 'PRECON'
  0xbfc12d04: 'SBT6WR0'
  0xbfc12d08: 'DCS7CPTRINV'
  0xbfc12d0c: 'ADCGIRQEN2'
  0xbfc12d10: 'CNCONESET'
  0xbfc12d14: 'OFF152'
  0xbfc12d18: 'OFF115'
  0xbfc12d1c: 'USBTMCON2'
  0xbfc12d20: 'PMD4CLR'
  0xbfc12d24: 'REFO2TRIMINV'
  0xbfc12d28: 'ADCGIRQEN1'
  0xbfc12d2c: 'IPC19CLR'
  0xbfc12d30: 'DEVSIGN1'
  0xbfc12d34: 'LATE'
  0xbfc12d38: 'PRISSINV'
  0xbfc12d3c: 'OC2RS'
  0xbfc12d40: 'DEVSIGN2'
  0xbfc12d44: 'LATF'
  0xbfc12d48: 'RSWRSTINV'
  0xbfc12d4c: '__ext_attr_.reset'
  0xbfc12d50: '__ext_attr_.reset.startup'
  0xbfc12d54: '__ext_attr_.bev_handler'
  0xbfc12d58: '__ext_attr_.simple_tlb_refill_vector'
  0xbfc12d5c: '__ext_attr_.cache_err_vector'
  0xbfc12d60: '__ext_attr_.text.main_entry'
  0xbfc12d64: '__ext_attr_.debug_frame'
  0xbfc12d68: '__ext_attr_.debug_info'
  0xbfc12d6c: '__ext_attr_.debug_abbrev'
  0xbfc12d70: '__ext_attr_.debug_aranges'
  0xbfc12d74: '__ext_attr_.debug_ranges'
  0xbfc12d78: '__ext_attr_.debug_line'
  0xbfc12d7c: '__ext_attr_.debug_str'
  0xbfc12d80: '__ext_attr_.xc_stack_usage'
  0xbfc12d84: '__ext_attr_.xc_stack_usage.hdr'
  0xbfc12d88: '__ext_attr_.config_BFC0FFF0.__config_BFC0FFF0'
  0xbfc12d8c: '__ext_attr_.config_BFC0FFDC.__config_BFC0FFDC'
  0xbfc12d90: '__ext_attr_.config_BFC0FFCC.__config_BFC0FFCC'
  0xbfc12d94: '__ext_attr_.config_BFC0FFC8.__config_BFC0FFC8'
  0xbfc12d98: '__ext_attr_.config_BFC0FFC4.__config_BFC0FFC4'
  0xbfc12d9c: '__ext_attr_.config_BFC0FFC0.__config_BFC0FFC0'
  0xbfc12da0: '__ext_attr_.debug_loc'
  0xbfc12da4: '__ext_attr_.__vector_offset_BF810540_data'
  0xbfc12da8: '__ext_attr_.__vector_offset_BF81062C_data'
  0xbfc12dac: '__ext_attr_.__vector_offset_BF8106D8_data'
  0xbfc12db0: '__ext_attr_.__vector_offset_BF8106F4_data'
  0xbfc12db4: '__ext_attr_.__vector_offset_BF81071C_data'
  0xbfc12db8: '__ext_attr_.__vector_offset_BF810740_data'
  0xbfc12dbc: '__ext_attr_.__vector_offset_BF81079C_data'
  0xbfc12dc0: '__ext_attr_.__vector_offset_BF81080C_data'
  0xbfc12dc4: '__ext_attr_.__vector_offset_BF810830_data'
  0xbfc12dc8: '__ext_attr_.__vector_offset_BF810840_data'
  0xbfc12dcc: '__ext_attr_.__vector_offset_BF810850_data'
  0xbfc12dd0: '__ext_attr_.__vector_offset_BF810858_data'
  0xbfc12dd4: '__ext_attr_.__vector_offset_BF810874_data'
  0xbfc12dd8: '__ext_attr_.__vector_offset_BF810894_data'
  0xbfc12ddc: 'BMXDKPBA'
  0xbfc12de0: 'BMXDUDBA'
  0xbfc12de4: 'BMXDUPBA'
  0xbfc12de8: '__ext_attr_._debug_exception'
  0xbfc12dec: '__ext_attr_.tlb.__pic32_tlb_init_ebi_sqi'
  0xbfc12df0: 'FMT_CLEAR'
  0xbfc12df4: 'FMT_COPY'
  0xbfc12df8: 'FMT_COPY_VAL_EMB'
  0xbfc12dfc: 'FMT_COPY_VAL_DATA'
  0xbfc12e00: 'FMT_COMPRESSED'
  0xbfc12e04: '_dinit_addr'
  0xbfc12e08: '_GEN_EXCPT_ADDR'
  0xbfc12e0c: '__linked_.__vector_offset_BF810894_data'
  0xbfc12e10: '_bmxdupba_address'
  0xbfc12e14: '__pic32_tlb_init_values_begin'
  0xbfc12e18: '_dinit_size'
  0xbfc12e1c: '_SIMPLE_TLB_REFILL_EXCPT_ADDR'
  0xbfc12e20: '__linked_.__vector_offset_BF81062C_data'
  0xbfc12e24: '__linked_.text.I2C1_ErrorGet'
  0xbfc12e28: '__linked_.debug_frame'
  0xbfc12e2c: '__linked_.text.UART2_RX_Handler'
  0xbfc12e30: '__linked_.bss.i2c1Obj'
  0xbfc12e34: '__linked_.app_excpt'
  0xbfc12e38: '_min_heap_size'
  0xbfc12e3c: '_bss_begin'
  0xbfc12e40: '__linked_.text._on_reset'
  0xbfc12e44: '__linked_.text.__pop_float'
  0xbfc12e48: '__pic32_init_sqi_kseg2_physical_base_addr'
  0xbfc12e4c: '_ramfunc_begin'
  0xbfc12e50: '__pic32_tlb_2_entrylo0'
  0xbfc12e54: '__pic32_tlb_3_entrylo0'
  0xbfc12e58: '__pic32_tlb_3_entrylo1'
  0xbfc12e5c: '__linked_.text.UARTDmaChannelHandler'
  0xbfc12e60: '__linked_.debug_info'
  0xbfc12e64: '__linked_.text.I2C1_Write'
  0xbfc12e68: '__linked_.text._on_bootstrap'
  0xbfc12e6c: '_ebase_address'
  0xbfc12e70: '__linked_.__vector_offset_BF810840_data'
  0xbfc12e74: '__linked_.text.memset'
  0xbfc12e78: '__linked_.text.CHANGE_NOTICE_B_InterruptHandler'
  0xbfc12e7c: '__linked_.text.DMAC_ChannelCallbackRegister'
  0xbfc12e80: '__linked_.text.UART2_Initialize'
  0xbfc12e84: '__linked_.dinit'
  0xbfc12e88: '__linked_.text.general_exception'
  0xbfc12e8c: '__linked_.text.main_entry'
  0xbfc12e90: '__linked_.__vector_offset_BF8106F4_data'
  0xbfc12e94: '__linked_.text.UART2_ReadByte'
  0xbfc12e98: '__linked_.text.BME280_Compensate_T'
  0xbfc12e9c: '__pic32_tlb_2_entrylo1'
  0xbfc12ea0: '__linked_.text.UART2_FAULT_Handler'
  0xbfc12ea4: '__pic32_tlb_1_entrylo0'
  0xbfc12ea8: '__pic32_tlb_3_entryhi'
  0xbfc12eac: '__pic32_tlb_1_entrylo1'
  0xbfc12eb0: '__linked_.text.__pad'
  0xbfc12eb4: '__linked_._debug_exception'
  0xbfc12eb8: '__linked_.text.GPIO_PinInterruptCallbackRegister'
  0xbfc12ebc: '__linked_.bss.errno'
  0xbfc12ec0: '__linked_.rodata'
  0xbfc12ec4: '__linked_.bss.gDMAChannelObj'
  0xbfc12ec8: '__linked_.text.__dummy_fmt4'
  0xbfc12ecc: '__linked_.vectors'
  0xbfc12ed0: '__linked_.text.UART2_TX_InterruptHandler'
  0xbfc12ed4: '__linked_.text.BME280Sensor_WriteReg'
  0xbfc12ed8: '__linked_.text.__dummy_fmt3'
  0xbfc12edc: '__linked_.config_BFC0FFF0.__config_BFC0FFF0'
  0xbfc12ee0: '_vector_spacing'
  0xbfc12ee4: '__linked_.text.simple_tlb_refill_context'
  0xbfc12ee8: '__linked_.text.UART2_FAULT_InterruptHandler'
  0xbfc12eec: '_heap'
  0xbfc12ef0: '__linked_.text.DMAC_ChannelTransfer'
  0xbfc12ef4: '__linked_.text.tolower'
  0xbfc12ef8: '__linked_.text.BME280_SoftReset'
  0xbfc12efc: '__pic32_init_sqi_kseg3_virtual_base_addr'
  0xbfc12f00: '__linked_.__vector_offset_BF810540_data'
  0xbfc12f04: '_bmxdudba_address'
  0xbfc12f08: '__linked_.text.TMR2_CallbackRegister'
  0xbfc12f0c: '__linked_.text.S1_User_Handler'
  0xbfc12f10: '_eheap'
  0xbfc12f14: '__linked_.__vector_offset_BF810874_data'
  0xbfc12f18: '__linked_.bss.uart2Obj'
  0xbfc12f1c: '_DBG_EXCPT_ADDR'
  0xbfc12f20: '__linked_.text.CORETIMER_DelayMs'
  0xbfc12f24: '__linked_.bss.BME280DriverData'
  0xbfc12f28: '_BEV_EXCPT_ADDR'
  0xbfc12f2c: '__linked_.text.I2C1_CallbackRegister'
  0xbfc12f30: '__pic32_tlb_2_entryhi'
  0xbfc12f34: '__pic32_tlb_0_entryhi'
  0xbfc12f38: '__linked_.text.tmr1EventHandler'
  0xbfc12f3c: '__linked_.text.TMR2_Stop'
  0xbfc12f40: '__linked_.text.TIMER_2_InterruptHandler'
  0xbfc12f44: '__MIN_HEAP_SIZE'
  0xbfc12f48: '__linked_.bss.portPinCbObj'
  0xbfc12f4c: '__linked_.bss.BME280SensorData'
  0xbfc12f50: '__linked_.text.DMAC_Initialize'
  0xbfc12f54: '__linked_.text.GPIO_Initialize'
  0xbfc12f58: '__linked_.text.DMAC_ChannelSetAddresses'
  0xbfc12f5c: '__linked_.text.BME280_RegisterDrvWriteReg'
  0xbfc12f60: '__linked_.text.GPIO_PinIntEnable'
  0xbfc12f64: '__linked_.text.SYS_Initialize'
  0xbfc12f68: '_bss_end'
  0xbfc12f6c: '__linked_.text.I2C1_TransferSM'
  0xbfc12f70: '__linked_.__vector_offset_BF810740_data'
  0xbfc12f74: '__pic32_init_sqi_kseg3_entrylo0_bitset'
  0xbfc12f78: '__linked_.text.TIMER_2_Handler'
  0xbfc12f7c: '__linked_.text.BME280_ID_Get'
  0xbfc12f80: '__linked_.bev_excpt'
  0xbfc12f84: '__linked_.MIPS.abiflags'
  0xbfc12f88: '__linked_.text.BME280_RegisterDrvReadReg'
  0xbfc12f8c: '__pic32_init_sqi_kseg2_virtual_base_addr'
  0xbfc12f90: '__linked_.text._cache_err_exception_handler'
  0xbfc12f94: '__linked_.text.BME280_SetOversampling'
  0xbfc12f98: '__linked_.text.I2C1_Initialize'
  0xbfc12f9c: '__linked_.text.PasswordDiscovery'
  0xbfc12fa0: '__linked_.text.UART2_RX_InterruptHandler'
  0xbfc12fa4: '__linked_.text.BME280_RegisterDrvRead'
  0xbfc12fa8: '__linked_.config_BFC0FFC0.__config_BFC0FFC0'
  0xbfc12fac: '__linked_.text.__vsnprintf'
  0xbfc12fb0: '_data_end'
  0xbfc12fb4: '__linked_.text.__vsprintf'
  0xbfc12fb8: '__linked_.simple_tlb_refill_excpt'
  0xbfc12fbc: '__linked_.debug_aranges'
  0xbfc12fc0: '__linked_.debug_abbrev'
  0xbfc12fc4: '__linked_.text.main'
  0xbfc12fc8: '__pic32_tlb_init_values_end'
  0xbfc12fcc: '__linked_.text.EVIC_Initialize'
  0xbfc12fd0: '__linked_.text.__fmt_d'
  0xbfc12fd4: '__linked_.text.UART2_TX_Handler'
  0xbfc12fd8: '__linked_.text._simple_tlb_refill_exception_handler'
  0xbfc12fdc: '__pic32_init_sqi_kseg2_entrylo0_bitset'
  0xbfc12fe0: '__linked_.text.__pop_int'
  0xbfc12fe4: '__pic32_tlb_1_entryhi'
  0xbfc12fe8: '__linked_.text.TMR2_PeriodSet'
  0xbfc12fec: '__linked_.reset'
  0xbfc12ff0: '__linked_.text.BME280_GetTempReading'
  0xbfc12ff4: '__linked_.__vector_offset_BF810850_data'
  0xbfc12ff8: '__linked_.text.I2CBufferEventHandler'
  0xbfc12ffc: '_bmxdkpba_address'
  0xbfc13000: '_splim'
  0xbfc13004: '__linked_.__vector_offset_BF81071C_data'
  0xbfc13008: '__linked_.text.I2C1_BUS_InterruptHandler'
  0xbfc1300c: '__linked_.__vector_offset_BF81080C_data'
  0xbfc13010: '__pic32_init_cache_program_base_addr'
  0xbfc13014: '__linked_.text.CORETIMER_Initialize'
  0xbfc13018: '__MIN_STACK_SIZE'
  0xbfc1301c: '__linked_.text.I2C1_MASTER_InterruptHandler'
  0xbfc13020: '__linked_.text.BME280Sensor_ReadReg'
  0xbfc13024: '__linked_.__vector_offset_BF8106D8_data'
  0xbfc13028: '__linked_.text.__cvt_u'
  0xbfc1302c: '__linked_.text.TMR2_Initialize'
  0xbfc13030: '__linked_.config_BFC0FFCC.__config_BFC0FFCC'
  0xbfc13034: '__linked_.text.BME280Sensor_Initialize'
  0xbfc13038: '__linked_.text.I2C1_MASTER_Handler'
  0xbfc1303c: '__linked_.text._cache_err_exception_context'
  0xbfc13040: '__linked_.__vector_offset_BF81079C_data'
  0xbfc13044: '__linked_.text'
  0xbfc13048: '__linked_.bss.uartTxBuffer'
  0xbfc1304c: '__MPLAB_BUILD'
  0xbfc13050: '_gp'
  0xbfc13054: '__linked_.__vector_offset_BF810830_data'
  0xbfc13058: '__linked_.text.CLK_Initialize'
  0xbfc1305c: '__linked_.text.__dummy_fmts'
  0xbfc13060: '__pic32_tlb_0_entrylo1'
  0xbfc13064: '__pic32_tlb_0_entrylo0'
  0xbfc13068: '__linked_.config_BFC0FFDC.__config_BFC0FFDC'
  0xbfc1306c: '__linked_.debug_str'
  0xbfc13070: '__linked_.text.CHANGE_NOTICE_B_Handler'
  0xbfc13074: '_stack'
  0xbfc13078: '__linked_.tlb_init_values'
  0xbfc1307c: '__linked_.text.__printf_core'
  0xbfc13080: '__linked_.text.DMA0_InterruptHandler'
  0xbfc13084: '__linked_.text._general_exception_handler'
  0xbfc13088: '__linked_.debug_loc'
  0xbfc1308c: '__linked_.config_BFC0FFC8.__config_BFC0FFC8'
  0xbfc13090: '__linked_.cache_init'
  0xbfc13094: '__linked_.text.DMA0_Handler'
  0xbfc13098: '__linked_.text.TMR2_Start'
  0xbfc1309c: '__pic32_init_cache_data_base_addr'
  0xbfc130a0: '__linked_.text.__pop_ptr'
  0xbfc130a4: '_RESET_ADDR'
  0xbfc130a8: '_SPLIM'
  0xbfc130ac: '_min_stack_size'
  0xbfc130b0: '__linked_.cache_err_excpt'
  0xbfc130b4: '__linked_.text.UART2_ErrorClear'
  0xbfc130b8: '__linked_.text.__wrap_sprintf'
  0xbfc130bc: '__linked_.text.__fmt_state'
  0xbfc130c0: '__linked_.debug_line'
  0xbfc130c4: '__linked_.text.I2C1_WriteRead'
  0xbfc130c8: '__linked_.text.I2C1_BUS_Handler'
  0xbfc130cc: '_CACHE_ERR_EXCPT_ADDR'
  0xbfc130d0: '__linked_.text.memcpy'
  0xbfc130d4: '__pic32_init_sqi_kseg3_physical_base_addr'
  0xbfc130d8: '__linked_.text.atoi'
  0xbfc130dc: '__linked_.text._bootstrap_exception_handler'
  0xbfc130e0: '__linked_.text.BME280_PowerMode_Set'
  0xbfc130e4: '_end'
  0xbfc130e8: '__linked_.text.__string_out'
  0xbfc130ec: '__linked_.text.BME280Sensor_Read'
  0xbfc130f0: '__linked_.text.__vfprintf'
  0xbfc130f4: '__linked_.__vector_offset_BF810858_data'
  0xbfc130f8: '__linked_.rodata.str1.4'
  0xbfc130fc: '__linked_.debug_ranges'
  0xbfc13100: '__linked_.tlb.__pic32_tlb_init_ebi_sqi'
  0xbfc13104: '__linked_.text.BME280_ReadRawWeatherData'
  0xbfc13108: '__linked_.config_BFC0FFC4.__config_BFC0FFC4'
  0xbfc1310c: '__linked_.text.BME280_CalibParams_Get'
