INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sources_1/new/POC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sources_1/new/printer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module printer
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/1-Projiect/3-FPGA/POC_Design/POC.srcs/sim_1/new/POC_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POC_test
