
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2947.82

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
  40.20 source latency stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK ^
 -38.24 target latency stage_vsstatus.internal_data[21]$_DFFE_PP0P_/CLK ^
  -1.59 CRPR
--------------
   0.37 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vstart.internal_data[12]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.17    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.30    0.10 1000.10 v input19/A (BUFx6f_ASAP7_75t_R)
     1    8.70   11.48   12.76 1012.86 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 11.61    0.66 1013.52 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   52.42   18.16    8.35 1021.87 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                 18.29    0.94 1022.81 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1022.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.88    0.59    0.59 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   12.58   11.08   16.56   17.16 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.76    1.36   18.52 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    10    9.89    9.87   19.29   37.81 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 10.10    0.71   38.52 ^ stage_vstart.internal_data[12]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   38.52   clock reconvergence pessimism
                         17.64   56.16   library removal time
                                 56.16   data required time
-----------------------------------------------------------------------------
                                 56.16   data required time
                               -1022.81   data arrival time
-----------------------------------------------------------------------------
                                966.65   slack (MET)


Startpoint: stage_vsstatus.internal_data[11]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vsstatus.internal_data[11]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.48    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.53    0.48    0.48 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   10.18    9.95   16.10   16.58 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.66    1.32   17.90 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    8.99    9.41   18.74   36.64 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 10.41    1.55   38.19 ^ stage_vsstatus.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.58   12.13   37.89   76.08 ^ stage_vsstatus.internal_data[11]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _035_ (net)
                 12.13    0.03   76.11 ^ _340_/A (INVx1_ASAP7_75t_R)
     2    0.97    8.07    6.97   83.08 v _340_/Y (INVx1_ASAP7_75t_R)
                                         net132 (net)
                  8.07    0.06   83.14 v _385_/C (AND3x1_ASAP7_75t_R)
     1    0.63    6.30   13.61   96.75 v _385_/Y (AND3x1_ASAP7_75t_R)
                                         _123_ (net)
                  6.31    0.07   96.82 v _386_/B (AO21x1_ASAP7_75t_R)
     1    0.71    6.55   12.70  109.52 v _386_/Y (AO21x1_ASAP7_75t_R)
                                         _063_ (net)
                  6.55    0.08  109.60 v stage_vsstatus.internal_data[11]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                109.60   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    4.08    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.88    0.59    0.59 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   12.58   11.08   16.56   17.16 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 12.01    1.62   18.78 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17   11.03   10.31   19.44   38.23 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 11.71    1.91   40.14 ^ stage_vsstatus.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.59   38.55   clock reconvergence pessimism
                         12.16   50.71   library hold time
                                 50.71   data required time
-----------------------------------------------------------------------------
                                 50.71   data required time
                               -109.60   data arrival time
-----------------------------------------------------------------------------
                                 58.89   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.46    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.38    0.12 1000.12 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.26   16.18   14.99 1015.11 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 16.38    1.01 1016.12 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   64.83   22.79   10.09 1026.21 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                121.63   38.33 1064.54 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1064.54   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.48    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.53    0.48 5000.48 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   10.18    9.95   16.10 5016.58 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.66    1.32 5017.90 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    8.99    9.41   18.74 5036.64 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.86    0.95 5037.59 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5037.59   clock reconvergence pessimism
                         -9.33 5028.25   library recovery time
                               5028.25   data required time
-----------------------------------------------------------------------------
                               5028.25   data required time
                               -1064.54   data arrival time
-----------------------------------------------------------------------------
                               3963.71   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.78    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.13    0.04 1000.04 v input23/A (BUFx2_ASAP7_75t_R)
     5    3.18   11.82   14.10 1014.15 v input23/Y (BUFx2_ASAP7_75t_R)
                                         net23 (net)
                 12.01    0.82 1014.96 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    1.67   12.95   22.80 1037.77 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         net110 (net)
                 12.98    0.33 1038.09 v output110/A (BUFx2_ASAP7_75t_R)
     1    0.21    4.20   14.07 1052.17 v output110/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  4.20    0.02 1052.18 v csr_wr_data_vxrm_exe[1] (out)
                               1052.18   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1052.18   data arrival time
-----------------------------------------------------------------------------
                               2947.82   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vsstatus.internal_data[19]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.46    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.38    0.12 1000.12 v input19/A (BUFx6f_ASAP7_75t_R)
     1   13.26   16.18   14.99 1015.11 v input19/Y (BUFx6f_ASAP7_75t_R)
                                         net19 (net)
                 16.38    1.01 1016.12 v _310_/A (CKINVDCx20_ASAP7_75t_R)
    49   64.83   22.79   10.09 1026.21 ^ _310_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _049_ (net)
                121.63   38.33 1064.54 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1064.54   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    3.48    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.53    0.48 5000.48 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   10.18    9.95   16.10 5016.58 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.66    1.32 5017.90 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    17    8.99    9.41   18.74 5036.64 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  9.86    0.95 5037.59 ^ stage_vsstatus.internal_data[19]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5037.59   clock reconvergence pessimism
                         -9.33 5028.25   library recovery time
                               5028.25   data required time
-----------------------------------------------------------------------------
                               5028.25   data required time
                               -1064.54   data arrival time
-----------------------------------------------------------------------------
                               3963.71   slack (MET)


Startpoint: vec_data_in_exe[1] (input port clocked by clk)
Endpoint: csr_wr_data_vxrm_exe[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    0.78    0.00    0.00 1000.00 v vec_data_in_exe[1] (in)
                                         vec_data_in_exe[1] (net)
                  0.13    0.04 1000.04 v input23/A (BUFx2_ASAP7_75t_R)
     5    3.18   11.82   14.10 1014.15 v input23/Y (BUFx2_ASAP7_75t_R)
                                         net23 (net)
                 12.01    0.82 1014.96 v _300_/A1 (AO22x1_ASAP7_75t_R)
     1    1.67   12.95   22.80 1037.77 v _300_/Y (AO22x1_ASAP7_75t_R)
                                         net110 (net)
                 12.98    0.33 1038.09 v output110/A (BUFx2_ASAP7_75t_R)
     1    0.21    4.20   14.07 1052.17 v output110/Y (BUFx2_ASAP7_75t_R)
                                         csr_wr_data_vxrm_exe[1] (net)
                  4.20    0.02 1052.18 v csr_wr_data_vxrm_exe[1] (out)
                               1052.18   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1052.18   data arrival time
-----------------------------------------------------------------------------
                               2947.82   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
188.15016174316406

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5880

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
40.88042068481445

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8872

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.16   17.16 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.65   37.81 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.75   38.55 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  55.29   93.84 v vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  15.04  108.88 ^ _243_/Y (NAND2x1_ASAP7_75t_R)
  21.96  130.84 ^ _244_/Y (OA211x2_ASAP7_75t_R)
   0.05  130.89 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         130.89   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.58 5016.58 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.66 5036.24 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.59 5036.83 ^ vec_stage_wr_vsstatus.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.57 5038.40   clock reconvergence pessimism
 -12.52 5025.88   library setup time
        5025.88   data required time
---------------------------------------------------------
        5025.88   data required time
        -130.89   data arrival time
---------------------------------------------------------
        4894.99   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_vsstatus.internal_data[11]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_vsstatus.internal_data[11]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.58   16.58 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.06   36.64 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   1.55   38.19 ^ stage_vsstatus.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  37.89   76.08 ^ stage_vsstatus.internal_data[11]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.00   83.08 v _340_/Y (INVx1_ASAP7_75t_R)
  13.67   96.75 v _385_/Y (AND3x1_ASAP7_75t_R)
  12.77  109.52 v _386_/Y (AO21x1_ASAP7_75t_R)
   0.08  109.60 v stage_vsstatus.internal_data[11]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         109.60   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  17.16   17.16 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  21.07   38.23 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   1.91   40.14 ^ stage_vsstatus.internal_data[11]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.59   38.55   clock reconvergence pessimism
  12.16   50.71   library hold time
          50.71   data required time
---------------------------------------------------------
          50.71   data required time
        -109.60   data arrival time
---------------------------------------------------------
          58.89   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
37.5869

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
38.5180

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1052.1830

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2947.8169

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
280.161997

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.18e-05   6.76e-07   4.84e-09   1.25e-05  29.8%
Combinational          5.17e-06   3.97e-06   1.92e-08   9.15e-06  21.9%
Clock                  1.38e-05   6.43e-06   2.51e-09   2.02e-05  48.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.08e-05   1.11e-05   2.65e-08   4.18e-05 100.0%
                          73.5%      26.4%       0.1%
