#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58c63c576750 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x58c63c5a8240_0 .var "clk", 0 0;
v0x58c63c5a8300_0 .net "instr_opcode", 5 0, L_0x58c63c5ba850;  1 drivers
v0x58c63c5a83c0_0 .var/i "passedTests", 31 0;
v0x58c63c5a8460_0 .net "prog_count", 31 0, L_0x58c63c5ba700;  1 drivers
v0x58c63c5a8520_0 .net "reg1_addr", 4 0, L_0x58c63c5ba8c0;  1 drivers
v0x58c63c5a85c0_0 .net "reg1_data", 31 0, L_0x58c63c5baa10;  1 drivers
v0x58c63c5a8660_0 .net "reg2_addr", 4 0, L_0x58c63c5bab10;  1 drivers
v0x58c63c5a8700_0 .net "reg2_data", 31 0, L_0x58c63c5babc0;  1 drivers
v0x58c63c5a87a0_0 .var "rst", 0 0;
v0x58c63c5a88d0_0 .var/i "totalTests", 31 0;
v0x58c63c5a8990_0 .net "write_reg_addr", 4 0, L_0x58c63c5bac80;  1 drivers
v0x58c63c5a8a50_0 .net "write_reg_data", 31 0, L_0x58c63c5bad90;  1 drivers
E_0x58c63c544320 .event negedge, v0x58c63c59f110_0;
E_0x58c63c544490 .event negedge, v0x58c63c5a4f00_0;
S_0x58c63c5752e0 .scope task, "test_case" "test_case" 2 76, 2 76 0, S_0x58c63c576750;
 .timescale -9 -12;
v0x58c63c563cd0_0 .var "instr_opcode_exp", 5 0;
v0x58c63c56d4b0_0 .var "prog_count_exp", 31 0;
v0x58c63c56bbe0_0 .var "reg1_addr_exp", 4 0;
v0x58c63c59dfe0_0 .var "reg1_data_exp", 31 0;
v0x58c63c59e0c0_0 .var "reg2_addr_exp", 4 0;
v0x58c63c59e1a0_0 .var "reg2_data_exp", 31 0;
v0x58c63c59e280_0 .var "write_reg_addr_exp", 4 0;
v0x58c63c59e360_0 .var "write_reg_data_exp", 31 0;
E_0x58c63c544980 .event posedge, v0x58c63c59f110_0;
TD_processor_tb.test_case ;
    %wait E_0x58c63c544980;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58c63c5a88d0_0, 0, 32;
    %load/vec4 v0x58c63c5a8460_0;
    %load/vec4 v0x58c63c56d4b0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x58c63c5a8300_0;
    %load/vec4 v0x58c63c563cd0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_0.7, 14;
    %load/vec4 v0x58c63c5a8520_0;
    %load/vec4 v0x58c63c56bbe0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.6, 13;
    %load/vec4 v0x58c63c5a85c0_0;
    %load/vec4 v0x58c63c59dfe0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.5, 12;
    %load/vec4 v0x58c63c5a8660_0;
    %load/vec4 v0x58c63c59e0c0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.4, 11;
    %load/vec4 v0x58c63c5a8700_0;
    %load/vec4 v0x58c63c59e1a0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x58c63c5a8990_0;
    %load/vec4 v0x58c63c59e280_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x58c63c5a8a50_0;
    %load/vec4 v0x58c63c59e360_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x58c63c5a83c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58c63c5a83c0_0, 0, 32;
    %vpi_call 2 99 "$display", "passed." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 101 "$display", "\012failed - expected: PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x58c63c56d4b0_0, v0x58c63c563cd0_0, v0x58c63c56bbe0_0, v0x58c63c59dfe0_0, v0x58c63c59e0c0_0, v0x58c63c59e1a0_0, v0x58c63c59e280_0, v0x58c63c59e360_0 {0 0 0};
    %vpi_call 2 103 "$display", "       - got     : PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x58c63c5a8460_0, v0x58c63c5a8300_0, v0x58c63c5a8520_0, v0x58c63c5a85c0_0, v0x58c63c5a8660_0, v0x58c63c5a8700_0, v0x58c63c5a8990_0, v0x58c63c5a8a50_0 {0 0 0};
T_0.1 ;
    %end;
S_0x58c63c5755d0 .scope module, "uut" "lab04" 2 46, 3 418 0, S_0x58c63c576750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x58c63c5ba640 .functor AND 1, v0x58c63c5a3b70_0, v0x58c63c5a2c40_0, C4<1>, C4<1>;
L_0x58c63c5ba700 .functor BUFZ 32, v0x58c63c5a59d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58c63c5ba850 .functor BUFZ 6, L_0x58c63c5b9e40, C4<000000>, C4<000000>, C4<000000>;
L_0x58c63c5ba8c0 .functor BUFZ 5, L_0x58c63c5b9d60, C4<00000>, C4<00000>, C4<00000>;
L_0x58c63c5baa10 .functor BUFZ 32, L_0x58c63c5a8d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58c63c5bab10 .functor BUFZ 5, L_0x58c63c5b9c30, C4<00000>, C4<00000>, C4<00000>;
L_0x58c63c5babc0 .functor BUFZ 32, L_0x58c63c5a9000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58c63c5bac80 .functor BUFZ 5, v0x58c63c59fec0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x58c63c5bad90 .functor BUFZ 32, v0x58c63c5a0490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58c63c5a5cf0_0 .net "PC", 31 0, L_0x58c63c5ba700;  alias, 1 drivers
v0x58c63c5a5df0_0 .net "PC_temp", 31 0, v0x58c63c5a59d0_0;  1 drivers
v0x58c63c5a5f00_0 .net "clk", 0 0, v0x58c63c5a8240_0;  1 drivers
v0x58c63c5a5fa0_0 .net "dst_addr", 4 0, L_0x58c63c5bac80;  alias, 1 drivers
v0x58c63c5a6060_0 .net "dst_addr_temp", 4 0, v0x58c63c59fec0_0;  1 drivers
v0x58c63c5a61c0_0 .net "dst_data", 31 0, L_0x58c63c5bad90;  alias, 1 drivers
v0x58c63c5a62a0_0 .net "dst_data_temp", 31 0, v0x58c63c5a0490_0;  1 drivers
v0x58c63c5a63b0_0 .net "opcode", 5 0, L_0x58c63c5ba850;  alias, 1 drivers
v0x58c63c5a6490_0 .net "opcode_temp", 5 0, L_0x58c63c5b9e40;  1 drivers
v0x58c63c5a6550_0 .net "rst", 0 0, v0x58c63c5a87a0_0;  1 drivers
v0x58c63c5a65f0_0 .net "s0", 31 0, v0x58c63c5a1470_0;  1 drivers
v0x58c63c5a66e0_0 .net "s1", 0 0, v0x58c63c5a3f70_0;  1 drivers
v0x58c63c5a67d0_0 .net "s10", 31 0, L_0x58c63c5ba510;  1 drivers
v0x58c63c5a6890_0 .net "s11", 4 0, L_0x58c63c5b9b60;  1 drivers
v0x58c63c5a6950_0 .net "s12", 5 0, L_0x58c63c5b99e0;  1 drivers
v0x58c63c5a69f0_0 .net "s13", 3 0, v0x58c63c5a19c0_0;  1 drivers
v0x58c63c5a6ae0_0 .net "s14", 31 0, v0x58c63c5a0c90_0;  1 drivers
v0x58c63c5a6bf0_0 .net "s15", 0 0, v0x58c63c5a2c40_0;  1 drivers
v0x58c63c5a6c90_0 .net "s16", 31 0, v0x58c63c5a2ad0_0;  1 drivers
v0x58c63c5a6d80_0 .net "s17", 31 0, L_0x58c63c5b94e0;  1 drivers
v0x58c63c5a6e90_0 .net "s18", 31 0, v0x58c63c5a2220_0;  1 drivers
v0x58c63c5a6f50_0 .net "s19", 0 0, L_0x58c63c5ba640;  1 drivers
v0x58c63c5a6ff0_0 .net "s2", 0 0, v0x58c63c5a3b70_0;  1 drivers
v0x58c63c5a7090_0 .net "s20", 31 0, v0x58c63c5a3300_0;  1 drivers
v0x58c63c5a7180_0 .net "s21", 7 0, L_0x58c63c5b9ee0;  1 drivers
v0x58c63c5a7220_0 .net "s22", 7 0, L_0x58c63c5b9190;  1 drivers
v0x58c63c5a72c0_0 .net "s23", 31 0, L_0x58c63c5b97e0;  1 drivers
v0x58c63c5a7360_0 .net "s3", 0 0, v0x58c63c5a3ce0_0;  1 drivers
v0x58c63c5a7450_0 .net "s4", 0 0, v0x58c63c5a3dd0_0;  1 drivers
v0x58c63c5a7540_0 .net "s5", 1 0, v0x58c63c5a39c0_0;  1 drivers
v0x58c63c5a7630_0 .net "s6", 0 0, v0x58c63c5a3ea0_0;  1 drivers
v0x58c63c5a7720_0 .net "s7", 0 0, v0x58c63c5a3aa0_0;  1 drivers
v0x58c63c5a7810_0 .net "s8", 0 0, v0x58c63c5a4040_0;  1 drivers
v0x58c63c5a7900_0 .net "s9", 15 0, L_0x58c63c5b98f0;  1 drivers
v0x58c63c5a79c0_0 .net "src1_addr", 4 0, L_0x58c63c5ba8c0;  alias, 1 drivers
v0x58c63c5a7a80_0 .net "src1_addr_temp", 4 0, L_0x58c63c5b9d60;  1 drivers
v0x58c63c5a7b40_0 .net "src1_out", 31 0, L_0x58c63c5baa10;  alias, 1 drivers
v0x58c63c5a7c00_0 .net "src1_out_temp", 31 0, L_0x58c63c5a8d30;  1 drivers
v0x58c63c5a7d10_0 .net "src2_addr", 4 0, L_0x58c63c5bab10;  alias, 1 drivers
v0x58c63c5a7df0_0 .net "src2_addr_temp", 4 0, L_0x58c63c5b9c30;  1 drivers
v0x58c63c5a7f00_0 .net "src2_out", 31 0, L_0x58c63c5babc0;  alias, 1 drivers
v0x58c63c5a7fe0_0 .net "src2_out_temp", 31 0, L_0x58c63c5a9000;  1 drivers
L_0x58c63c5b9190 .part v0x58c63c5a59d0_0, 2, 8;
L_0x58c63c5b98f0 .part L_0x58c63c5b97e0, 0, 16;
L_0x58c63c5b99e0 .part L_0x58c63c5b97e0, 0, 6;
L_0x58c63c5b9b60 .part L_0x58c63c5b97e0, 11, 5;
L_0x58c63c5b9c30 .part L_0x58c63c5b97e0, 16, 5;
L_0x58c63c5b9d60 .part L_0x58c63c5b97e0, 21, 5;
L_0x58c63c5b9e40 .part L_0x58c63c5b97e0, 26, 6;
L_0x58c63c5b9ee0 .part v0x58c63c5a2ad0_0, 0, 8;
S_0x58c63c575950 .scope module, "DIG_BitExtender_i9" "DIG_BitExtender" 3 561, 3 338 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x58c63c56bc80 .param/l "inputBits" 0 3 339, +C4<00000000000000000000000000010000>;
P_0x58c63c56bcc0 .param/l "outputBits" 0 3 340, +C4<00000000000000000000000000100000>;
v0x58c63c59e620_0 .net *"_ivl_1", 0 0, L_0x58c63c5b9fd0;  1 drivers
v0x58c63c59e720_0 .net *"_ivl_2", 15 0, L_0x58c63c5ba070;  1 drivers
v0x58c63c59e800_0 .net "in", 15 0, L_0x58c63c5b98f0;  alias, 1 drivers
v0x58c63c59e8c0_0 .net "out", 31 0, L_0x58c63c5ba510;  alias, 1 drivers
L_0x58c63c5b9fd0 .part L_0x58c63c5b98f0, 15, 1;
LS_0x58c63c5ba070_0_0 .concat [ 1 1 1 1], L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0;
LS_0x58c63c5ba070_0_4 .concat [ 1 1 1 1], L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0;
LS_0x58c63c5ba070_0_8 .concat [ 1 1 1 1], L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0;
LS_0x58c63c5ba070_0_12 .concat [ 1 1 1 1], L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0, L_0x58c63c5b9fd0;
L_0x58c63c5ba070 .concat [ 4 4 4 4], LS_0x58c63c5ba070_0_0, LS_0x58c63c5ba070_0_4, LS_0x58c63c5ba070_0_8, LS_0x58c63c5ba070_0_12;
L_0x58c63c5ba510 .concat [ 16 16 0 0], L_0x58c63c5b98f0, L_0x58c63c5ba070;
S_0x58c63c575cd0 .scope module, "DIG_RAMDualAccess_i7" "DIG_RAMDualAccess" 3 528, 3 210 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x58c63c576c30 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x58c63c576c70 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x58c63c5b97e0 .functor BUFZ 32, L_0x58c63c5b95d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58c63c59ec50_0 .net "1A", 7 0, L_0x58c63c5b9ee0;  alias, 1 drivers
v0x58c63c59ed30_0 .net "1D", 31 0, L_0x58c63c5b94e0;  alias, 1 drivers
v0x58c63c59ee10_0 .net "1Din", 31 0, L_0x58c63c5a9000;  alias, 1 drivers
v0x58c63c59ef00_0 .net "2A", 7 0, L_0x58c63c5b9190;  alias, 1 drivers
v0x58c63c59efe0_0 .net "2D", 31 0, L_0x58c63c5b97e0;  alias, 1 drivers
v0x58c63c59f110_0 .net "C", 0 0, v0x58c63c5a8240_0;  alias, 1 drivers
v0x58c63c59f1d0_0 .net *"_ivl_0", 31 0, L_0x58c63c5b9280;  1 drivers
v0x58c63c59f2b0_0 .net *"_ivl_10", 31 0, L_0x58c63c5b95d0;  1 drivers
v0x58c63c59f390_0 .net *"_ivl_12", 9 0, L_0x58c63c5b96a0;  1 drivers
L_0x7d277d648210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58c63c59f470_0 .net *"_ivl_15", 1 0, L_0x7d277d648210;  1 drivers
v0x58c63c59f550_0 .net *"_ivl_2", 9 0, L_0x58c63c5b9350;  1 drivers
L_0x7d277d6481c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58c63c59f630_0 .net *"_ivl_5", 1 0, L_0x7d277d6481c8;  1 drivers
o0x7d277d6914f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x58c63c59f710_0 name=_ivl_6
v0x58c63c59f7f0_0 .net "ld", 0 0, v0x58c63c5a3ce0_0;  alias, 1 drivers
v0x58c63c59f8b0 .array "memory", 255 0, 31 0;
v0x58c63c59f970_0 .net "str", 0 0, v0x58c63c5a3ea0_0;  alias, 1 drivers
L_0x58c63c5b9280 .array/port v0x58c63c59f8b0, L_0x58c63c5b9350;
L_0x58c63c5b9350 .concat [ 8 2 0 0], L_0x58c63c5b9ee0, L_0x7d277d6481c8;
L_0x58c63c5b94e0 .functor MUXZ 32, o0x7d277d6914f8, L_0x58c63c5b9280, v0x58c63c5a3ce0_0, C4<>;
L_0x58c63c5b95d0 .array/port v0x58c63c59f8b0, L_0x58c63c5b96a0;
L_0x58c63c5b96a0 .concat [ 8 2 0 0], L_0x58c63c5b9190, L_0x7d277d648210;
S_0x58c63c576050 .scope module, "Mux_2x1_NBits_i10" "Mux_2x1_NBits" 3 568, 3 191 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x58c63c59fb30 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x58c63c59fce0_0 .net "in_0", 4 0, L_0x58c63c5b9c30;  alias, 1 drivers
v0x58c63c59fde0_0 .net "in_1", 4 0, L_0x58c63c5b9b60;  alias, 1 drivers
v0x58c63c59fec0_0 .var "out", 4 0;
v0x58c63c59ffb0_0 .net "sel", 0 0, v0x58c63c5a3f70_0;  alias, 1 drivers
E_0x58c63c503570 .event anyedge, v0x58c63c59ffb0_0, v0x58c63c59fce0_0, v0x58c63c59fde0_0;
S_0x58c63c5763d0 .scope module, "Mux_2x1_NBits_i12" "Mux_2x1_NBits" 3 583, 3 191 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x58c63c5a0190 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x58c63c5a02a0_0 .net "in_0", 31 0, v0x58c63c5a2ad0_0;  alias, 1 drivers
v0x58c63c5a03a0_0 .net "in_1", 31 0, L_0x58c63c5b94e0;  alias, 1 drivers
v0x58c63c5a0490_0 .var "out", 31 0;
v0x58c63c5a0560_0 .net "sel", 0 0, v0x58c63c5a3dd0_0;  alias, 1 drivers
E_0x58c63c5849b0 .event anyedge, v0x58c63c5a0560_0, v0x58c63c5a02a0_0, v0x58c63c59ed30_0;
S_0x58c63c5a06f0 .scope module, "Mux_2x1_NBits_i4" "Mux_2x1_NBits" 3 501, 3 191 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x58c63c5a0920 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x58c63c5a0ab0_0 .net "in_0", 31 0, L_0x58c63c5a9000;  alias, 1 drivers
v0x58c63c5a0bc0_0 .net "in_1", 31 0, L_0x58c63c5ba510;  alias, 1 drivers
v0x58c63c5a0c90_0 .var "out", 31 0;
v0x58c63c5a0d60_0 .net "sel", 0 0, v0x58c63c5a3aa0_0;  alias, 1 drivers
E_0x58c63c5a0a30 .event anyedge, v0x58c63c5a0d60_0, v0x58c63c59ee10_0, v0x58c63c59e8c0_0;
S_0x58c63c5a0ef0 .scope module, "Mux_2x1_NBits_i5" "Mux_2x1_NBits" 3 510, 3 191 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x58c63c5a10d0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x58c63c5a1290_0 .net "in_0", 31 0, v0x58c63c5a2220_0;  alias, 1 drivers
v0x58c63c5a1390_0 .net "in_1", 31 0, v0x58c63c5a3300_0;  alias, 1 drivers
v0x58c63c5a1470_0 .var "out", 31 0;
v0x58c63c5a1560_0 .net "sel", 0 0, L_0x58c63c5ba640;  alias, 1 drivers
E_0x58c63c5a1210 .event anyedge, v0x58c63c5a1560_0, v0x58c63c5a1290_0, v0x58c63c5a1390_0;
S_0x58c63c5a16f0 .scope module, "alu_control_i11" "alu_control" 3 575, 3 389 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x58c63c5a19c0_0 .var "alu_control", 3 0;
v0x58c63c5a1ac0_0 .net "alu_op", 1 0, v0x58c63c5a39c0_0;  alias, 1 drivers
v0x58c63c5a1ba0_0 .net "funct", 5 0, L_0x58c63c5b99e0;  alias, 1 drivers
E_0x58c63c5a1940 .event anyedge, v0x58c63c5a1ac0_0, v0x58c63c5a1ba0_0;
S_0x58c63c5a1ce0 .scope module, "alu_i2" "alu" 3 483, 3 155 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
L_0x7d277d648138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x58c63c5a1f50_0 .net "A", 31 0, L_0x7d277d648138;  1 drivers
v0x58c63c5a2050_0 .net "B", 31 0, v0x58c63c5a59d0_0;  alias, 1 drivers
L_0x7d277d6480f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x58c63c5a2130_0 .net "alu_control", 3 0, L_0x7d277d6480f0;  1 drivers
v0x58c63c5a2220_0 .var "result", 31 0;
v0x58c63c5a2310_0 .var "temp", 31 0;
v0x58c63c5a2420_0 .var "zero", 0 0;
E_0x58c63c5a1ef0 .event anyedge, v0x58c63c5a2050_0, v0x58c63c5a1f50_0, v0x58c63c5a2130_0;
S_0x58c63c5a2580 .scope module, "alu_i3" "alu" 3 491, 3 155 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x58c63c5a27e0_0 .net "A", 31 0, L_0x58c63c5a8d30;  alias, 1 drivers
v0x58c63c5a28e0_0 .net "B", 31 0, v0x58c63c5a0c90_0;  alias, 1 drivers
v0x58c63c5a29d0_0 .net "alu_control", 3 0, v0x58c63c5a19c0_0;  alias, 1 drivers
v0x58c63c5a2ad0_0 .var "result", 31 0;
v0x58c63c5a2ba0_0 .var "temp", 31 0;
v0x58c63c5a2c40_0 .var "zero", 0 0;
E_0x58c63c5a2760 .event anyedge, v0x58c63c5a0c90_0, v0x58c63c5a27e0_0, v0x58c63c5a19c0_0;
S_0x58c63c5a2da0 .scope module, "alu_i6" "alu" 3 517, 3 155 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x58c63c5a3000_0 .net "A", 31 0, v0x58c63c5a2220_0;  alias, 1 drivers
v0x58c63c5a3130_0 .net "B", 31 0, L_0x58c63c5ba510;  alias, 1 drivers
L_0x7d277d648180 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x58c63c5a3240_0 .net "alu_control", 3 0, L_0x7d277d648180;  1 drivers
v0x58c63c5a3300_0 .var "result", 31 0;
v0x58c63c5a33c0_0 .var "temp", 31 0;
v0x58c63c5a34d0_0 .var "zero", 0 0;
E_0x58c63c5a2f80 .event anyedge, v0x58c63c59e8c0_0, v0x58c63c5a1290_0, v0x58c63c5a3240_0;
S_0x58c63c5a3630 .scope module, "control_unit_i8" "control_unit" 3 546, 3 269 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x58c63c5a39c0_0 .var "alu_op", 1 0;
v0x58c63c5a3aa0_0 .var "alu_src", 0 0;
v0x58c63c5a3b70_0 .var "branch", 0 0;
v0x58c63c5a3c40_0 .net "instr_op", 5 0, L_0x58c63c5b9e40;  alias, 1 drivers
v0x58c63c5a3ce0_0 .var "mem_read", 0 0;
v0x58c63c5a3dd0_0 .var "mem_to_reg", 0 0;
v0x58c63c5a3ea0_0 .var "mem_write", 0 0;
v0x58c63c5a3f70_0 .var "reg_dst", 0 0;
v0x58c63c5a4040_0 .var "reg_write", 0 0;
E_0x58c63c5a3940 .event anyedge, v0x58c63c5a3c40_0;
S_0x58c63c5a4230 .scope module, "cpu_registers_i1" "cpu_registers" 3 471, 3 81 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x58c63c5a8d30 .functor BUFZ 32, L_0x58c63c5a8af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x58c63c5a9000 .functor BUFZ 32, L_0x58c63c5a8df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x58c63c5a44f0 .array "RFILE", 0 31, 31 0;
v0x58c63c5a45d0_0 .net *"_ivl_0", 31 0, L_0x58c63c5a8af0;  1 drivers
v0x58c63c5a46b0_0 .net *"_ivl_10", 6 0, L_0x58c63c5a8e90;  1 drivers
L_0x7d277d6480a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58c63c5a47a0_0 .net *"_ivl_13", 1 0, L_0x7d277d6480a8;  1 drivers
v0x58c63c5a4880_0 .net *"_ivl_2", 6 0, L_0x58c63c5a8bf0;  1 drivers
L_0x7d277d648060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58c63c5a49b0_0 .net *"_ivl_5", 1 0, L_0x7d277d648060;  1 drivers
v0x58c63c5a4a90_0 .net *"_ivl_8", 31 0, L_0x58c63c5a8df0;  1 drivers
v0x58c63c5a4b70_0 .net "clk", 0 0, v0x58c63c5a8240_0;  alias, 1 drivers
v0x58c63c5a4c10_0 .net "data_in", 31 0, v0x58c63c5a0490_0;  alias, 1 drivers
v0x58c63c5a4d70_0 .net "dst_addr", 4 0, v0x58c63c59fec0_0;  alias, 1 drivers
v0x58c63c5a4e40_0 .var/i "i", 31 0;
v0x58c63c5a4f00_0 .net "rst", 0 0, v0x58c63c5a87a0_0;  alias, 1 drivers
v0x58c63c5a4fc0_0 .net "src1_addr", 4 0, L_0x58c63c5b9d60;  alias, 1 drivers
v0x58c63c5a50a0_0 .net "src1_out", 31 0, L_0x58c63c5a8d30;  alias, 1 drivers
v0x58c63c5a5190_0 .net "src2_addr", 4 0, L_0x58c63c5b9c30;  alias, 1 drivers
v0x58c63c5a5260_0 .net "src2_out", 31 0, L_0x58c63c5a9000;  alias, 1 drivers
v0x58c63c5a5300_0 .net "write_en", 0 0, v0x58c63c5a4040_0;  alias, 1 drivers
L_0x58c63c5a8af0 .array/port v0x58c63c5a44f0, L_0x58c63c5a8bf0;
L_0x58c63c5a8bf0 .concat [ 5 2 0 0], L_0x58c63c5b9d60, L_0x7d277d648060;
L_0x58c63c5a8df0 .array/port v0x58c63c5a44f0, L_0x58c63c5a8e90;
L_0x58c63c5a8e90 .concat [ 5 2 0 0], L_0x58c63c5b9c30, L_0x7d277d6480a8;
S_0x58c63c5a54f0 .scope module, "gen_register_i0" "gen_register" 3 463, 3 29 0, S_0x58c63c5755d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x58c63c5a5680 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x58c63c5a5800_0 .net "clk", 0 0, v0x58c63c5a8240_0;  alias, 1 drivers
v0x58c63c5a5910_0 .net "data_in", 31 0, v0x58c63c5a1470_0;  alias, 1 drivers
v0x58c63c5a59d0_0 .var "data_out", 31 0;
v0x58c63c5a5ad0_0 .net "rst", 0 0, v0x58c63c5a87a0_0;  alias, 1 drivers
L_0x7d277d648018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x58c63c5a5ba0_0 .net "write_en", 0 0, L_0x7d277d648018;  1 drivers
E_0x58c63c5a5780 .event posedge, v0x58c63c59f110_0, v0x58c63c5a4f00_0;
    .scope S_0x58c63c5a54f0;
T_1 ;
    %wait E_0x58c63c5a5780;
    %load/vec4 v0x58c63c5a5ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x58c63c5a59d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x58c63c5a5800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x58c63c5a5ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x58c63c5a5910_0;
    %assign/vec4 v0x58c63c5a59d0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x58c63c5a4230;
T_2 ;
    %wait E_0x58c63c544980;
    %load/vec4 v0x58c63c5a4f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a4e40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x58c63c5a4e40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x58c63c5a4e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58c63c5a44f0, 0, 4;
    %load/vec4 v0x58c63c5a4e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x58c63c5a4e40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x58c63c5a5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x58c63c5a4c10_0;
    %load/vec4 v0x58c63c5a4d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58c63c5a44f0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x58c63c5a1ce0;
T_3 ;
    %wait E_0x58c63c5a1ef0;
    %load/vec4 v0x58c63c5a2130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a2310_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x58c63c5a1f50_0;
    %load/vec4 v0x58c63c5a2050_0;
    %and;
    %store/vec4 v0x58c63c5a2220_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x58c63c5a1f50_0;
    %load/vec4 v0x58c63c5a2050_0;
    %or;
    %store/vec4 v0x58c63c5a2220_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x58c63c5a1f50_0;
    %load/vec4 v0x58c63c5a2050_0;
    %add;
    %store/vec4 v0x58c63c5a2220_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x58c63c5a1f50_0;
    %load/vec4 v0x58c63c5a2050_0;
    %sub;
    %store/vec4 v0x58c63c5a2220_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x58c63c5a1f50_0;
    %load/vec4 v0x58c63c5a2050_0;
    %or;
    %inv;
    %store/vec4 v0x58c63c5a2220_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x58c63c5a1f50_0;
    %load/vec4 v0x58c63c5a2050_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x58c63c5a2220_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x58c63c5a2220_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x58c63c5a2420_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x58c63c5a2580;
T_4 ;
    %wait E_0x58c63c5a2760;
    %load/vec4 v0x58c63c5a29d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a2ba0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x58c63c5a27e0_0;
    %load/vec4 v0x58c63c5a28e0_0;
    %and;
    %store/vec4 v0x58c63c5a2ad0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x58c63c5a27e0_0;
    %load/vec4 v0x58c63c5a28e0_0;
    %or;
    %store/vec4 v0x58c63c5a2ad0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x58c63c5a27e0_0;
    %load/vec4 v0x58c63c5a28e0_0;
    %add;
    %store/vec4 v0x58c63c5a2ad0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x58c63c5a27e0_0;
    %load/vec4 v0x58c63c5a28e0_0;
    %sub;
    %store/vec4 v0x58c63c5a2ad0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x58c63c5a27e0_0;
    %load/vec4 v0x58c63c5a28e0_0;
    %or;
    %inv;
    %store/vec4 v0x58c63c5a2ad0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x58c63c5a27e0_0;
    %load/vec4 v0x58c63c5a28e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x58c63c5a2ad0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x58c63c5a2ad0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v0x58c63c5a2c40_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x58c63c5a06f0;
T_5 ;
    %wait E_0x58c63c5a0a30;
    %load/vec4 v0x58c63c5a0d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a0c90_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x58c63c5a0ab0_0;
    %store/vec4 v0x58c63c5a0c90_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x58c63c5a0bc0_0;
    %store/vec4 v0x58c63c5a0c90_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x58c63c5a0ef0;
T_6 ;
    %wait E_0x58c63c5a1210;
    %load/vec4 v0x58c63c5a1560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a1470_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x58c63c5a1290_0;
    %store/vec4 v0x58c63c5a1470_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x58c63c5a1390_0;
    %store/vec4 v0x58c63c5a1470_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x58c63c5a2da0;
T_7 ;
    %wait E_0x58c63c5a2f80;
    %load/vec4 v0x58c63c5a3240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a33c0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x58c63c5a3000_0;
    %load/vec4 v0x58c63c5a3130_0;
    %and;
    %store/vec4 v0x58c63c5a3300_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x58c63c5a3000_0;
    %load/vec4 v0x58c63c5a3130_0;
    %or;
    %store/vec4 v0x58c63c5a3300_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x58c63c5a3000_0;
    %load/vec4 v0x58c63c5a3130_0;
    %add;
    %store/vec4 v0x58c63c5a3300_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x58c63c5a3000_0;
    %load/vec4 v0x58c63c5a3130_0;
    %sub;
    %store/vec4 v0x58c63c5a3300_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x58c63c5a3000_0;
    %load/vec4 v0x58c63c5a3130_0;
    %or;
    %inv;
    %store/vec4 v0x58c63c5a3300_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x58c63c5a3000_0;
    %load/vec4 v0x58c63c5a3130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x58c63c5a3300_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x58c63c5a3300_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x58c63c5a34d0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x58c63c575cd0;
T_8 ;
    %wait E_0x58c63c544980;
    %load/vec4 v0x58c63c59f970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x58c63c59ee10_0;
    %load/vec4 v0x58c63c59ec50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58c63c59f8b0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x58c63c5a3630;
T_9 ;
    %wait E_0x58c63c5a3940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58c63c5a39c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a4040_0, 0, 1;
    %load/vec4 v0x58c63c5a3c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a3b70_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a4040_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58c63c5a39c0_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a4040_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a4040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3ce0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3ea0_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a3b70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58c63c5a39c0_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x58c63c576050;
T_10 ;
    %wait E_0x58c63c503570;
    %load/vec4 v0x58c63c59ffb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58c63c59fec0_0, 0, 5;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x58c63c59fce0_0;
    %store/vec4 v0x58c63c59fec0_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x58c63c59fde0_0;
    %store/vec4 v0x58c63c59fec0_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x58c63c5a16f0;
T_11 ;
    %wait E_0x58c63c5a1940;
    %load/vec4 v0x58c63c5a1ac0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x58c63c5a1ac0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x58c63c5a1ba0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x58c63c5a19c0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x58c63c5763d0;
T_12 ;
    %wait E_0x58c63c5849b0;
    %load/vec4 v0x58c63c5a0560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a0490_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x58c63c5a02a0_0;
    %store/vec4 v0x58c63c5a0490_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x58c63c5a03a0_0;
    %store/vec4 v0x58c63c5a0490_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x58c63c576750;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a83c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c5a88d0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x58c63c576750;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x58c63c576750;
T_15 ;
    %vpi_call 2 43 "$readmemb", "init.coe", v0x58c63c59f8b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x58c63c576750;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a8240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a87a0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a8240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58c63c5a87a0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a87a0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58c63c5a8240_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x58c63c5a8240_0;
    %inv;
    %store/vec4 v0x58c63c5a8240_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x58c63c576750;
T_17 ;
    %wait E_0x58c63c544490;
    %wait E_0x58c63c544320;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 115 "$write", "Test Case %0d: lw $v0 31($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 118 "$write", "Test Case %0d: add $v1 $v0 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 121 "$write", "Test Case %0d: sw $v1 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 124 "$write", "Test Case %0d: sub $a0 $v1 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 127 "$write", "Test Case %0d: addi $a1 $v1 12...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 130 "$write", "Test Case %0d: and $a2 $a1 $v1...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 133 "$write", "Test Case %0d: or $a3 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 136 "$write", "Test Case %0d: nor $t0 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 139 "$write", "Test Case %0d: slt $a2 $a1 $a0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 142 "$write", "Test Case %0d: beq $a2 $zero -8...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x58c63c5a88d0_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$write", "Test Case %0d: lw $t0 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x58c63c56d4b0_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x58c63c563cd0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x58c63c56bbe0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58c63c59dfe0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x58c63c59e0c0_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x58c63c59e1a0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x58c63c59e280_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x58c63c59e360_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x58c63c5752e0;
    %join;
    %vpi_call 2 148 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 149 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x58c63c5a83c0_0, v0x58c63c5a88d0_0 {0 0 0};
    %vpi_call 2 150 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab04_tb.v";
    "lab04.v";
