EESchema Schematic File Version 2
LIBS:pbv2_mass_test_adapter_active-rescue
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:microzed
LIBS:pbv2_mass_test_adapter_active-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 16 31
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2000 1300 1550 850 
U 5A1EC009
F0 "BaseBoardConnectorA" 60
F1 "BaseBoardConnector.sch" 60
F2 "VIN" I L 2000 1400 60 
F3 "VIN_RTN" O L 2000 1500 60 
F4 "HV_IN" I L 2000 1700 60 
F5 "HV_IN_RTN" O L 2000 1800 60 
F6 "SDA[0..8]" B L 2000 1950 60 
F7 "HV_OUT[0..8]" I R 3550 1700 60 
F8 "HV_OUT_RTN[0..8]" O R 3550 1800 60 
F9 "SCL[0..8]" B L 2000 2050 60 
F10 "VOUT[0..8]" I R 3550 1400 60 
F11 "VOUT_RTN[0..8]" O R 3550 1500 60 
$EndSheet
Text Label 3700 1400 0    60   ~ 0
VOUTa[0..8]
Text Label 3700 1500 0    60   ~ 0
VOUT_RTNa[0..8]
Text Label 3700 1700 0    60   ~ 0
HV_OUTa[0..8]
Text Label 3700 1800 0    60   ~ 0
HV_OUT_RTNa[0..8]
Text Label 1850 1950 2    60   ~ 0
SDAa[0..8]
Text Label 1850 2050 2    60   ~ 0
SCLa[0..8]
Text Label 1850 1400 2    60   ~ 0
VIN
Text Label 1850 1500 2    60   ~ 0
VIN_RTN
Text Label 1850 1700 2    60   ~ 0
HV_IN
Text Label 1850 1800 2    60   ~ 0
HV_IN_RTN
$Sheet
S 2000 2400 1550 850 
U 5A1F0EBF
F0 "BaseBoardConnectorB" 60
F1 "BaseBoardConnector.sch" 60
F2 "VIN" I L 2000 2500 60 
F3 "VIN_RTN" O L 2000 2600 60 
F4 "HV_IN" I L 2000 2800 60 
F5 "HV_IN_RTN" O L 2000 2900 60 
F6 "SDA[0..8]" B L 2000 3050 60 
F7 "HV_OUT[0..8]" I R 3550 2800 60 
F8 "HV_OUT_RTN[0..8]" O R 3550 2900 60 
F9 "SCL[0..8]" B L 2000 3150 60 
F10 "VOUT[0..8]" I R 3550 2500 60 
F11 "VOUT_RTN[0..8]" O R 3550 2600 60 
$EndSheet
Text Label 3700 2500 0    60   ~ 0
VOUTb[0..8]
Text Label 3700 2600 0    60   ~ 0
VOUT_RTNb[0..8]
Text Label 3700 2800 0    60   ~ 0
HV_OUTb[0..8]
Text Label 3700 2900 0    60   ~ 0
HV_OUT_RTNb[0..8]
Text Label 1850 3050 2    60   ~ 0
SDAb[0..8]
Text Label 1850 3150 2    60   ~ 0
SCLb[0..8]
Text Label 1850 2500 2    60   ~ 0
VOUT
Text Label 1850 2600 2    60   ~ 0
VOUT_RTN
Text Label 1850 2800 2    60   ~ 0
HV_IN
Text Label 1850 2900 2    60   ~ 0
HV_IN_RTN
$Sheet
S 2000 3500 1550 850 
U 5A1F16D7
F0 "BaseBoardConnectorC" 60
F1 "BaseBoardConnector.sch" 60
F2 "VIN" I L 2000 3600 60 
F3 "VIN_RTN" O L 2000 3700 60 
F4 "HV_IN" I L 2000 3900 60 
F5 "HV_IN_RTN" O L 2000 4000 60 
F6 "SDA[0..8]" B L 2000 4150 60 
F7 "HV_OUT[0..8]" I R 3550 3900 60 
F8 "HV_OUT_RTN[0..8]" O R 3550 4000 60 
F9 "SCL[0..8]" B L 2000 4250 60 
F10 "VOUT[0..8]" I R 3550 3600 60 
F11 "VOUT_RTN[0..8]" O R 3550 3700 60 
$EndSheet
Text Label 3700 3600 0    60   ~ 0
VOUTc[0..8]
Text Label 3700 3700 0    60   ~ 0
VOUT_RTNc[0..8]
Text Label 3700 3900 0    60   ~ 0
HV_OUTc[0..8]
Text Label 3700 4000 0    60   ~ 0
HV_OUT_RTNc[0..8]
Text Label 1850 4150 2    60   ~ 0
SDAc[0..8]
Text Label 1850 4250 2    60   ~ 0
SCLc[0..8]
Text Label 1850 3600 2    60   ~ 0
VOUT
Text Label 1850 3700 2    60   ~ 0
VOUT_RTN
Text Label 1850 3900 2    60   ~ 0
HV_IN
Text Label 1850 4000 2    60   ~ 0
HV_IN_RTN
Text HLabel 10250 6200 0    60   Input ~ 0
VIN
Text HLabel 10250 6300 0    60   Output ~ 0
VIN_RTN
Text HLabel 11000 6200 0    60   Input ~ 0
HV_IN
Text HLabel 11000 6300 0    60   Output ~ 0
HV_IN_RTN
Wire Bus Line
	3550 1400 3700 1400
Wire Bus Line
	3550 1500 3700 1500
Wire Bus Line
	3550 1700 3700 1700
Wire Bus Line
	3550 1800 3700 1800
Wire Bus Line
	2000 2050 1850 2050
Wire Bus Line
	2000 1950 1850 1950
Wire Wire Line
	2000 1800 1850 1800
Wire Wire Line
	2000 1700 1850 1700
Wire Wire Line
	2000 1500 1850 1500
Wire Wire Line
	2000 1400 1850 1400
Wire Bus Line
	3550 2500 3700 2500
Wire Bus Line
	3550 2600 3700 2600
Wire Bus Line
	3550 2800 3700 2800
Wire Bus Line
	3550 2900 3700 2900
Wire Bus Line
	2000 3150 1850 3150
Wire Bus Line
	2000 3050 1850 3050
Wire Wire Line
	2000 2900 1850 2900
Wire Wire Line
	2000 2800 1850 2800
Wire Wire Line
	2000 2600 1850 2600
Wire Wire Line
	2000 2500 1850 2500
Wire Bus Line
	3550 3600 3700 3600
Wire Bus Line
	3550 3700 3700 3700
Wire Bus Line
	3550 3900 3700 3900
Wire Bus Line
	3550 4000 3700 4000
Wire Bus Line
	2000 4250 1850 4250
Wire Bus Line
	2000 4150 1850 4150
Wire Wire Line
	2000 4000 1850 4000
Wire Wire Line
	2000 3900 1850 3900
Wire Wire Line
	2000 3700 1850 3700
Wire Wire Line
	2000 3600 1850 3600
Wire Bus Line
	5800 4400 5900 4400
Text HLabel 5600 900  0    60   Input ~ 0
VOUT[0..26]
Text Label 7000 900  0    60   ~ 0
VOUTa[0..8]
Text Label 7000 1000 0    60   ~ 0
VOUTb[0..8]
Text Label 7000 1100 0    60   ~ 0
VOUTc[0..8]
Wire Bus Line
	5600 900  5700 900 
Wire Bus Line
	6900 900  7000 900 
Wire Bus Line
	6900 1000 7000 1000
Wire Bus Line
	6900 1100 7000 1100
$Sheet
S 5700 800  1200 400 
U 5A21DAAB
F0 "SheetBBCPatch3_VOUT" 60
F1 "BBCPatch3.sch" 60
F2 "SIG[0..26]" B L 5700 900 60 
F3 "SIGa[0..8]" B R 6900 900 60 
F4 "SIGb[0..8]" B R 6900 1000 60 
F5 "SIGc[0..8]" B R 6900 1100 60 
$EndSheet
Text HLabel 5600 1500 0    60   Output ~ 0
VOUT_RTN[0..26]
Text Label 7000 1500 0    60   ~ 0
VOUT_RTNa[0..8]
Text Label 7000 1600 0    60   ~ 0
VOUT_RTNb[0..8]
Text Label 7000 1700 0    60   ~ 0
VOUT_RTNc[0..8]
Wire Bus Line
	5600 1500 5700 1500
Wire Bus Line
	6900 1500 7000 1500
Wire Bus Line
	6900 1600 7000 1600
Wire Bus Line
	6900 1700 7000 1700
$Sheet
S 5700 1400 1200 400 
U 5A1D43DB
F0 "SheetBBCPatch3_VOUT_RTN" 60
F1 "BBCPatch3.sch" 60
F2 "SIG[0..26]" B L 5700 1500 60 
F3 "SIGa[0..8]" B R 6900 1500 60 
F4 "SIGb[0..8]" B R 6900 1600 60 
F5 "SIGc[0..8]" B R 6900 1700 60 
$EndSheet
Text HLabel 5600 2200 0    60   Input ~ 0
HV_OUT[0..26]
Text Label 7000 2200 0    60   ~ 0
HV_OUTa[0..8]
Text Label 7000 2300 0    60   ~ 0
HV_OUTb[0..8]
Text Label 7000 2400 0    60   ~ 0
HV_OUTc[0..8]
Wire Bus Line
	6900 2200 7000 2200
Wire Bus Line
	6900 2300 7000 2300
Wire Bus Line
	6900 2400 7000 2400
$Sheet
S 5700 2100 1200 400 
U 5A1D52B0
F0 "SheetBBCPatch3_HV_OUT" 60
F1 "BBCPatch3.sch" 60
F2 "SIG[0..26]" B L 5700 2200 60 
F3 "SIGa[0..8]" B R 6900 2200 60 
F4 "SIGb[0..8]" B R 6900 2300 60 
F5 "SIGc[0..8]" B R 6900 2400 60 
$EndSheet
Text HLabel 5600 2800 0    60   Output ~ 0
HV_OUT_RTN[0..26]
Text Label 7000 2800 0    60   ~ 0
HV_OUT_RTNa[0..8]
Text Label 7000 2900 0    60   ~ 0
HV_OUT_RTNb[0..8]
Text Label 7000 3000 0    60   ~ 0
HV_OUT_RTNc[0..8]
Wire Bus Line
	5600 2800 5700 2800
Wire Bus Line
	6900 2800 7000 2800
Wire Bus Line
	6900 2900 7000 2900
Wire Bus Line
	6900 3000 7000 3000
$Sheet
S 5700 2700 1200 400 
U 5A1D5B75
F0 "SheetBBCPatch3_HV_OUT_RTN" 60
F1 "BBCPatch3.sch" 60
F2 "SIG[0..26]" B L 5700 2800 60 
F3 "SIGa[0..8]" B R 6900 2800 60 
F4 "SIGb[0..8]" B R 6900 2900 60 
F5 "SIGc[0..8]" B R 6900 3000 60 
$EndSheet
Text HLabel 5600 3500 0    60   BiDi ~ 0
SCL[0..26]
Text Label 7000 3500 0    60   ~ 0
SCLa[0..8]
Text Label 7000 3600 0    60   ~ 0
SCLb[0..8]
Text Label 7000 3700 0    60   ~ 0
SCLc[0..8]
Wire Bus Line
	5600 3500 5700 3500
Wire Bus Line
	6900 3500 7000 3500
Wire Bus Line
	6900 3600 7000 3600
Wire Bus Line
	6900 3700 7000 3700
$Sheet
S 5700 3400 1200 400 
U 5A1D71CA
F0 "SheetBBCPatch3_SCL" 60
F1 "BBCPatch3.sch" 60
F2 "SIG[0..26]" B L 5700 3500 60 
F3 "SIGa[0..8]" B R 6900 3500 60 
F4 "SIGb[0..8]" B R 6900 3600 60 
F5 "SIGc[0..8]" B R 6900 3700 60 
$EndSheet
Text HLabel 5600 4100 0    60   BiDi ~ 0
SDA[0..26]
Text Label 7000 4100 0    60   ~ 0
SDAa[0..8]
Text Label 7000 4200 0    60   ~ 0
SDAb[0..8]
Text Label 7000 4300 0    60   ~ 0
SDAc[0..8]
Wire Bus Line
	5600 4100 5700 4100
Wire Bus Line
	6900 4100 7000 4100
Wire Bus Line
	6900 4200 7000 4200
Wire Bus Line
	6900 4300 7000 4300
$Sheet
S 5700 4000 1200 400 
U 5A1D71D8
F0 "SheetBBCPatch3_SDA" 60
F1 "BBCPatch3.sch" 60
F2 "SIG[0..26]" B L 5700 4100 60 
F3 "SIGa[0..8]" B R 6900 4100 60 
F4 "SIGb[0..8]" B R 6900 4200 60 
F5 "SIGc[0..8]" B R 6900 4300 60 
$EndSheet
Wire Bus Line
	5700 2200 5600 2200
$EndSCHEMATC
