# vsim -c -classdebug -msgmode both -do "run -a; quit" optimized_debug_top_tb 
# Start time: 23:28:31 on Apr 21,2023
# //  Questa Sim
# //  Version 2022.2_1 linux May 19 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.i2c_if(fast)
# Loading work.operation(fast)
# Loading work.wb_if(fast)
# Loading work.ncsu_pkg(fast)
# Loading work.i2c_pkg(fast)
# Loading work.wb_pkg(fast)
# Loading work.i2cmb_env_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.i2c_if_sv_unit(fast)
# Loading work.i2c_if(fast__2)
# Loading work.wb_if(fast__2)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
# run -a
# ----------------------------------------------------------------
# //  NCSU Package 
# //  Version 1.0a
# ----------------------------------------------------------------
# 
# 
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.p0_wb_agent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.p0_wb_agent.coverage_wb called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.p0_wb_agent.monitor called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.p1_i2c_agent.driver called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.p1_i2c_agent.coverage_i2c called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.p1_i2c_agent.monitor called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.pred called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.scbd called
# NCSU_INFO:Time                    0:ncsu_component::build():  of test_bench.env.coverage called
# test 
# ****************************************************************************
# Assignment 1 : Writing 0-31 inside the i2c
# ****************************************************************************
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# 
# ****************************************************************************
# Assignment 2 : Read 32 values from the i2c_bus
#  return: incrementing value form 100 to 131
# ****************************************************************************
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# 
# ****************************************************************************
# Assignment 3 Alternate write then read
# ****************************************************************************
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# test_bench.env.scbd ==============DUT Transaction PASSED!!==============
# ****************************************************************************
# ****************************************************************************
# **************************SIMULATION HAS FINISHED***************************
# ****************************************************************************
# ****************************************************************************
# gen run complete 
# ** Note: $finish    : ../testbench/top.sv(153)
#    Time: 30996165 ns  Iteration: 1  Instance: /top
# End time: 23:28:38 on Apr 21,2023, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
