 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:31:43 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U_register_file/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][5]/Q (SDFFRQX1M)          0.52      12.52 r
  U_register_file/register1[5] (register_file_test_1)     0.00      12.52 r
  U_ALU/B[5] (ALU_test_1)                                 0.00      12.52 r
  U_ALU/U70/Y (INVXLM)                                    0.30      12.81 f
  U_ALU/U91/Y (NAND3XLM)                                  0.20      13.02 r
  U_ALU/U92/Y (NOR2XLM)                                   0.10      13.12 f
  U_ALU/U93/Y (NAND2XLM)                                  0.12      13.24 r
  U_ALU/U94/Y (NOR2XLM)                                   0.10      13.34 f
  U_ALU/U95/Y (AOI21BXLM)                                 0.21      13.54 f
  U_ALU/U96/Y (OAI21XLM)                                  0.11      13.65 r
  U_ALU/U133/Y (OAI21XLM)                                 0.20      13.85 f
  U_ALU/U134/Y (AOI222XLM)                                0.50      14.35 r
  U_ALU/U135/Y (OAI21XLM)                                 0.19      14.55 f
  U_ALU/U138/Y (AOI221XLM)                                0.53      15.07 r
  U_ALU/U139/Y (INVXLM)                                   0.16      15.24 f
  U_ALU/U143/Y (AOI221XLM)                                0.30      15.54 r
  U_ALU/U144/Y (XOR2XLM)                                  0.19      15.73 f
  U_ALU/U146/Y (AOI222XLM)                                0.55      16.28 r
  U_ALU/U147/Y (AO21XLM)                                  0.22      16.50 r
  U_ALU/U24/Y (OAI211XLM)                                 0.32      16.82 f
  U_ALU/U159/Y (OAI31XLM)                                 0.52      17.34 r
  U_ALU/U161/Y (AOI22XLM)                                 0.27      17.61 f
  U_ALU/U171/CO (ADDFXLM)                                 0.41      18.02 f
  U_ALU/U19/Y (AOI222XLM)                                 0.45      18.47 r
  U_ALU/U164/Y (OAI21XLM)                                 0.19      18.66 f
  U_ALU/U166/Y (AOI221XLM)                                0.53      19.20 r
  U_ALU/U167/Y (INVXLM)                                   0.26      19.45 f
  U_ALU/U176/Y (OAI31XLM)                                 0.44      19.90 r
  U_ALU/U178/Y (OAI2BB2XLM)                               0.20      20.09 f
  U_ALU/U179/Y (NOR2XLM)                                  0.24      20.34 r
  U_ALU/U184/Y (OAI21XLM)                                 0.16      20.49 f
  U_ALU/U185/Y (NOR2XLM)                                  0.20      20.69 r
  U_ALU/U187/Y (OAI21XLM)                                 0.21      20.89 f
  U_ALU/U190/Y (AOI222XLM)                                0.47      21.36 r
  U_ALU/U191/Y (AOI21XLM)                                 0.09      21.45 f
  U_ALU/U192/Y (AOI211XLM)                                0.48      21.93 r
  U_ALU/U198/Y (INVXLM)                                   0.23      22.16 f
  U_ALU/U200/Y (OAI31XLM)                                 0.44      22.60 r
  U_ALU/U201/Y (OAI2BB2XLM)                               0.20      22.80 f
  U_ALU/U202/Y (NOR2XLM)                                  0.20      23.00 r
  U_ALU/U207/Y (OAI21XLM)                                 0.15      23.14 f
  U_ALU/U10/Y (NOR2XLM)                                   0.24      23.39 r
  U_ALU/U212/Y (OAI21XLM)                                 0.21      23.59 f
  U_ALU/U215/Y (AOI222XLM)                                0.60      24.20 r
  U_ALU/U216/Y (AOI222XLM)                                0.32      24.52 f
  U_ALU/U218/Y (OR2X1M)                                   0.29      24.80 f
  U_ALU/U219/Y (AOI221XLM)                                0.57      25.37 r
  U_ALU/U220/Y (INVXLM)                                   0.22      25.60 f
  U_ALU/U240/Y (NOR2XLM)                                  0.21      25.81 r
  U_ALU/U6/Y (AOI22XLM)                                   0.16      25.97 f
  U_ALU/U241/Y (OAI21XLM)                                 0.12      26.08 r
  U_ALU/U242/Y (OAI21XLM)                                 0.15      26.24 f
  U_ALU/U243/Y (AOI222XLM)                                0.56      26.79 r
  U_ALU/U244/Y (AOI222XLM)                                0.27      27.06 f
  U_ALU/U245/Y (AOI222XLM)                                0.58      27.64 r
  U_ALU/U251/Y (AOI222XLM)                                0.30      27.94 f
  U_ALU/U252/Y (AOI222XLM)                                0.52      28.46 r
  U_ALU/U253/Y (OAI31XLM)                                 0.17      28.63 f
  U_ALU/U254/Y (OAI2BB1XLM)                               0.12      28.75 r
  U_ALU/U294/Y (OAI211XLM)                                0.14      28.89 f
  U_ALU/ALU_result_reg[0]/D (SDFFRQX1M)                   0.00      28.89 f
  data arrival time                                                 28.89

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[0]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -28.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.49


  Startpoint: U_register_file/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][5]/Q (SDFFRQX1M)          0.52      12.52 r
  U_register_file/register1[5] (register_file_test_1)     0.00      12.52 r
  U_ALU/B[5] (ALU_test_1)                                 0.00      12.52 r
  U_ALU/U70/Y (INVXLM)                                    0.30      12.81 f
  U_ALU/U91/Y (NAND3XLM)                                  0.20      13.02 r
  U_ALU/U92/Y (NOR2XLM)                                   0.10      13.12 f
  U_ALU/U93/Y (NAND2XLM)                                  0.12      13.24 r
  U_ALU/U94/Y (NOR2XLM)                                   0.10      13.34 f
  U_ALU/U95/Y (AOI21BXLM)                                 0.21      13.54 f
  U_ALU/U96/Y (OAI21XLM)                                  0.11      13.65 r
  U_ALU/U133/Y (OAI21XLM)                                 0.20      13.85 f
  U_ALU/U134/Y (AOI222XLM)                                0.50      14.35 r
  U_ALU/U135/Y (OAI21XLM)                                 0.19      14.55 f
  U_ALU/U138/Y (AOI221XLM)                                0.53      15.07 r
  U_ALU/U139/Y (INVXLM)                                   0.16      15.24 f
  U_ALU/U143/Y (AOI221XLM)                                0.30      15.54 r
  U_ALU/U144/Y (XOR2XLM)                                  0.19      15.73 f
  U_ALU/U146/Y (AOI222XLM)                                0.55      16.28 r
  U_ALU/U147/Y (AO21XLM)                                  0.22      16.50 r
  U_ALU/U24/Y (OAI211XLM)                                 0.32      16.82 f
  U_ALU/U159/Y (OAI31XLM)                                 0.52      17.34 r
  U_ALU/U161/Y (AOI22XLM)                                 0.27      17.61 f
  U_ALU/U171/CO (ADDFXLM)                                 0.41      18.02 f
  U_ALU/U19/Y (AOI222XLM)                                 0.45      18.47 r
  U_ALU/U164/Y (OAI21XLM)                                 0.19      18.66 f
  U_ALU/U166/Y (AOI221XLM)                                0.53      19.20 r
  U_ALU/U167/Y (INVXLM)                                   0.26      19.45 f
  U_ALU/U176/Y (OAI31XLM)                                 0.44      19.90 r
  U_ALU/U178/Y (OAI2BB2XLM)                               0.20      20.09 f
  U_ALU/U179/Y (NOR2XLM)                                  0.24      20.34 r
  U_ALU/U184/Y (OAI21XLM)                                 0.16      20.49 f
  U_ALU/U185/Y (NOR2XLM)                                  0.20      20.69 r
  U_ALU/U187/Y (OAI21XLM)                                 0.21      20.89 f
  U_ALU/U190/Y (AOI222XLM)                                0.47      21.36 r
  U_ALU/U191/Y (AOI21XLM)                                 0.09      21.45 f
  U_ALU/U192/Y (AOI211XLM)                                0.48      21.93 r
  U_ALU/U198/Y (INVXLM)                                   0.23      22.16 f
  U_ALU/U200/Y (OAI31XLM)                                 0.44      22.60 r
  U_ALU/U201/Y (OAI2BB2XLM)                               0.20      22.80 f
  U_ALU/U202/Y (NOR2XLM)                                  0.20      23.00 r
  U_ALU/U207/Y (OAI21XLM)                                 0.15      23.14 f
  U_ALU/U10/Y (NOR2XLM)                                   0.24      23.39 r
  U_ALU/U212/Y (OAI21XLM)                                 0.21      23.59 f
  U_ALU/U215/Y (AOI222XLM)                                0.60      24.20 r
  U_ALU/U216/Y (AOI222XLM)                                0.32      24.52 f
  U_ALU/U218/Y (OR2X1M)                                   0.29      24.80 f
  U_ALU/U219/Y (AOI221XLM)                                0.57      25.37 r
  U_ALU/U220/Y (INVXLM)                                   0.22      25.60 f
  U_ALU/U221/Y (OAI22XLM)                                 0.27      25.87 r
  U_ALU/U222/Y (AOI211XLM)                                0.11      25.98 f
  U_ALU/U227/Y (NAND2XLM)                                 0.10      26.09 r
  U_ALU/ALU_result_reg[1]/D (SDFFRQX1M)                   0.00      26.09 r
  data arrival time                                                 26.09

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[1]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.27      36.53
  data required time                                                36.53
  --------------------------------------------------------------------------
  data required time                                                36.53
  data arrival time                                                -26.09
  --------------------------------------------------------------------------
  slack (MET)                                                       10.44


  Startpoint: U_register_file/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][5]/Q (SDFFRQX1M)          0.52      12.52 r
  U_register_file/register1[5] (register_file_test_1)     0.00      12.52 r
  U_ALU/B[5] (ALU_test_1)                                 0.00      12.52 r
  U_ALU/U70/Y (INVXLM)                                    0.30      12.81 f
  U_ALU/U91/Y (NAND3XLM)                                  0.20      13.02 r
  U_ALU/U92/Y (NOR2XLM)                                   0.10      13.12 f
  U_ALU/U93/Y (NAND2XLM)                                  0.12      13.24 r
  U_ALU/U94/Y (NOR2XLM)                                   0.10      13.34 f
  U_ALU/U95/Y (AOI21BXLM)                                 0.21      13.54 f
  U_ALU/U96/Y (OAI21XLM)                                  0.11      13.65 r
  U_ALU/U133/Y (OAI21XLM)                                 0.20      13.85 f
  U_ALU/U134/Y (AOI222XLM)                                0.50      14.35 r
  U_ALU/U135/Y (OAI21XLM)                                 0.19      14.55 f
  U_ALU/U138/Y (AOI221XLM)                                0.53      15.07 r
  U_ALU/U139/Y (INVXLM)                                   0.16      15.24 f
  U_ALU/U143/Y (AOI221XLM)                                0.30      15.54 r
  U_ALU/U144/Y (XOR2XLM)                                  0.19      15.73 f
  U_ALU/U146/Y (AOI222XLM)                                0.55      16.28 r
  U_ALU/U147/Y (AO21XLM)                                  0.22      16.50 r
  U_ALU/U24/Y (OAI211XLM)                                 0.32      16.82 f
  U_ALU/U159/Y (OAI31XLM)                                 0.52      17.34 r
  U_ALU/U161/Y (AOI22XLM)                                 0.27      17.61 f
  U_ALU/U171/CO (ADDFXLM)                                 0.41      18.02 f
  U_ALU/U19/Y (AOI222XLM)                                 0.45      18.47 r
  U_ALU/U164/Y (OAI21XLM)                                 0.19      18.66 f
  U_ALU/U166/Y (AOI221XLM)                                0.53      19.20 r
  U_ALU/U167/Y (INVXLM)                                   0.26      19.45 f
  U_ALU/U176/Y (OAI31XLM)                                 0.44      19.90 r
  U_ALU/U178/Y (OAI2BB2XLM)                               0.20      20.09 f
  U_ALU/U179/Y (NOR2XLM)                                  0.24      20.34 r
  U_ALU/U184/Y (OAI21XLM)                                 0.16      20.49 f
  U_ALU/U185/Y (NOR2XLM)                                  0.20      20.69 r
  U_ALU/U187/Y (OAI21XLM)                                 0.21      20.89 f
  U_ALU/U190/Y (AOI222XLM)                                0.47      21.36 r
  U_ALU/U191/Y (AOI21XLM)                                 0.09      21.45 f
  U_ALU/U192/Y (AOI211XLM)                                0.48      21.93 r
  U_ALU/U419/Y (AOI211XLM)                                0.19      22.11 f
  U_ALU/U421/Y (OAI2B11XLM)                               0.12      22.24 r
  U_ALU/ALU_result_reg[2]/D (SDFFRQX1M)                   0.00      22.24 r
  data arrival time                                                 22.24

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[2]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.31      36.49
  data required time                                                36.49
  --------------------------------------------------------------------------
  data required time                                                36.49
  data arrival time                                                -22.24
  --------------------------------------------------------------------------
  slack (MET)                                                       14.26


  Startpoint: U_register_file/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][5]/Q (SDFFRQX1M)          0.52      12.52 r
  U_register_file/register1[5] (register_file_test_1)     0.00      12.52 r
  U_ALU/B[5] (ALU_test_1)                                 0.00      12.52 r
  U_ALU/U70/Y (INVXLM)                                    0.30      12.81 f
  U_ALU/U91/Y (NAND3XLM)                                  0.20      13.02 r
  U_ALU/U92/Y (NOR2XLM)                                   0.10      13.12 f
  U_ALU/U93/Y (NAND2XLM)                                  0.12      13.24 r
  U_ALU/U94/Y (NOR2XLM)                                   0.10      13.34 f
  U_ALU/U95/Y (AOI21BXLM)                                 0.21      13.54 f
  U_ALU/U96/Y (OAI21XLM)                                  0.11      13.65 r
  U_ALU/U133/Y (OAI21XLM)                                 0.20      13.85 f
  U_ALU/U134/Y (AOI222XLM)                                0.50      14.35 r
  U_ALU/U135/Y (OAI21XLM)                                 0.19      14.55 f
  U_ALU/U138/Y (AOI221XLM)                                0.53      15.07 r
  U_ALU/U139/Y (INVXLM)                                   0.16      15.24 f
  U_ALU/U143/Y (AOI221XLM)                                0.30      15.54 r
  U_ALU/U144/Y (XOR2XLM)                                  0.19      15.73 f
  U_ALU/U146/Y (AOI222XLM)                                0.55      16.28 r
  U_ALU/U147/Y (AO21XLM)                                  0.22      16.50 r
  U_ALU/U24/Y (OAI211XLM)                                 0.32      16.82 f
  U_ALU/U159/Y (OAI31XLM)                                 0.52      17.34 r
  U_ALU/U161/Y (AOI22XLM)                                 0.27      17.61 f
  U_ALU/U171/CO (ADDFXLM)                                 0.41      18.02 f
  U_ALU/U19/Y (AOI222XLM)                                 0.45      18.47 r
  U_ALU/U164/Y (OAI21XLM)                                 0.19      18.66 f
  U_ALU/U166/Y (AOI221XLM)                                0.53      19.20 r
  U_ALU/U408/Y (AOI211XLM)                                0.18      19.38 f
  U_ALU/U410/Y (OAI2B11XLM)                               0.12      19.50 r
  U_ALU/ALU_result_reg[3]/D (SDFFRQX1M)                   0.00      19.50 r
  data arrival time                                                 19.50

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[3]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.31      36.49
  data required time                                                36.49
  --------------------------------------------------------------------------
  data required time                                                36.49
  data arrival time                                                -19.50
  --------------------------------------------------------------------------
  slack (MET)                                                       16.99


  Startpoint: U_register_file/memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][1]/Q (SDFFRQX1M)          0.74      12.74 r
  U_register_file/register1[1] (register_file_test_1)     0.00      12.74 r
  U_ALU/B[1] (ALU_test_1)                                 0.00      12.74 r
  U_ALU/U89/Y (INVXLM)                                    0.47      13.21 f
  U_ALU/U366/Y (NOR4XLM)                                  0.55      13.76 r
  U_ALU/U369/Y (AOI221XLM)                                0.17      13.93 f
  U_ALU/U371/S (ADDFX1M)                                  0.59      14.52 f
  U_ALU/intadd_6/U3/S (ADDFXLM)                           0.44      14.96 r
  U_ALU/U303/Y (INVXLM)                                   0.09      15.05 f
  U_ALU/U362/Y (AOI222XLM)                                0.52      15.57 r
  U_ALU/intadd_6/U2/CO (ADDFX1M)                          0.56      16.13 r
  U_ALU/U330/Y (INVXLM)                                   0.08      16.21 f
  U_ALU/U360/Y (OAI21XLM)                                 0.24      16.45 r
  U_ALU/intadd_1/U3/CO (ADDFXLM)                          0.53      16.98 r
  U_ALU/intadd_1/U2/CO (ADDFX1M)                          0.26      17.24 r
  U_ALU/U48/Y (INVXLM)                                    0.08      17.32 f
  U_ALU/U353/Y (OAI21XLM)                                 0.24      17.56 r
  U_ALU/intadd_0/U2/CO (ADDFX1M)                          0.53      18.09 r
  U_ALU/U64/Y (INVXLM)                                    0.08      18.17 f
  U_ALU/U340/Y (OAI21XLM)                                 0.24      18.41 r
  U_ALU/intadd_2/U2/CO (ADDFXLM)                          0.54      18.94 r
  U_ALU/U84/Y (AOI21XLM)                                  0.11      19.06 f
  U_ALU/U85/Y (OAI21XLM)                                  0.10      19.16 r
  U_ALU/U86/Y (OAI2B11XLM)                                0.16      19.31 f
  U_ALU/ALU_result_reg[14]/D (SDFFRQX1M)                  0.00      19.31 f
  data arrival time                                                 19.31

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[14]/CK (SDFFRQX1M)                 0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -19.31
  --------------------------------------------------------------------------
  slack (MET)                                                       17.07


  Startpoint: U_register_file/memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][1]/Q (SDFFRQX1M)          0.69      12.69 f
  U_register_file/register1[1] (register_file_test_1)     0.00      12.69 f
  U_ALU/B[1] (ALU_test_1)                                 0.00      12.69 f
  U_ALU/U89/Y (INVXLM)                                    0.56      13.25 r
  U_ALU/U366/Y (NOR4XLM)                                  0.23      13.48 f
  U_ALU/U369/Y (AOI221XLM)                                0.38      13.87 r
  U_ALU/U371/CO (ADDFX1M)                                 0.63      14.49 r
  U_ALU/intadd_1/U5/S (ADDFX1M)                           0.51      15.01 f
  U_ALU/U439/S (ADDFX1M)                                  0.54      15.55 f
  U_ALU/intadd_6/U2/CO (ADDFX1M)                          0.51      16.06 f
  U_ALU/U359/Y (OAI21XLM)                                 0.21      16.26 r
  U_ALU/U360/Y (OAI21XLM)                                 0.16      16.42 f
  U_ALU/intadd_1/U3/CO (ADDFXLM)                          0.47      16.89 f
  U_ALU/intadd_1/U2/CO (ADDFX1M)                          0.34      17.23 f
  U_ALU/U352/Y (OAI21XLM)                                 0.21      17.44 r
  U_ALU/U353/Y (OAI21XLM)                                 0.16      17.60 f
  U_ALU/intadd_0/U2/CO (ADDFX1M)                          0.48      18.07 f
  U_ALU/U339/Y (OAI21XLM)                                 0.21      18.28 r
  U_ALU/U340/Y (OAI21XLM)                                 0.16      18.44 f
  U_ALU/intadd_2/U2/CO (ADDFXLM)                          0.48      18.92 f
  U_ALU/U81/Y (OAI211XLM)                                 0.22      19.14 r
  U_ALU/U82/Y (OAI2B11XLM)                                0.17      19.31 f
  U_ALU/ALU_result_reg[15]/D (SDFFRQX1M)                  0.00      19.31 f
  data arrival time                                                 19.31

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[15]/CK (SDFFRQX1M)                 0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -19.31
  --------------------------------------------------------------------------
  slack (MET)                                                       17.08


  Startpoint: U_register_file/memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][1]/Q (SDFFRQX1M)          0.74      12.74 r
  U_register_file/register1[1] (register_file_test_1)     0.00      12.74 r
  U_ALU/B[1] (ALU_test_1)                                 0.00      12.74 r
  U_ALU/U89/Y (INVXLM)                                    0.47      13.21 f
  U_ALU/U366/Y (NOR4XLM)                                  0.55      13.76 r
  U_ALU/U369/Y (AOI221XLM)                                0.17      13.93 f
  U_ALU/U371/S (ADDFX1M)                                  0.59      14.52 f
  U_ALU/intadd_6/U3/S (ADDFXLM)                           0.44      14.96 r
  U_ALU/U303/Y (INVXLM)                                   0.09      15.05 f
  U_ALU/U362/Y (AOI222XLM)                                0.52      15.57 r
  U_ALU/intadd_6/U2/CO (ADDFX1M)                          0.56      16.13 r
  U_ALU/U330/Y (INVXLM)                                   0.08      16.21 f
  U_ALU/U360/Y (OAI21XLM)                                 0.24      16.45 r
  U_ALU/intadd_1/U3/CO (ADDFXLM)                          0.53      16.98 r
  U_ALU/intadd_1/U2/CO (ADDFX1M)                          0.26      17.24 r
  U_ALU/U48/Y (INVXLM)                                    0.08      17.32 f
  U_ALU/U353/Y (OAI21XLM)                                 0.24      17.56 r
  U_ALU/intadd_0/U2/CO (ADDFX1M)                          0.53      18.09 r
  U_ALU/U64/Y (INVXLM)                                    0.08      18.17 f
  U_ALU/U340/Y (OAI21XLM)                                 0.24      18.41 r
  U_ALU/intadd_2/U2/S (ADDFXLM)                           0.49      18.90 f
  U_ALU/U116/Y (OAI2BB1XLM)                               0.19      19.09 f
  U_ALU/ALU_result_reg[13]/D (SDFFRQX1M)                  0.00      19.09 f
  data arrival time                                                 19.09

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[13]/CK (SDFFRQX1M)                 0.00      36.80 r
  library setup time                                     -0.40      36.40
  data required time                                                36.40
  --------------------------------------------------------------------------
  data required time                                                36.40
  data arrival time                                                -19.09
  --------------------------------------------------------------------------
  slack (MET)                                                       17.32


  Startpoint: U_register_file/memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][1]/Q (SDFFRQX1M)          0.74      12.74 r
  U_register_file/register1[1] (register_file_test_1)     0.00      12.74 r
  U_ALU/B[1] (ALU_test_1)                                 0.00      12.74 r
  U_ALU/U89/Y (INVXLM)                                    0.47      13.21 f
  U_ALU/U366/Y (NOR4XLM)                                  0.55      13.76 r
  U_ALU/U369/Y (AOI221XLM)                                0.17      13.93 f
  U_ALU/U371/S (ADDFX1M)                                  0.59      14.52 f
  U_ALU/intadd_6/U3/S (ADDFXLM)                           0.44      14.96 r
  U_ALU/U303/Y (INVXLM)                                   0.09      15.05 f
  U_ALU/U362/Y (AOI222XLM)                                0.52      15.57 r
  U_ALU/intadd_6/U2/CO (ADDFX1M)                          0.56      16.13 r
  U_ALU/U330/Y (INVXLM)                                   0.08      16.21 f
  U_ALU/U360/Y (OAI21XLM)                                 0.24      16.45 r
  U_ALU/intadd_1/U3/CO (ADDFXLM)                          0.53      16.98 r
  U_ALU/intadd_1/U2/CO (ADDFX1M)                          0.26      17.24 r
  U_ALU/U48/Y (INVXLM)                                    0.08      17.32 f
  U_ALU/U353/Y (OAI21XLM)                                 0.24      17.56 r
  U_ALU/intadd_0/U2/CO (ADDFX1M)                          0.53      18.09 r
  U_ALU/U64/Y (INVXLM)                                    0.08      18.17 f
  U_ALU/U65/Y (AOI22XLM)                                  0.25      18.42 r
  U_ALU/U66/Y (AOI21XLM)                                  0.12      18.54 f
  U_ALU/U67/Y (OAI21XLM)                                  0.10      18.64 r
  U_ALU/U68/Y (OAI2B11XLM)                                0.16      18.80 f
  U_ALU/ALU_result_reg[12]/D (SDFFRQX1M)                  0.00      18.80 f
  data arrival time                                                 18.80

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[12]/CK (SDFFRQX1M)                 0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -18.80
  --------------------------------------------------------------------------
  slack (MET)                                                       17.58


  Startpoint: U_register_file/memory_reg[1][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][1]/Q (SDFFRQX1M)          0.74      12.74 r
  U_register_file/register1[1] (register_file_test_1)     0.00      12.74 r
  U_ALU/B[1] (ALU_test_1)                                 0.00      12.74 r
  U_ALU/U89/Y (INVXLM)                                    0.47      13.21 f
  U_ALU/U366/Y (NOR4XLM)                                  0.55      13.76 r
  U_ALU/U369/Y (AOI221XLM)                                0.17      13.93 f
  U_ALU/U371/S (ADDFX1M)                                  0.59      14.52 f
  U_ALU/intadd_6/U3/S (ADDFXLM)                           0.44      14.96 r
  U_ALU/U303/Y (INVXLM)                                   0.09      15.05 f
  U_ALU/U362/Y (AOI222XLM)                                0.52      15.57 r
  U_ALU/intadd_6/U2/CO (ADDFX1M)                          0.56      16.13 r
  U_ALU/U330/Y (INVXLM)                                   0.08      16.21 f
  U_ALU/U360/Y (OAI21XLM)                                 0.24      16.45 r
  U_ALU/intadd_1/U3/CO (ADDFXLM)                          0.53      16.98 r
  U_ALU/intadd_1/U2/CO (ADDFX1M)                          0.26      17.24 r
  U_ALU/U48/Y (INVXLM)                                    0.08      17.32 f
  U_ALU/U353/Y (OAI21XLM)                                 0.24      17.56 r
  U_ALU/intadd_0/U2/S (ADDFX1M)                           0.51      18.07 f
  U_ALU/U115/Y (OAI2BB1XLM)                               0.18      18.25 f
  U_ALU/ALU_result_reg[11]/D (SDFFRQX1M)                  0.00      18.25 f
  data arrival time                                                 18.25

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[11]/CK (SDFFRQX1M)                 0.00      36.80 r
  library setup time                                     -0.40      36.40
  data required time                                                36.40
  --------------------------------------------------------------------------
  data required time                                                36.40
  data arrival time                                                -18.25
  --------------------------------------------------------------------------
  slack (MET)                                                       18.15


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U5/Y (NOR2XLM)
                                                          0.37      13.74 r
  U_system_controller/U_UART_receiver_controller/ALU_function[0] (UART_receiver_controller_test_1)
                                                          0.00      13.74 r
  U_system_controller/ALU_function[0] (system_controller_test_1)
                                                          0.00      13.74 r
  U_ALU/ALU_function[0] (ALU_test_1)                      0.00      13.74 r
  U_ALU/U40/Y (NOR2BXLM)                                  0.28      14.02 r
  U_ALU/U41/Y (NOR3BX1M)                                  0.73      14.75 r
  U_ALU/U428/Y (XOR2XLM)                                  0.17      14.93 f
  U_ALU/DP_OP_29J1_122_2578/U21/CO (ADDFXLM)              0.39      15.31 f
  U_ALU/DP_OP_29J1_122_2578/U20/CO (ADDFXLM)              0.34      15.65 f
  U_ALU/DP_OP_29J1_122_2578/U19/CO (ADDFXLM)              0.34      15.98 f
  U_ALU/DP_OP_29J1_122_2578/U18/CO (ADDFX1M)              0.34      16.32 f
  U_ALU/DP_OP_29J1_122_2578/U17/CO (ADDFX1M)              0.33      16.65 f
  U_ALU/DP_OP_29J1_122_2578/U16/CO (ADDFXLM)              0.33      16.98 f
  U_ALU/DP_OP_29J1_122_2578/U15/CO (ADDFXLM)              0.34      17.32 f
  U_ALU/DP_OP_29J1_122_2578/U14/S (ADDFX1M)               0.19      17.51 f
  U_ALU/U335/Y (OAI2BB1XLM)                               0.19      17.69 f
  U_ALU/U336/Y (AOI211XLM)                                0.27      17.96 r
  U_ALU/U337/Y (OAI211XLM)                                0.17      18.13 f
  U_ALU/ALU_result_reg[7]/D (SDFFRQX1M)                   0.00      18.13 f
  data arrival time                                                 18.13

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[7]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.41      36.39
  data required time                                                36.39
  --------------------------------------------------------------------------
  data required time                                                36.39
  data arrival time                                                -18.13
  --------------------------------------------------------------------------
  slack (MET)                                                       18.25


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U5/Y (NOR2XLM)
                                                          0.37      13.74 r
  U_system_controller/U_UART_receiver_controller/ALU_function[0] (UART_receiver_controller_test_1)
                                                          0.00      13.74 r
  U_system_controller/ALU_function[0] (system_controller_test_1)
                                                          0.00      13.74 r
  U_ALU/ALU_function[0] (ALU_test_1)                      0.00      13.74 r
  U_ALU/U40/Y (NOR2BXLM)                                  0.28      14.02 r
  U_ALU/U41/Y (NOR3BX1M)                                  0.73      14.75 r
  U_ALU/U428/Y (XOR2XLM)                                  0.17      14.93 f
  U_ALU/DP_OP_29J1_122_2578/U21/CO (ADDFXLM)              0.39      15.31 f
  U_ALU/DP_OP_29J1_122_2578/U20/CO (ADDFXLM)              0.34      15.65 f
  U_ALU/DP_OP_29J1_122_2578/U19/CO (ADDFXLM)              0.34      15.98 f
  U_ALU/DP_OP_29J1_122_2578/U18/CO (ADDFX1M)              0.34      16.32 f
  U_ALU/DP_OP_29J1_122_2578/U17/CO (ADDFX1M)              0.33      16.65 f
  U_ALU/DP_OP_29J1_122_2578/U16/CO (ADDFXLM)              0.33      16.98 f
  U_ALU/DP_OP_29J1_122_2578/U15/CO (ADDFXLM)              0.34      17.32 f
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.33      17.65 f
  U_ALU/U43/Y (NOR2XLM)                                   0.30      17.95 r
  U_ALU/U63/Y (OAI2B11XLM)                                0.27      18.22 r
  U_ALU/ALU_result_reg[10]/D (SDFFRQX1M)                  0.00      18.22 r
  data arrival time                                                 18.22

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[10]/CK (SDFFRQX1M)                 0.00      36.80 r
  library setup time                                     -0.31      36.49
  data required time                                                36.49
  --------------------------------------------------------------------------
  data required time                                                36.49
  data arrival time                                                -18.22
  --------------------------------------------------------------------------
  slack (MET)                                                       18.27


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U5/Y (NOR2XLM)
                                                          0.37      13.74 r
  U_system_controller/U_UART_receiver_controller/ALU_function[0] (UART_receiver_controller_test_1)
                                                          0.00      13.74 r
  U_system_controller/ALU_function[0] (system_controller_test_1)
                                                          0.00      13.74 r
  U_ALU/ALU_function[0] (ALU_test_1)                      0.00      13.74 r
  U_ALU/U40/Y (NOR2BXLM)                                  0.28      14.02 r
  U_ALU/U41/Y (NOR3BX1M)                                  0.73      14.75 r
  U_ALU/U428/Y (XOR2XLM)                                  0.17      14.93 f
  U_ALU/DP_OP_29J1_122_2578/U21/CO (ADDFXLM)              0.39      15.31 f
  U_ALU/DP_OP_29J1_122_2578/U20/CO (ADDFXLM)              0.34      15.65 f
  U_ALU/DP_OP_29J1_122_2578/U19/CO (ADDFXLM)              0.34      15.98 f
  U_ALU/DP_OP_29J1_122_2578/U18/CO (ADDFX1M)              0.34      16.32 f
  U_ALU/DP_OP_29J1_122_2578/U17/CO (ADDFX1M)              0.33      16.65 f
  U_ALU/DP_OP_29J1_122_2578/U16/CO (ADDFXLM)              0.33      16.98 f
  U_ALU/DP_OP_29J1_122_2578/U15/CO (ADDFXLM)              0.34      17.32 f
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.33      17.65 f
  U_ALU/U43/Y (NOR2XLM)                                   0.30      17.95 r
  U_ALU/U114/Y (OAI2BB1XLM)                               0.19      18.14 r
  U_ALU/ALU_result_reg[9]/D (SDFFRQX1M)                   0.00      18.14 r
  data arrival time                                                 18.14

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[9]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.27      36.53
  data required time                                                36.53
  --------------------------------------------------------------------------
  data required time                                                36.53
  data arrival time                                                -18.14
  --------------------------------------------------------------------------
  slack (MET)                                                       18.39


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U5/Y (NOR2XLM)
                                                          0.37      13.74 r
  U_system_controller/U_UART_receiver_controller/ALU_function[0] (UART_receiver_controller_test_1)
                                                          0.00      13.74 r
  U_system_controller/ALU_function[0] (system_controller_test_1)
                                                          0.00      13.74 r
  U_ALU/ALU_function[0] (ALU_test_1)                      0.00      13.74 r
  U_ALU/U40/Y (NOR2BXLM)                                  0.28      14.02 r
  U_ALU/U41/Y (NOR3BX1M)                                  0.73      14.75 r
  U_ALU/U428/Y (XOR2XLM)                                  0.17      14.93 f
  U_ALU/DP_OP_29J1_122_2578/U21/CO (ADDFXLM)              0.39      15.31 f
  U_ALU/DP_OP_29J1_122_2578/U20/CO (ADDFXLM)              0.34      15.65 f
  U_ALU/DP_OP_29J1_122_2578/U19/CO (ADDFXLM)              0.34      15.98 f
  U_ALU/DP_OP_29J1_122_2578/U18/CO (ADDFX1M)              0.34      16.32 f
  U_ALU/DP_OP_29J1_122_2578/U17/CO (ADDFX1M)              0.33      16.65 f
  U_ALU/DP_OP_29J1_122_2578/U16/CO (ADDFXLM)              0.33      16.98 f
  U_ALU/DP_OP_29J1_122_2578/U15/CO (ADDFXLM)              0.34      17.32 f
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.33      17.65 f
  U_ALU/U324/Y (XNOR2XLM)                                 0.14      17.79 f
  U_ALU/U34/Y (OAI2BB1XLM)                                0.18      17.96 f
  U_ALU/ALU_result_reg[8]/D (SDFFRQX1M)                   0.00      17.96 f
  data arrival time                                                 17.96

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[8]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.40      36.40
  data required time                                                36.40
  --------------------------------------------------------------------------
  data required time                                                36.40
  data arrival time                                                -17.96
  --------------------------------------------------------------------------
  slack (MET)                                                       18.44


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U5/Y (NOR2XLM)
                                                          0.37      13.74 r
  U_system_controller/U_UART_receiver_controller/ALU_function[0] (UART_receiver_controller_test_1)
                                                          0.00      13.74 r
  U_system_controller/ALU_function[0] (system_controller_test_1)
                                                          0.00      13.74 r
  U_ALU/ALU_function[0] (ALU_test_1)                      0.00      13.74 r
  U_ALU/U40/Y (NOR2BXLM)                                  0.28      14.02 r
  U_ALU/U41/Y (NOR3BX1M)                                  0.73      14.75 r
  U_ALU/U428/Y (XOR2XLM)                                  0.17      14.93 f
  U_ALU/DP_OP_29J1_122_2578/U21/CO (ADDFXLM)              0.39      15.31 f
  U_ALU/DP_OP_29J1_122_2578/U20/CO (ADDFXLM)              0.34      15.65 f
  U_ALU/DP_OP_29J1_122_2578/U19/CO (ADDFXLM)              0.34      15.98 f
  U_ALU/DP_OP_29J1_122_2578/U18/CO (ADDFX1M)              0.34      16.32 f
  U_ALU/DP_OP_29J1_122_2578/U17/CO (ADDFX1M)              0.33      16.65 f
  U_ALU/DP_OP_29J1_122_2578/U16/CO (ADDFXLM)              0.33      16.98 f
  U_ALU/DP_OP_29J1_122_2578/U15/S (ADDFXLM)               0.18      17.17 f
  U_ALU/U32/Y (AOI211XLM)                                 0.29      17.46 r
  U_ALU/U111/Y (OAI211XLM)                                0.17      17.63 f
  U_ALU/ALU_result_reg[6]/D (SDFFRQX1M)                   0.00      17.63 f
  data arrival time                                                 17.63

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[6]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -17.63
  --------------------------------------------------------------------------
  slack (MET)                                                       18.75


  Startpoint: U_register_file/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][5]/Q (SDFFRQX1M)          0.52      12.52 r
  U_register_file/register1[5] (register_file_test_1)     0.00      12.52 r
  U_ALU/B[5] (ALU_test_1)                                 0.00      12.52 r
  U_ALU/U70/Y (INVXLM)                                    0.30      12.81 f
  U_ALU/U91/Y (NAND3XLM)                                  0.20      13.02 r
  U_ALU/U92/Y (NOR2XLM)                                   0.10      13.12 f
  U_ALU/U93/Y (NAND2XLM)                                  0.12      13.24 r
  U_ALU/U94/Y (NOR2XLM)                                   0.10      13.34 f
  U_ALU/U95/Y (AOI21BXLM)                                 0.21      13.54 f
  U_ALU/U96/Y (OAI21XLM)                                  0.11      13.65 r
  U_ALU/U133/Y (OAI21XLM)                                 0.20      13.85 f
  U_ALU/U134/Y (AOI222XLM)                                0.50      14.35 r
  U_ALU/U135/Y (OAI21XLM)                                 0.19      14.55 f
  U_ALU/U138/Y (AOI221XLM)                                0.53      15.07 r
  U_ALU/U139/Y (INVXLM)                                   0.16      15.24 f
  U_ALU/U140/Y (OAI21XLM)                                 0.21      15.45 r
  U_ALU/U13/Y (OAI21XLM)                                  0.16      15.61 f
  U_ALU/U15/Y (AOI22XLM)                                  0.37      15.98 r
  U_ALU/U146/Y (AOI222XLM)                                0.26      16.24 f
  U_ALU/U147/Y (AO21XLM)                                  0.35      16.59 f
  U_ALU/U24/Y (OAI211XLM)                                 0.21      16.80 r
  U_ALU/U320/Y (OAI211XLM)                                0.21      17.02 f
  U_ALU/U321/Y (AOI211XLM)                                0.30      17.31 r
  U_ALU/U323/Y (OAI2B11XLM)                               0.18      17.49 f
  U_ALU/ALU_result_reg[4]/D (SDFFRQX1M)                   0.00      17.49 f
  data arrival time                                                 17.49

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[4]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -17.49
  --------------------------------------------------------------------------
  slack (MET)                                                       18.89


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U5/Y (NOR2XLM)
                                                          0.37      13.74 r
  U_system_controller/U_UART_receiver_controller/ALU_function[0] (UART_receiver_controller_test_1)
                                                          0.00      13.74 r
  U_system_controller/ALU_function[0] (system_controller_test_1)
                                                          0.00      13.74 r
  U_ALU/ALU_function[0] (ALU_test_1)                      0.00      13.74 r
  U_ALU/U40/Y (NOR2BXLM)                                  0.28      14.02 r
  U_ALU/U41/Y (NOR3BX1M)                                  0.73      14.75 r
  U_ALU/U428/Y (XOR2XLM)                                  0.17      14.93 f
  U_ALU/DP_OP_29J1_122_2578/U21/CO (ADDFXLM)              0.39      15.31 f
  U_ALU/DP_OP_29J1_122_2578/U20/CO (ADDFXLM)              0.34      15.65 f
  U_ALU/DP_OP_29J1_122_2578/U19/CO (ADDFXLM)              0.34      15.98 f
  U_ALU/DP_OP_29J1_122_2578/U18/CO (ADDFX1M)              0.34      16.32 f
  U_ALU/DP_OP_29J1_122_2578/U17/CO (ADDFX1M)              0.33      16.65 f
  U_ALU/DP_OP_29J1_122_2578/U16/S (ADDFXLM)               0.18      16.83 f
  U_ALU/U314/Y (OAI2B11XLM)                               0.26      17.09 f
  U_ALU/ALU_result_reg[5]/D (SDFFRQX1M)                   0.00      17.09 f
  data arrival time                                                 17.09

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_reg[5]/CK (SDFFRQX1M)                  0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -17.09
  --------------------------------------------------------------------------
  slack (MET)                                                       19.30


  Startpoint: U_system_controller/U_UART_receiver_controller/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/current_state_reg[2]/Q (SDFFRQX1M)
                                                          0.46      12.46 r
  U_system_controller/U_UART_receiver_controller/U19/Y (INVXLM)
                                                          0.13      12.60 f
  U_system_controller/U_UART_receiver_controller/U26/Y (NOR2XLM)
                                                          0.17      12.77 r
  U_system_controller/U_UART_receiver_controller/U6/Y (INVXLM)
                                                          0.13      12.90 f
  U_system_controller/U_UART_receiver_controller/U27/Y (NOR2XLM)
                                                          0.30      13.20 r
  U_system_controller/U_UART_receiver_controller/U28/Y (INVXLM)
                                                          0.17      13.37 f
  U_system_controller/U_UART_receiver_controller/U30/Y (NOR2XLM)
                                                          0.37      13.75 r
  U_system_controller/U_UART_receiver_controller/ALU_function[2] (UART_receiver_controller_test_1)
                                                          0.00      13.75 r
  U_system_controller/ALU_function[2] (system_controller_test_1)
                                                          0.00      13.75 r
  U_ALU/ALU_function[2] (ALU_test_1)                      0.00      13.75 r
  U_ALU/U35/Y (INVXLM)                                    0.17      13.92 f
  U_ALU/U37/Y (NOR2XLM)                                   0.22      14.14 r
  U_ALU/U39/Y (AOI31XLM)                                  0.15      14.29 f
  U_ALU/ALU_result_valid_reg/D (SDFFRQX1M)                0.00      14.29 f
  data arrival time                                                 14.29

  clock ALU_CLK (rise edge)                              37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_ALU/ALU_result_valid_reg/CK (SDFFRQX1M)               0.00      36.80 r
  library setup time                                     -0.42      36.38
  data required time                                                36.38
  --------------------------------------------------------------------------
  data required time                                                36.38
  data arrival time                                                -14.29
  --------------------------------------------------------------------------
  slack (MET)                                                       22.09


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U179/Y (AOI2BB2XLM)                     0.20      15.55 f
  U_register_file/memory_reg[3][3]/D (SDFFSQX1M)          0.00      15.55 f
  data arrival time                                                 15.55

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][3]/CK (SDFFSQX1M)         0.00      36.80 r
  library setup time                                     -0.46      36.34
  data required time                                                36.34
  --------------------------------------------------------------------------
  data required time                                                36.34
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                       20.79


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U173/Y (AOI2BB2XLM)                     0.20      15.55 f
  U_register_file/memory_reg[2][0]/D (SDFFSQX1M)          0.00      15.55 f
  data arrival time                                                 15.55

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][0]/CK (SDFFSQX1M)         0.00      36.80 r
  library setup time                                     -0.46      36.34
  data required time                                                36.34
  --------------------------------------------------------------------------
  data required time                                                36.34
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                       20.79


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U141/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][7]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U143/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][6]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][6]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U145/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][5]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][5]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U147/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][4]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][4]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U149/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][3]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][3]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U151/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][2]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][2]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U153/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[0][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U139/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U154/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[0][0]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[0][0]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U157/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][7]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][7]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U158/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][6]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][6]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U159/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][5]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U160/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][4]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][4]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U161/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][3]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][3]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U162/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][2]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][2]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U163/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[1][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U156/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U164/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[1][0]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[1][0]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U166/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][7]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][7]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U167/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][6]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][6]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U168/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][5]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][5]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U169/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][4]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][4]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U170/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][3]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][3]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U171/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][2]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][2]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[2][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U165/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U172/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[2][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[2][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U175/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][7]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][7]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U176/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][6]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][6]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U177/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][5]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][5]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U178/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][4]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][4]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U180/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][2]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][2]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U181/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U174/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U182/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[3][0]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[3][0]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U184/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][7]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][7]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U185/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][6]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][6]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U186/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][5]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][5]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U187/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][4]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][4]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U188/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][3]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][3]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U189/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][2]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][2]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U190/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[4][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U183/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U191/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[4][0]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[4][0]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U193/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][7]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][7]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U194/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][6]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][6]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U195/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][5]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][5]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U196/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][4]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][4]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U197/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][3]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][3]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U198/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][2]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][2]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U199/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U155/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U192/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U200/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[5][0]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[5][0]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[6][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U201/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U208/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[6][1]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[6][1]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[6][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U7/Y (INVXLM)
                                                          0.11      12.55 f
  U_system_controller/U_UART_receiver_controller/U8/Y (NOR3XLM)
                                                          0.37      12.92 r
  U_system_controller/U_UART_receiver_controller/U11/Y (INVXLM)
                                                          0.15      13.06 f
  U_system_controller/U_UART_receiver_controller/U12/Y (NOR4XLM)
                                                          0.59      13.65 r
  U_system_controller/U_UART_receiver_controller/U3/Y (NOR2BXLM)
                                                          0.27      13.93 f
  U_system_controller/U_UART_receiver_controller/U25/Y (INVXLM)
                                                          0.19      14.12 r
  U_system_controller/U_UART_receiver_controller/write_enable (UART_receiver_controller_test_1)
                                                          0.00      14.12 r
  U_system_controller/register_file_write_enable (system_controller_test_1)
                                                          0.00      14.12 r
  U_register_file/write_enable (register_file_test_1)     0.00      14.12 r
  U_register_file/U137/Y (NOR2BXLM)                       0.30      14.42 r
  U_register_file/U138/Y (NAND2XLM)                       0.18      14.60 f
  U_register_file/U201/Y (NOR2XLM)                        0.75      15.35 r
  U_register_file/U209/Y (AOI2BB2XLM)                     0.18      15.53 f
  U_register_file/memory_reg[6][0]/D (SDFFRQX1M)          0.00      15.53 f
  data arrival time                                                 15.53

  clock REFERENCE_CLK (rise edge)                        37.00      37.00
  clock network delay (ideal)                             0.00      37.00
  clock uncertainty                                      -0.20      36.80
  U_register_file/memory_reg[6][0]/CK (SDFFRQX1M)         0.00      36.80 r
  library setup time                                     -0.43      36.37
  data required time                                                36.37
  --------------------------------------------------------------------------
  data required time                                                36.37
  data arrival time                                                -15.53
  --------------------------------------------------------------------------
  slack (MET)                                                       20.84


  Startpoint: U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: frame_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/Q (SDFFRQX1M)
                                                          0.46       0.46 r
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error (stop_bit_checker_test_1)
                                                          0.00       0.46 r
  U_UART/U_UART_receiver/U1/Y (OR2X8M)                    0.81       1.27 r
  U_UART/U_UART_receiver/frame_error (UART_receiver_test_1)
                                                          0.00       1.27 r
  U_UART/frame_error_receiver (UART_test_1)               0.00       1.27 r
  frame_error (out)                                       0.00       1.27 r
  data arrival time                                                  1.27

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                      215.33


  Startpoint: U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/Q (SDFFRHQX8M)
                                                          1.09       1.09 r
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error (parity_bit_checker_test_1)
                                                          0.00       1.09 r
  U_UART/U_UART_receiver/parity_error (UART_receiver_test_1)
                                                          0.00       1.09 r
  U_UART/parity_error_receiver (UART_test_1)              0.00       1.09 r
  parity_error (out)                                      0.00       1.09 r
  data arrival time                                                  1.09

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  output external delay                                 -54.20     216.60
  data required time                                               216.60
  --------------------------------------------------------------------------
  data required time                                               216.60
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                      215.51


  Startpoint: serial_data_in
              (input port clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 r
  serial_data_in (in)                                     0.03      54.23 r
  U_UART/serial_data_receiver (UART_test_1)               0.00      54.23 r
  U_UART/U_UART_receiver/serial_data (UART_receiver_test_1)
                                                          0.00      54.23 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/serial_data (UART_receiver_FSM_test_1)
                                                          0.00      54.23 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U64/Y (OAI22XLM)
                                                          0.13      54.36 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U65/Y (AO21XLM)
                                                          0.30      54.66 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/D (SDFFRQX1M)
                                                          0.00      54.66 f
  data arrival time                                                 54.66

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                -54.66
  --------------------------------------------------------------------------
  slack (MET)                                                      215.75


  Startpoint: serial_data_in
              (input port clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  serial_data_in (in)                                     0.03      54.23 f
  U_UART/serial_data_receiver (UART_test_1)               0.00      54.23 f
  U_UART/U_UART_receiver/serial_data (UART_receiver_test_1)
                                                          0.00      54.23 f
  U_UART/U_UART_receiver/U_data_sampler/serial_data (data_sampler_test_1)
                                                          0.00      54.23 f
  U_UART/U_UART_receiver/U_data_sampler/U39/Y (MX2XLM)
                                                          0.28      54.50 f
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/D (SDFFRQX1M)
                                                          0.00      54.50 f
  data arrival time                                                 54.50

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                -54.50
  --------------------------------------------------------------------------
  slack (MET)                                                      215.90


  Startpoint: serial_data_in
              (input port clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  serial_data_in (in)                                     0.03      54.23 f
  U_UART/serial_data_receiver (UART_test_1)               0.00      54.23 f
  U_UART/U_UART_receiver/serial_data (UART_receiver_test_1)
                                                          0.00      54.23 f
  U_UART/U_UART_receiver/U_data_sampler/serial_data (data_sampler_test_1)
                                                          0.00      54.23 f
  U_UART/U_UART_receiver/U_data_sampler/U16/Y (MX2XLM)
                                                          0.26      54.49 f
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/D (SDFFRQX1M)
                                                          0.00      54.49 f
  data arrival time                                                 54.49

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                -54.49
  --------------------------------------------------------------------------
  slack (MET)                                                      215.91


  Startpoint: serial_data_in
              (input port clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.20      54.20 f
  serial_data_in (in)                                     0.03      54.23 f
  U_UART/serial_data_receiver (UART_test_1)               0.00      54.23 f
  U_UART/U_UART_receiver/serial_data (UART_receiver_test_1)
                                                          0.00      54.23 f
  U_UART/U_UART_receiver/U_data_sampler/serial_data (data_sampler_test_1)
                                                          0.00      54.23 f
  U_UART/U_UART_receiver/U_data_sampler/U36/Y (MX2XLM)
                                                          0.26      54.49 f
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/D (SDFFRQX1M)
                                                          0.00      54.49 f
  data arrival time                                                 54.49

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                -54.49
  --------------------------------------------------------------------------
  slack (MET)                                                      215.91


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.21       0.70 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U36/Y (AOI221XLM)
                                                          0.39       1.10 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U37/Y (OAI211XLM)
                                                          0.19       1.28 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U38/Y (AOI21XLM)
                                                          0.17       1.45 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U39/Y (OAI21XLM)
                                                          0.12       1.57 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U40/Y (AOI211XLM)
                                                          0.60       2.17 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U41/Y (NAND2XLM)
                                                          0.27       2.44 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U46/Y (NAND2BXLM)
                                                          0.32       2.77 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U48/Y (OAI211XLM)
                                                          0.23       3.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U49/Y (OAI31XLM)
                                                          0.14       3.14 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/D (SDFFRQX1M)
                                                          0.00       3.14 f
  data arrival time                                                  3.14

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                      267.26


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.21       0.70 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U36/Y (AOI221XLM)
                                                          0.39       1.10 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U37/Y (OAI211XLM)
                                                          0.19       1.28 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U38/Y (AOI21XLM)
                                                          0.17       1.45 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U39/Y (OAI21XLM)
                                                          0.12       1.57 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U40/Y (AOI211XLM)
                                                          0.60       2.17 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U41/Y (NAND2XLM)
                                                          0.27       2.44 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U46/Y (NAND2BXLM)
                                                          0.32       2.77 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U59/Y (OAI211XLM)
                                                          0.13       2.90 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U60/Y (OAI21XLM)
                                                          0.13       3.03 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       3.03 f
  data arrival time                                                  3.03

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      267.37


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_done (edge_counter_test_1)
                                                          0.00       2.01 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count_done (UART_receiver_FSM_test_1)
                                                          0.00       2.01 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U50/Y (INVXLM)
                                                          0.10       2.11 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U51/Y (AOI221XLM)
                                                          0.35       2.46 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U52/Y (OAI2B11XLM)
                                                          0.24       2.69 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U53/Y (AOI32XLM)
                                                          0.27       2.96 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       2.96 r
  data arrival time                                                  2.96

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.96
  --------------------------------------------------------------------------
  slack (MET)                                                      267.54


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.21       0.70 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U36/Y (AOI221XLM)
                                                          0.39       1.10 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U37/Y (OAI211XLM)
                                                          0.19       1.28 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U38/Y (AOI21XLM)
                                                          0.17       1.45 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U39/Y (OAI21XLM)
                                                          0.12       1.57 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U40/Y (AOI211XLM)
                                                          0.60       2.17 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U41/Y (NAND2XLM)
                                                          0.27       2.44 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U57/Y (OAI211XLM)
                                                          0.16       2.60 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U58/Y (OAI21XLM)
                                                          0.13       2.73 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       2.73 f
  data arrival time                                                  2.73

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                      267.67


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.21       0.70 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U36/Y (AOI221XLM)
                                                          0.39       1.10 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U37/Y (OAI211XLM)
                                                          0.19       1.28 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U38/Y (AOI21XLM)
                                                          0.17       1.45 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U39/Y (OAI21XLM)
                                                          0.12       1.57 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U40/Y (AOI211XLM)
                                                          0.60       2.17 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U41/Y (NAND2XLM)
                                                          0.27       2.44 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U42/Y (OAI221XLM)
                                                          0.17       2.61 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U43/Y (INVXLM)
                                                          0.08       2.69 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/D (SDFFRQX1M)
                                                          0.00       2.69 f
  data arrival time                                                  2.69

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U5/Y (NAND2XLM)
                                                          0.20       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U6/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U9/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U5/Y (NAND2XLM)
                                                          0.20       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U6/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U20/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U5/Y (NAND2XLM)
                                                          0.20       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U6/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U13/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U5/Y (NAND2XLM)
                                                          0.20       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U6/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U17/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U2/Y (NAND2BXLM)
                                                          0.19       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U3/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U4/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U2/Y (NAND2BXLM)
                                                          0.19       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U3/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U25/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U2/Y (NAND2BXLM)
                                                          0.19       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U3/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U27/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U4/Y (NOR2BXLM)
                                                          0.21       2.07 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/deserializer_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/enable (deserializer_test_1)
                                                          0.00       2.07 r
  U_UART/U_UART_receiver/U_deserializer/U2/Y (NAND2BXLM)
                                                          0.19       2.26 f
  U_UART/U_UART_receiver/U_deserializer/U3/Y (NAND2BXLM)
                                                          0.31       2.57 f
  U_UART/U_UART_receiver/U_deserializer/U22/Y (OAI21XLM)
                                                          0.21       2.78 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/D (SDFFRQX1M)
                                                          0.00       2.78 r
  data arrival time                                                  2.78

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.30     270.50
  data required time                                               270.50
  --------------------------------------------------------------------------
  data required time                                               270.50
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                      267.72


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_done (edge_counter_test_1)
                                                          0.00       2.01 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count_done (UART_receiver_FSM_test_1)
                                                          0.00       2.01 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U50/Y (INVXLM)
                                                          0.10       2.11 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U51/Y (AOI221XLM)
                                                          0.35       2.46 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U67/Y (OAI2BB2XLM)
                                                          0.11       2.57 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       2.57 f
  data arrival time                                                  2.57

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (MET)                                                      267.83


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/U13/Y (NAND2BXLM)
                                                          0.26       2.27 r
  U_UART/U_UART_receiver/U_edge_counter/U19/Y (AOI221XLM)
                                                          0.09       2.36 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/D (SDFFRQX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.43     270.37
  data required time                                               270.37
  --------------------------------------------------------------------------
  data required time                                               270.37
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.01


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/U13/Y (NAND2BXLM)
                                                          0.26       2.27 r
  U_UART/U_UART_receiver/U_edge_counter/U16/Y (AOI211XLM)
                                                          0.10       2.37 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/D (SDFFRQX1M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.42     270.38
  data required time                                               270.38
  --------------------------------------------------------------------------
  data required time                                               270.38
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.01


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/U13/Y (NAND2BXLM)
                                                          0.26       2.27 r
  U_UART/U_UART_receiver/U_edge_counter/U23/Y (AOI221XLM)
                                                          0.09       2.36 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/D (SDFFRQX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.41     270.39
  data required time                                               270.39
  --------------------------------------------------------------------------
  data required time                                               270.39
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.02


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/U13/Y (NAND2BXLM)
                                                          0.26       2.27 r
  U_UART/U_UART_receiver/U_edge_counter/U17/Y (AOI221XLM)
                                                          0.09       2.36 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/D (SDFFRQX1M)
                                                          0.00       2.36 f
  data arrival time                                                  2.36

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.41     270.39
  data required time                                               270.39
  --------------------------------------------------------------------------
  data required time                                               270.39
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                      268.02


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U8/Y (INVXLM)     0.11       0.60 f
  U_UART/U_UART_receiver/U_edge_counter/U3/Y (NOR3XLM)
                                                          0.49       1.09 r
  U_UART/U_UART_receiver/U_edge_counter/U11/Y (OAI211XLM)
                                                          0.24       1.33 f
  U_UART/U_UART_receiver/U_edge_counter/U12/Y (NOR4XLM)
                                                          0.68       2.01 r
  U_UART/U_UART_receiver/U_edge_counter/U13/Y (NAND2BXLM)
                                                          0.26       2.27 r
  U_UART/U_UART_receiver/U_edge_counter/U14/Y (NOR2XLM)
                                                          0.08       2.35 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/D (SDFFRQX1M)
                                                          0.00       2.35 f
  data arrival time                                                  2.35

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.39     270.41
  data required time                                               270.41
  --------------------------------------------------------------------------
  data required time                                               270.41
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (MET)                                                      268.05


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U33/Y (AOI222XLM)                       0.80       2.14 r
  U_clock_divider/U34/Y (AOI211XLM)                       0.13       2.28 f
  U_clock_divider/counter_reg[2]/D (SDFFRQX1M)            0.00       2.28 f
  data arrival time                                                  2.28

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00     270.80 r
  library setup time                                     -0.43     270.37
  data required time                                               270.37
  --------------------------------------------------------------------------
  data required time                                               270.37
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      268.09


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U33/Y (AOI222XLM)                       0.80       2.14 r
  U_clock_divider/U42/Y (AOI2BB2XLM)                      0.14       2.28 f
  U_clock_divider/divided_clk_reg/D (SDFFRQX1M)           0.00       2.28 f
  data arrival time                                                  2.28

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/divided_clk_reg/CK (SDFFRQX1M)          0.00     270.80 r
  library setup time                                     -0.43     270.37
  data required time                                               270.37
  --------------------------------------------------------------------------
  data required time                                               270.37
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      268.09


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U33/Y (AOI222XLM)                       0.80       2.14 r
  U_clock_divider/U38/Y (AOI221XLM)                       0.12       2.26 f
  U_clock_divider/counter_reg[1]/D (SDFFRQX1M)            0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/counter_reg[1]/CK (SDFFRQX1M)           0.00     270.80 r
  library setup time                                     -0.44     270.36
  data required time                                               270.36
  --------------------------------------------------------------------------
  data required time                                               270.36
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U33/Y (AOI222XLM)                       0.80       2.14 r
  U_clock_divider/U39/Y (AOI221XLM)                       0.12       2.26 f
  U_clock_divider/counter_reg[3]/D (SDFFRQX1M)            0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/counter_reg[3]/CK (SDFFRQX1M)           0.00     270.80 r
  library setup time                                     -0.44     270.36
  data required time                                               270.36
  --------------------------------------------------------------------------
  data required time                                               270.36
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U33/Y (AOI222XLM)                       0.80       2.14 r
  U_clock_divider/U41/Y (AOI221XLM)                       0.12       2.26 f
  U_clock_divider/counter_reg[4]/D (SDFFRQX1M)            0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/counter_reg[4]/CK (SDFFRQX1M)           0.00     270.80 r
  library setup time                                     -0.44     270.36
  data required time                                               270.36
  --------------------------------------------------------------------------
  data required time                                               270.36
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U5/Y (NOR3XLM)
                                                          0.28       2.14 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/parity_bit_check_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.14 r
  U_UART/U_UART_receiver/U_parity_bit_checker/enable (parity_bit_checker_test_1)
                                                          0.00       2.14 r
  U_UART/U_UART_receiver/U_parity_bit_checker/U11/Y (OAI21XLM)
                                                          0.14       2.27 f
  U_UART/U_UART_receiver/U_parity_bit_checker/U4/Y (AOI21XLM)
                                                          0.19       2.46 r
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/D (SDFFRHQX8M)
                                                          0.00       2.46 r
  data arrival time                                                  2.46

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/CK (SDFFRHQX8M)
                                                          0.00     270.80 r
  library setup time                                     -0.23     270.57
  data required time                                               270.57
  --------------------------------------------------------------------------
  data required time                                               270.57
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (MET)                                                      268.10


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U33/Y (AOI222XLM)                       0.80       2.14 r
  U_clock_divider/U36/Y (NOR2XLM)                         0.11       2.25 f
  U_clock_divider/counter_reg[0]/D (SDFFRQX1M)            0.00       2.25 f
  data arrival time                                                  2.25

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/counter_reg[0]/CK (SDFFRQX1M)           0.00     270.80 r
  library setup time                                     -0.42     270.38
  data required time                                               270.38
  --------------------------------------------------------------------------
  data required time                                               270.38
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (MET)                                                      268.13


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U56/Y (NOR3XLM)
                                                          0.26       2.12 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/start_bit_check_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.12 r
  U_UART/U_UART_receiver/U_start_bit_checker/enable (start_bit_checker_test_1)
                                                          0.00       2.12 r
  U_UART/U_UART_receiver/U_start_bit_checker/U3/Y (AND2X1M)
                                                          0.16       2.28 r
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/D (SDFFRQX1M)
                                                          0.00       2.28 r
  data arrival time                                                  2.28

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.27     270.53
  data required time                                               270.53
  --------------------------------------------------------------------------
  data required time                                               270.53
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                      268.25


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[2] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/edge_count[2] (UART_receiver_FSM_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U12/Y (MXI2XLM)
                                                          0.22       0.71 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U13/Y (OAI22XLM)
                                                          0.17       0.87 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U14/Y (AOI221XLM)
                                                          0.27       1.15 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U17/Y (OAI211XLM)
                                                          0.20       1.35 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U18/Y (AOI221XLM)
                                                          0.28       1.63 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U19/Y (OAI21XLM)
                                                          0.23       1.86 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U23/Y (NOR2XLM)
                                                          0.16       2.02 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/stop_bit_check_enable (UART_receiver_FSM_test_1)
                                                          0.00       2.02 r
  U_UART/U_UART_receiver/U_stop_bit_checker/enable (stop_bit_checker_test_1)
                                                          0.00       2.02 r
  U_UART/U_UART_receiver/U_stop_bit_checker/U3/Y (NOR2BXLM)
                                                          0.17       2.19 r
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/D (SDFFRQX1M)
                                                          0.00       2.19 r
  data arrival time                                                  2.19

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.28     270.52
  data required time                                               270.52
  --------------------------------------------------------------------------
  data required time                                               270.52
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (MET)                                                      268.33


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count[4] (edge_counter_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_data_sampler/edge_count[4] (data_sampler_test_1)
                                                          0.00       0.49 f
  U_UART/U_UART_receiver/U_data_sampler/U4/Y (XOR2XLM)
                                                          0.29       0.79 f
  U_UART/U_UART_receiver/U_data_sampler/U18/Y (NOR2XLM)
                                                          0.20       0.99 r
  U_UART/U_UART_receiver/U_data_sampler/U29/Y (AOI21XLM)
                                                          0.16       1.14 f
  U_UART/U_UART_receiver/U_data_sampler/U44/Y (AOI2BB1XLM)
                                                          0.29       1.44 f
  U_UART/U_UART_receiver/U_data_sampler/U47/Y (OAI21XLM)
                                                          0.18       1.62 r
  U_UART/U_UART_receiver/U_data_sampler/U48/Y (AOI211XLM)
                                                          0.10       1.72 f
  U_UART/U_UART_receiver/U_data_sampler/U49/Y (AO21XLM)
                                                          0.29       2.01 f
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/D (SDFFRQX1M)
                                                          0.00       2.01 f
  data arrival time                                                  2.01

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/CK (SDFFRQX1M)
                                                          0.00     270.80 r
  library setup time                                     -0.40     270.40
  data required time                                               270.40
  --------------------------------------------------------------------------
  data required time                                               270.40
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (MET)                                                      268.39


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/odd_toggle_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U23/Y (AOI2BB2XLM)                      0.27       0.73 r
  U_clock_divider/U25/Y (OAI211XLM)                       0.19       0.92 f
  U_clock_divider/U29/Y (AOI21XLM)                        0.19       1.12 r
  U_clock_divider/U4/Y (OAI211XLM)                        0.22       1.34 f
  U_clock_divider/U6/Y (OAI21XLM)                         0.24       1.57 r
  U_clock_divider/U7/Y (OAI31XLM)                         0.14       1.71 f
  U_clock_divider/odd_toggle_reg/D (SDFFSQX1M)            0.00       1.71 f
  data arrival time                                                  1.71

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_clock_divider/odd_toggle_reg/CK (SDFFSQX1M)           0.00     270.80 r
  library setup time                                     -0.43     270.37
  data required time                                               270.37
  --------------------------------------------------------------------------
  data required time                                               270.37
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (MET)                                                      268.66


  Startpoint: U_UART_reset_synchronizer/Q_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U_UART_reset_synchronizer/Q_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_UART_reset_synchronizer/Q_reg[0]/CK (SDFFRQX1M)       0.00       0.00 r
  U_UART_reset_synchronizer/Q_reg[0]/Q (SDFFRQX1M)        0.43       0.43 f
  U_UART_reset_synchronizer/Q_reg[1]/D (SDFFRQX1M)        0.00       0.43 f
  data arrival time                                                  0.43

  clock UART_CLK (rise edge)                            271.00     271.00
  clock network delay (ideal)                             0.00     271.00
  clock uncertainty                                      -0.20     270.80
  U_UART_reset_synchronizer/Q_reg[1]/CK (SDFFRQX1M)       0.00     270.80 r
  library setup time                                     -0.39     270.41
  data required time                                               270.41
  --------------------------------------------------------------------------
  data required time                                               270.41
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                      269.98


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: serial_data_out
            (output port clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U24/Y (AO21XLM)
                                                          0.31       0.96 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/bit_select[0] (UART_transmitter_FSM_test_1)
                                                          0.00       0.96 f
  U_UART/U_UART_transmitter/U_output_multiplexer/bit_select[0] (output_multiplexer)
                                                          0.00       0.96 f
  U_UART/U_UART_transmitter/U_output_multiplexer/U7/Y (AOI21XLM)
                                                          0.15       1.11 r
  U_UART/U_UART_transmitter/U_output_multiplexer/U5/Y (AOI31XLM)
                                                          0.07       1.18 f
  U_UART/U_UART_transmitter/U_output_multiplexer/U3/Y (INVXLM)
                                                          0.19       1.37 r
  U_UART/U_UART_transmitter/U_output_multiplexer/U4/Y (CLKINVX8M)
                                                          0.80       2.17 f
  U_UART/U_UART_transmitter/U_output_multiplexer/mux_out (output_multiplexer)
                                                          0.00       2.17 f
  U_UART/U_UART_transmitter/TX_out (UART_transmitter_test_1)
                                                          0.00       2.17 f
  U_UART/serial_data_transmitter (UART_test_1)            0.00       2.17 f
  serial_data_out (out)                                   0.00       2.17 f
  data arrival time                                                  2.17

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  output external delay                               -1734.40    6937.40
  data required time                                              6937.40
  --------------------------------------------------------------------------
  data required time                                              6937.40
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (MET)                                                     6935.23


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/Q (SDFFRQX1M)
                                                          0.46       0.46 f
  U_UART_transmitter_data_synchronizer/synchronous_data[5] (data_synchronizer_test_1)
                                                          0.00       0.46 f
  U_UART/transmitter_parallel_data[5] (UART_test_1)       0.00       0.46 f
  U_UART/U_UART_transmitter/parallel_data[5] (UART_transmitter_test_1)
                                                          0.00       0.46 f
  U_UART/U_UART_transmitter/U_parity_calculator/parallel_data[5] (parity_calculator_test_1)
                                                          0.00       0.46 f
  U_UART/U_UART_transmitter/U_parity_calculator/U4/Y (XOR2XLM)
                                                          0.27       0.73 f
  U_UART/U_UART_transmitter/U_parity_calculator/U5/Y (XOR3XLM)
                                                          0.29       1.01 f
  U_UART/U_UART_transmitter/U_parity_calculator/U6/Y (XOR3XLM)
                                                          0.28       1.30 f
  U_UART/U_UART_transmitter/U_parity_calculator/U7/Y (NOR2XLM)
                                                          0.15       1.44 r
  U_UART/U_UART_transmitter/U_parity_calculator/U8/Y (AOI211XLM)
                                                          0.09       1.53 f
  U_UART/U_UART_transmitter/U_parity_calculator/U9/Y (AO21XLM)
                                                          0.27       1.80 f
  U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/D (SDFFRQX1M)
                                                          0.00       1.80 f
  data arrival time                                                  1.80

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.60


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U11/Y (AO22XLM)
                                                          0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U6/Y (AO22XLM)     0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U5/Y (AO22XLM)     0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U7/Y (AO22XLM)     0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U9/Y (AO22XLM)     0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U12/Y (AO22XLM)
                                                          0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U10/Y (AO22XLM)
                                                          0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/U4/Y (INVXLM)      0.27       1.31 f
  U_UART_transmitter_data_synchronizer/U8/Y (AO22XLM)     0.38       1.69 f
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.40    8671.40
  data required time                                              8671.40
  --------------------------------------------------------------------------
  data required time                                              8671.40
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.71


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U15/Y (AOI221XLM)
                                                          0.46       1.11 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U16/Y (INVXLM)
                                                          0.22       1.33 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U25/Y (AOI221XLM)
                                                          0.28       1.60 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.88


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U15/Y (AOI221XLM)
                                                          0.46       1.11 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U16/Y (INVXLM)
                                                          0.22       1.33 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U28/Y (AOI221XLM)
                                                          0.28       1.60 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/D (SDFFRQX1M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.32    8671.48
  data required time                                              8671.48
  --------------------------------------------------------------------------
  data required time                                              8671.48
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.88


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U15/Y (AOI221XLM)
                                                          0.46       1.11 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U16/Y (INVXLM)
                                                          0.22       1.33 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U23/Y (AOI211XLM)
                                                          0.28       1.61 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       1.61 r
  data arrival time                                                  1.61

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.31    8671.49
  data required time                                              8671.49
  --------------------------------------------------------------------------
  data required time                                              8671.49
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.88


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_serializer/serial_data_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U15/Y (AOI221XLM)
                                                          0.46       1.11 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_enable (UART_transmitter_FSM_test_1)
                                                          0.00       1.11 r
  U_UART/U_UART_transmitter/U_serializer/serial_enable (serializer_test_1)
                                                          0.00       1.11 r
  U_UART/U_UART_transmitter/U_serializer/U11/Y (AOI32XLM)
                                                          0.27       1.37 f
  U_UART/U_UART_transmitter/U_serializer/U4/Y (OAI2B1XLM)
                                                          0.13       1.51 r
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/D (SDFFRQX1M)
                                                          0.00       1.51 r
  data arrival time                                                  1.51

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.99


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U15/Y (AOI221XLM)
                                                          0.46       1.11 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U16/Y (INVXLM)
                                                          0.22       1.33 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U26/Y (NOR2XLM)
                                                          0.16       1.48 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/D (SDFFRQX1M)
                                                          0.00       1.48 r
  data arrival time                                                  1.48

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.28    8671.52
  data required time                                              8671.52
  --------------------------------------------------------------------------
  data required time                                              8671.52
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.03


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.47       0.47 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U10/Y (OAI21XLM)
                                                          0.18       0.65 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U15/Y (AOI221XLM)
                                                          0.46       1.11 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U16/Y (INVXLM)
                                                          0.22       1.33 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U17/Y (NAND2XLM)
                                                          0.11       1.44 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       1.44 r
  data arrival time                                                  1.44

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.28    8671.52
  data required time                                              8671.52
  --------------------------------------------------------------------------
  data required time                                              8671.52
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.08


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.49       1.05 r
  U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/D (SDFFRQX1M)
                                                          0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.36    8671.44
  data required time                                              8671.44
  --------------------------------------------------------------------------
  data required time                                              8671.44
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.40


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U6/Y (NAND2XLM)
                                                          0.12       0.62 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U12/Y (INVXLM)
                                                          0.09       0.71 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U13/Y (NAND4XLM)
                                                          0.13       0.84 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U14/Y (OAI31XLM)
                                                          0.11       0.96 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/D (SDFFRX1M)
                                                          0.00       0.96 f
  data arrival time                                                  0.96

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.43    8671.37
  data required time                                              8671.37
  --------------------------------------------------------------------------
  data required time                                              8671.37
  data arrival time                                                 -0.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.42


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U5/Y (INVXLM)
                                                          0.09       0.51 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U7/Y (AOI221XLM)
                                                          0.35       0.86 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U8/Y (INVXLM)
                                                          0.09       0.95 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]/D (SDFFSQX1M)
                                                          0.00       0.95 f
  data arrival time                                                  0.95

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]/CK (SDFFSQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.42    8671.38
  data required time                                              8671.38
  --------------------------------------------------------------------------
  data required time                                              8671.38
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.42


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.56       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.56 r
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/D (DFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.30    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.94


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.42       0.42 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q[0] (register_test_3)
                                                          0.00       0.42 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/D[0] (register_1)
                                                          0.00       0.42 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFSRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_TRANSMITTER_CLK (rise edge)               8672.00    8672.00
  clock network delay (ideal)                             0.00    8672.00
  clock uncertainty                                      -0.20    8671.80
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00    8671.80 r
  library setup time                                     -0.29    8671.50
  data required time                                              8671.50
  --------------------------------------------------------------------------
  data required time                                              8671.50
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.08


1
