ARM GAS  /tmp/ccuH8csT.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_convolve_HWC_q7_fast.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_convolve_HWC_q7_fast,"ax",%progbits
  17              		.align	1
  18              		.global	arm_convolve_HWC_q7_fast
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_convolve_HWC_q7_fast:
  26              	.LFB149:
  27              		.file 1 "./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c"
   1:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /*
   2:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   3:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
   4:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * SPDX-License-Identifier: Apache-2.0
   5:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
   6:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * not use this file except in compliance with the License.
   8:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * You may obtain a copy of the License at
   9:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  10:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  12:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Unless required by applicable law or agreed to in writing, software
  13:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * See the License for the specific language governing permissions and
  16:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * limitations under the License.
  17:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  */
  18:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  19:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /* ----------------------------------------------------------------------
  20:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Project:      CMSIS NN Library
  21:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Title:        arm_convolve_HWC_q7_fast.c
  22:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Description:  Fast Q7 version of convolution
  23:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  24:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * $Date:        17. January 2018
  25:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * $Revision:    V.1.0.0
  26:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  27:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * Target Processor:  Cortex-M cores
  28:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *
  29:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * -------------------------------------------------------------------- */
  30:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  31:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #include "arm_math.h"
ARM GAS  /tmp/ccuH8csT.s 			page 2


  32:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #include "arm_nnfunctions.h"
  33:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  34:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /**
  35:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  *  @ingroup groupNN
  36:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  */
  37:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  38:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** /**
  39:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * @addtogroup NNConv
  40:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  * @{
  41:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****  */
  42:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  43:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****   /**
  44:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @brief Fast Q7 convolution function
  45:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       Im_in       pointer to input tensor
  46:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       dim_im_in   input tensor dimention
  47:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       ch_im_in    number of input tensor channels
  48:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       wt          pointer to kernel weights
  49:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       ch_im_out   number of filters, i.e., output tensor channels
  50:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       dim_kernel  filter kernel size
  51:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       padding     padding sizes
  52:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       stride      convolution stride
  53:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       bias        pointer to bias
  54:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       bias_shift  amount of left-shift for bias
  55:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       out_shift   amount of right-shift for output
  56:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in,out]   Im_out      pointer to output tensor
  57:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in]       dim_im_out  output tensor dimension
  58:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in,out]   bufferA     pointer to buffer space for input 
  59:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @param[in,out]   bufferB     pointer to buffer space for output
  60:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @return     The function returns either
  61:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of s
  62:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  63:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * @details
  64:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  65:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * <b>Buffer size:</b>
  66:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  67:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * bufferA size: 2*ch_im_in*dim_kernel*dim_kernel
  68:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  69:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * bufferB size: 0
  70:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  71:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * <b>Input dimension constraints:</b>
  72:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  73:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * ch_im_in is multiple of 4    ( because of the SIMD32 read and swap )
  74:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  75:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * ch_im_out is multipe of 2    ( bacause 2x2 mat_mult kernel )
  76:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  77:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * The im2col converts the Q7 tensor input into Q15 column, which is stored in
  78:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * bufferA. There is reordering happenning during this im2col process with
  79:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * arm_q7_to_q15_reordered_no_shift. For every four elements, the second and
  80:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * third elements are swapped. 
  81:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  82:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * The computation kernel arm_nn_mat_mult_kernel_q7_q15_reordered does the
  83:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * GEMM computation with the reordered columns.
  84:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    *
  85:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * To speed-up the determination of the padding condition, we split the
  86:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * computation into 3x3 parts, i.e., {top, mid, bottom} X {left, mid, right}.
  87:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * This reduces the total number of boundary condition checks and improves
  88:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    * the data copying performance.
ARM GAS  /tmp/ccuH8csT.s 			page 3


  89:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****    */
  90:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
  91:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** arm_status
  92:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** arm_convolve_HWC_q7_fast(const q7_t * Im_in,
  93:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t dim_im_in,
  94:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t ch_im_in,
  95:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const q7_t * wt,
  96:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t ch_im_out,
  97:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t dim_kernel,
  98:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t padding,
  99:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t stride,
 100:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const q7_t * bias,
 101:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t bias_shift,
 102:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t out_shift,
 103:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          q7_t * Im_out, 
 104:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          const uint16_t dim_im_out, 
 105:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          q15_t * bufferA, 
 106:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                          q7_t * bufferB)
 107:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** {
  28              		.loc 1 107 1
  29              		.cfi_startproc
  30              		@ args = 44, pretend = 0, frame = 152
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 AAB0     		sub	sp, sp, #168
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 176
  40 0004 04AF     		add	r7, sp, #16
  41              	.LCFI2:
  42              		.cfi_def_cfa 7, 160
  43 0006 F860     		str	r0, [r7, #12]
  44 0008 7B60     		str	r3, [r7, #4]
  45 000a 0B46     		mov	r3, r1	@ movhi
  46 000c 7B81     		strh	r3, [r7, #10]	@ movhi
  47 000e 1346     		mov	r3, r2	@ movhi
  48 0010 3B81     		strh	r3, [r7, #8]	@ movhi
 108:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 109:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #if defined (ARM_MATH_DSP)
 110:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* Run the following code for Cortex-M4 and Cortex-M7 */
 111:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 112:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     int16_t   i_out_y, i_out_x, i_ker_y, i_ker_x;
 113:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 114:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /*
 115:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *  Here we use bufferA as q15_t internally as computation are done with q15_t level
 116:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *  im2col are done to output in q15_t format from q7_t input
 117:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      */
 118:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 119:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     q15_t    *pBuffer = bufferA;
  49              		.loc 1 119 15
  50 0012 D7F8C430 		ldr	r3, [r7, #196]
  51 0016 C7F88C30 		str	r3, [r7, #140]
 120:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     q7_t     *pOut = Im_out;
  52              		.loc 1 120 15
ARM GAS  /tmp/ccuH8csT.s 			page 4


  53 001a D7F8BC30 		ldr	r3, [r7, #188]
  54 001e C7F88830 		str	r3, [r7, #136]
 121:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 122:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
  55              		.loc 1 122 22
  56 0022 3B89     		ldrh	r3, [r7, #8]	@ movhi
  57 0024 03F00303 		and	r3, r3, #3
  58 0028 9BB2     		uxth	r3, r3
  59              		.loc 1 122 8
  60 002a 002B     		cmp	r3, #0
  61 002c 06D1     		bne	.L2
  62              		.loc 1 122 44 discriminator 1
  63 002e B7F8A030 		ldrh	r3, [r7, #160]	@ movhi
  64 0032 03F00103 		and	r3, r3, #1
  65 0036 9BB2     		uxth	r3, r3
  66              		.loc 1 122 27 discriminator 1
  67 0038 002B     		cmp	r3, #0
  68 003a 03D0     		beq	.L3
  69              	.L2:
 123:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 124:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* check if the input dimension meets the constraints */
 125:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         return ARM_MATH_SIZE_MISMATCH;
  70              		.loc 1 125 16
  71 003c 6FF00203 		mvn	r3, #2
  72 0040 00F0C5BC 		b	.L4
  73              	.L3:
 126:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 127:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 128:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /*
 129:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *  Here we split the entire matrix into three regions depending on the padding situation
 130:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      *    Top: i_out_y from 0 to padding - 1
 131:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      * Middle: i_out_y from padding to dim_im_out-padding-1
 132:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      * Bottom: i_out_y from dim_im_out-padding to dim_im_out-1
 133:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****      */
 134:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 135:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* top part */
 136:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (i_out_y = 0; i_out_y < padding; i_out_y++)
  74              		.loc 1 136 18
  75 0044 0023     		movs	r3, #0
  76 0046 A7F89630 		strh	r3, [r7, #150]	@ movhi
  77              		.loc 1 136 5
  78 004a CEE0     		b	.L5
  79              	.L16:
 137:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 138:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
  80              		.loc 1 138 22
  81 004c 0023     		movs	r3, #0
  82 004e A7F89430 		strh	r3, [r7, #148]	@ movhi
  83              		.loc 1 138 9
  84 0052 BCE0     		b	.L6
  85              	.L15:
 139:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 140:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
  86              		.loc 1 141 45
  87 0054 B7F89630 		ldrh	r3, [r7, #150]
  88 0058 B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
ARM GAS  /tmp/ccuH8csT.s 			page 5


  89 005c 12FB03F3 		smulbb	r3, r2, r3
  90 0060 9AB2     		uxth	r2, r3
  91 0062 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
  92 0066 D31A     		subs	r3, r2, r3
  93 0068 9BB2     		uxth	r3, r3
  94              		.loc 1 141 26
  95 006a A7F89230 		strh	r3, [r7, #146]	@ movhi
  96              		.loc 1 141 13
  97 006e 61E0     		b	.L7
  98              	.L13:
 142:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
  99              		.loc 1 143 49
 100 0070 B7F89430 		ldrh	r3, [r7, #148]
 101 0074 B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 102 0078 12FB03F3 		smulbb	r3, r2, r3
 103 007c 9AB2     		uxth	r2, r3
 104 007e B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 105 0082 D31A     		subs	r3, r2, r3
 106 0084 9BB2     		uxth	r3, r3
 107              		.loc 1 143 30
 108 0086 A7F89030 		strh	r3, [r7, #144]	@ movhi
 109              		.loc 1 143 17
 110 008a 3CE0     		b	.L8
 111              	.L12:
 144:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 145:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
 112              		.loc 1 145 24
 113 008c B7F99230 		ldrsh	r3, [r7, #146]
 114 0090 002B     		cmp	r3, #0
 115 0092 0DDB     		blt	.L9
 116              		.loc 1 145 48 discriminator 1
 117 0094 B7F99220 		ldrsh	r2, [r7, #146]
 118 0098 7B89     		ldrh	r3, [r7, #10]
 119              		.loc 1 145 37 discriminator 1
 120 009a 9A42     		cmp	r2, r3
 121 009c 08DA     		bge	.L9
 122              		.loc 1 145 61 discriminator 2
 123 009e B7F99030 		ldrsh	r3, [r7, #144]
 124 00a2 002B     		cmp	r3, #0
 125 00a4 04DB     		blt	.L9
 126              		.loc 1 145 87 discriminator 3
 127 00a6 B7F99020 		ldrsh	r2, [r7, #144]
 128 00aa 7B89     		ldrh	r3, [r7, #10]
 129              		.loc 1 145 76 discriminator 3
 130 00ac 9A42     		cmp	r2, r3
 131 00ae 08DB     		blt	.L10
 132              	.L9:
 146:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 147:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 148:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 133              		.loc 1 148 25
 134 00b0 3B89     		ldrh	r3, [r7, #8]
 135 00b2 5B00     		lsls	r3, r3, #1
 136 00b4 1A46     		mov	r2, r3
 137 00b6 0021     		movs	r1, #0
 138 00b8 D7F88C00 		ldr	r0, [r7, #140]
ARM GAS  /tmp/ccuH8csT.s 			page 6


 139 00bc FFF7FEFF 		bl	memset
 140 00c0 13E0     		b	.L11
 141              	.L10:
 149:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 150:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 151:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 152:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 142              		.loc 1 152 56
 143 00c2 B7F99230 		ldrsh	r3, [r7, #146]
 144 00c6 7A89     		ldrh	r2, [r7, #10]
 145 00c8 02FB03F2 		mul	r2, r2, r3
 146              		.loc 1 152 68
 147 00cc B7F99030 		ldrsh	r3, [r7, #144]
 148 00d0 1344     		add	r3, r3, r2
 149              		.loc 1 152 79
 150 00d2 3A89     		ldrh	r2, [r7, #8]
 151 00d4 02FB03F3 		mul	r3, r2, r3
 152 00d8 1A46     		mov	r2, r3
 151:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 153              		.loc 1 151 25
 154 00da FB68     		ldr	r3, [r7, #12]
 155 00dc 1344     		add	r3, r3, r2
 156 00de 3A89     		ldrh	r2, [r7, #8]
 157 00e0 D7F88C10 		ldr	r1, [r7, #140]
 158 00e4 1846     		mov	r0, r3
 159 00e6 FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 160              	.L11:
 153:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 154:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 161              		.loc 1 154 29 discriminator 2
 162 00ea 3B89     		ldrh	r3, [r7, #8]
 163 00ec 5B00     		lsls	r3, r3, #1
 164 00ee D7F88C20 		ldr	r2, [r7, #140]
 165 00f2 1344     		add	r3, r3, r2
 166 00f4 C7F88C30 		str	r3, [r7, #140]
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 167              		.loc 1 143 118 discriminator 2
 168 00f8 B7F99030 		ldrsh	r3, [r7, #144]
 169 00fc 9BB2     		uxth	r3, r3
 170 00fe 0133     		adds	r3, r3, #1
 171 0100 9BB2     		uxth	r3, r3
 172 0102 A7F89030 		strh	r3, [r7, #144]	@ movhi
 173              	.L8:
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 174              		.loc 1 143 68 discriminator 1
 175 0106 B7F99020 		ldrsh	r2, [r7, #144]
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 176              		.loc 1 143 78 discriminator 1
 177 010a B7F99430 		ldrsh	r3, [r7, #148]
 178 010e B7F8AC10 		ldrh	r1, [r7, #172]
 179 0112 01FB03F1 		mul	r1, r1, r3
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 180              		.loc 1 143 87 discriminator 1
 181 0116 B7F8A830 		ldrh	r3, [r7, #168]
 182 011a C91A     		subs	r1, r1, r3
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 183              		.loc 1 143 97 discriminator 1
ARM GAS  /tmp/ccuH8csT.s 			page 7


 184 011c B7F8A430 		ldrh	r3, [r7, #164]
 185 0120 0B44     		add	r3, r3, r1
 143:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 186              		.loc 1 143 17 discriminator 1
 187 0122 9A42     		cmp	r2, r3
 188 0124 B2DB     		blt	.L12
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 189              		.loc 1 141 114 discriminator 2
 190 0126 B7F99230 		ldrsh	r3, [r7, #146]
 191 012a 9BB2     		uxth	r3, r3
 192 012c 0133     		adds	r3, r3, #1
 193 012e 9BB2     		uxth	r3, r3
 194 0130 A7F89230 		strh	r3, [r7, #146]	@ movhi
 195              	.L7:
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 196              		.loc 1 141 64 discriminator 1
 197 0134 B7F99220 		ldrsh	r2, [r7, #146]
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 198              		.loc 1 141 74 discriminator 1
 199 0138 B7F99630 		ldrsh	r3, [r7, #150]
 200 013c B7F8AC10 		ldrh	r1, [r7, #172]
 201 0140 01FB03F1 		mul	r1, r1, r3
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 202              		.loc 1 141 83 discriminator 1
 203 0144 B7F8A830 		ldrh	r3, [r7, #168]
 204 0148 C91A     		subs	r1, r1, r3
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 205              		.loc 1 141 93 discriminator 1
 206 014a B7F8A430 		ldrh	r3, [r7, #164]
 207 014e 0B44     		add	r3, r3, r1
 141:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 208              		.loc 1 141 13 discriminator 1
 209 0150 9A42     		cmp	r2, r3
 210 0152 8DDB     		blt	.L13
 155:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 156:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 157:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 158:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 211              		.loc 1 158 51
 212 0154 3B89     		ldrh	r3, [r7, #8]
 213 0156 B7F8A420 		ldrh	r2, [r7, #164]
 214 015a 02FB03F3 		mul	r3, r2, r3
 215              		.loc 1 158 64
 216 015e B7F8A420 		ldrh	r2, [r7, #164]
 217 0162 02FB03F3 		mul	r3, r2, r3
 218              		.loc 1 158 36
 219 0166 9B00     		lsls	r3, r3, #2
 220 0168 D7F8C420 		ldr	r2, [r7, #196]
 221 016c 1344     		add	r3, r3, r2
 222              		.loc 1 158 16
 223 016e D7F88C20 		ldr	r2, [r7, #140]
 224 0172 9A42     		cmp	r2, r3
 225 0174 24D1     		bne	.L14
 159:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 160:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 161:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 226              		.loc 1 161 21
ARM GAS  /tmp/ccuH8csT.s 			page 8


 227 0176 3A89     		ldrh	r2, [r7, #8]	@ movhi
 228 0178 B7F8A430 		ldrh	r3, [r7, #164]	@ movhi
 229 017c 12FB03F3 		smulbb	r3, r2, r3
 230 0180 9BB2     		uxth	r3, r3
 231 0182 B7F8A420 		ldrh	r2, [r7, #164]	@ movhi
 232 0186 12FB03F3 		smulbb	r3, r2, r3
 233 018a 99B2     		uxth	r1, r3
 234 018c B7F8A020 		ldrh	r2, [r7, #160]
 235 0190 D7F88830 		ldr	r3, [r7, #136]
 236 0194 0393     		str	r3, [sp, #12]
 237 0196 D7F8B030 		ldr	r3, [r7, #176]
 238 019a 0293     		str	r3, [sp, #8]
 239 019c B7F8B830 		ldrh	r3, [r7, #184]
 240 01a0 0193     		str	r3, [sp, #4]
 241 01a2 B7F8B430 		ldrh	r3, [r7, #180]
 242 01a6 0093     		str	r3, [sp]
 243 01a8 0B46     		mov	r3, r1
 244 01aa D7F8C410 		ldr	r1, [r7, #196]
 245 01ae 7868     		ldr	r0, [r7, #4]
 246 01b0 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 247 01b4 C7F88800 		str	r0, [r7, #136]
 162:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 163:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 164:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 165:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 166:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 167:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 168:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 248              		.loc 1 168 25
 249 01b8 D7F8C430 		ldr	r3, [r7, #196]
 250 01bc C7F88C30 		str	r3, [r7, #140]
 251              	.L14:
 138:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 252              		.loc 1 138 56 discriminator 2
 253 01c0 B7F99430 		ldrsh	r3, [r7, #148]
 254 01c4 9BB2     		uxth	r3, r3
 255 01c6 0133     		adds	r3, r3, #1
 256 01c8 9BB2     		uxth	r3, r3
 257 01ca A7F89430 		strh	r3, [r7, #148]	@ movhi
 258              	.L6:
 138:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 259              		.loc 1 138 35 discriminator 1
 260 01ce B7F99420 		ldrsh	r2, [r7, #148]
 261 01d2 B7F8C030 		ldrh	r3, [r7, #192]
 138:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 262              		.loc 1 138 9 discriminator 1
 263 01d6 9A42     		cmp	r2, r3
 264 01d8 FFF63CAF 		blt	.L15
 136:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 265              		.loc 1 136 49 discriminator 2
 266 01dc B7F99630 		ldrsh	r3, [r7, #150]
 267 01e0 9BB2     		uxth	r3, r3
 268 01e2 0133     		adds	r3, r3, #1
 269 01e4 9BB2     		uxth	r3, r3
 270 01e6 A7F89630 		strh	r3, [r7, #150]	@ movhi
 271              	.L5:
 136:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
ARM GAS  /tmp/ccuH8csT.s 			page 9


 272              		.loc 1 136 31 discriminator 1
 273 01ea B7F99620 		ldrsh	r2, [r7, #150]
 274 01ee B7F8A830 		ldrh	r3, [r7, #168]
 136:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 275              		.loc 1 136 5 discriminator 1
 276 01f2 9A42     		cmp	r2, r3
 277 01f4 FFF62AAF 		blt	.L16
 169:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 170:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 171:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 172:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 173:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* middle part, here we also divide the x into left, mid and right */
 174:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (; i_out_y < dim_im_out - padding; i_out_y++)
 278              		.loc 1 174 5
 279 01f8 18E2     		b	.L17
 280              	.L43:
 175:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 176:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 177:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* left part */
 178:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i_out_x = 0; i_out_x < padding; i_out_x++)
 281              		.loc 1 178 22
 282 01fa 0023     		movs	r3, #0
 283 01fc A7F89430 		strh	r3, [r7, #148]	@ movhi
 284              		.loc 1 178 9
 285 0200 B3E0     		b	.L18
 286              	.L27:
 179:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 180:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 287              		.loc 1 181 45
 288 0202 B7F89630 		ldrh	r3, [r7, #150]
 289 0206 B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 290 020a 12FB03F3 		smulbb	r3, r2, r3
 291 020e 9AB2     		uxth	r2, r3
 292 0210 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 293 0214 D31A     		subs	r3, r2, r3
 294 0216 9BB2     		uxth	r3, r3
 295              		.loc 1 181 26
 296 0218 A7F89230 		strh	r3, [r7, #146]	@ movhi
 297              		.loc 1 181 13
 298 021c 58E0     		b	.L19
 299              	.L25:
 182:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 300              		.loc 1 183 49
 301 021e B7F89430 		ldrh	r3, [r7, #148]
 302 0222 B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 303 0226 12FB03F3 		smulbb	r3, r2, r3
 304 022a 9AB2     		uxth	r2, r3
 305 022c B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 306 0230 D31A     		subs	r3, r2, r3
 307 0232 9BB2     		uxth	r3, r3
 308              		.loc 1 183 30
 309 0234 A7F89030 		strh	r3, [r7, #144]	@ movhi
 310              		.loc 1 183 17
 311 0238 33E0     		b	.L20
 312              	.L24:
ARM GAS  /tmp/ccuH8csT.s 			page 10


 184:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 185:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_x < 0 || i_ker_x >= dim_im_in)
 313              		.loc 1 185 24
 314 023a B7F99030 		ldrsh	r3, [r7, #144]
 315 023e 002B     		cmp	r3, #0
 316 0240 04DB     		blt	.L21
 317              		.loc 1 185 48 discriminator 1
 318 0242 B7F99020 		ldrsh	r2, [r7, #144]
 319 0246 7B89     		ldrh	r3, [r7, #10]
 320              		.loc 1 185 37 discriminator 1
 321 0248 9A42     		cmp	r2, r3
 322 024a 08DB     		blt	.L22
 323              	.L21:
 186:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 187:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 188:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 324              		.loc 1 188 25
 325 024c 3B89     		ldrh	r3, [r7, #8]
 326 024e 5B00     		lsls	r3, r3, #1
 327 0250 1A46     		mov	r2, r3
 328 0252 0021     		movs	r1, #0
 329 0254 D7F88C00 		ldr	r0, [r7, #140]
 330 0258 FFF7FEFF 		bl	memset
 331 025c 13E0     		b	.L23
 332              	.L22:
 189:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 190:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 191:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 192:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 333              		.loc 1 192 56
 334 025e B7F99230 		ldrsh	r3, [r7, #146]
 335 0262 7A89     		ldrh	r2, [r7, #10]
 336 0264 02FB03F2 		mul	r2, r2, r3
 337              		.loc 1 192 68
 338 0268 B7F99030 		ldrsh	r3, [r7, #144]
 339 026c 1344     		add	r3, r3, r2
 340              		.loc 1 192 79
 341 026e 3A89     		ldrh	r2, [r7, #8]
 342 0270 02FB03F3 		mul	r3, r2, r3
 343 0274 1A46     		mov	r2, r3
 191:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 344              		.loc 1 191 25
 345 0276 FB68     		ldr	r3, [r7, #12]
 346 0278 1344     		add	r3, r3, r2
 347 027a 3A89     		ldrh	r2, [r7, #8]
 348 027c D7F88C10 		ldr	r1, [r7, #140]
 349 0280 1846     		mov	r0, r3
 350 0282 FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 351              	.L23:
 193:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 194:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 352              		.loc 1 194 29 discriminator 2
 353 0286 3B89     		ldrh	r3, [r7, #8]
 354 0288 5B00     		lsls	r3, r3, #1
 355 028a D7F88C20 		ldr	r2, [r7, #140]
 356 028e 1344     		add	r3, r3, r2
 357 0290 C7F88C30 		str	r3, [r7, #140]
ARM GAS  /tmp/ccuH8csT.s 			page 11


 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 358              		.loc 1 183 118 discriminator 2
 359 0294 B7F99030 		ldrsh	r3, [r7, #144]
 360 0298 9BB2     		uxth	r3, r3
 361 029a 0133     		adds	r3, r3, #1
 362 029c 9BB2     		uxth	r3, r3
 363 029e A7F89030 		strh	r3, [r7, #144]	@ movhi
 364              	.L20:
 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 365              		.loc 1 183 68 discriminator 1
 366 02a2 B7F99020 		ldrsh	r2, [r7, #144]
 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 367              		.loc 1 183 78 discriminator 1
 368 02a6 B7F99430 		ldrsh	r3, [r7, #148]
 369 02aa B7F8AC10 		ldrh	r1, [r7, #172]
 370 02ae 01FB03F1 		mul	r1, r1, r3
 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 371              		.loc 1 183 87 discriminator 1
 372 02b2 B7F8A830 		ldrh	r3, [r7, #168]
 373 02b6 C91A     		subs	r1, r1, r3
 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 374              		.loc 1 183 97 discriminator 1
 375 02b8 B7F8A430 		ldrh	r3, [r7, #164]
 376 02bc 0B44     		add	r3, r3, r1
 183:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 377              		.loc 1 183 17 discriminator 1
 378 02be 9A42     		cmp	r2, r3
 379 02c0 BBDB     		blt	.L24
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 380              		.loc 1 181 114 discriminator 2
 381 02c2 B7F99230 		ldrsh	r3, [r7, #146]
 382 02c6 9BB2     		uxth	r3, r3
 383 02c8 0133     		adds	r3, r3, #1
 384 02ca 9BB2     		uxth	r3, r3
 385 02cc A7F89230 		strh	r3, [r7, #146]	@ movhi
 386              	.L19:
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 387              		.loc 1 181 64 discriminator 1
 388 02d0 B7F99220 		ldrsh	r2, [r7, #146]
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 389              		.loc 1 181 74 discriminator 1
 390 02d4 B7F99630 		ldrsh	r3, [r7, #150]
 391 02d8 B7F8AC10 		ldrh	r1, [r7, #172]
 392 02dc 01FB03F1 		mul	r1, r1, r3
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 393              		.loc 1 181 83 discriminator 1
 394 02e0 B7F8A830 		ldrh	r3, [r7, #168]
 395 02e4 C91A     		subs	r1, r1, r3
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 396              		.loc 1 181 93 discriminator 1
 397 02e6 B7F8A430 		ldrh	r3, [r7, #164]
 398 02ea 0B44     		add	r3, r3, r1
 181:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 399              		.loc 1 181 13 discriminator 1
 400 02ec 9A42     		cmp	r2, r3
 401 02ee 96DB     		blt	.L25
 195:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
ARM GAS  /tmp/ccuH8csT.s 			page 12


 196:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 197:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 198:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 402              		.loc 1 198 51
 403 02f0 3B89     		ldrh	r3, [r7, #8]
 404 02f2 B7F8A420 		ldrh	r2, [r7, #164]
 405 02f6 02FB03F3 		mul	r3, r2, r3
 406              		.loc 1 198 64
 407 02fa B7F8A420 		ldrh	r2, [r7, #164]
 408 02fe 02FB03F3 		mul	r3, r2, r3
 409              		.loc 1 198 36
 410 0302 9B00     		lsls	r3, r3, #2
 411 0304 D7F8C420 		ldr	r2, [r7, #196]
 412 0308 1344     		add	r3, r3, r2
 413              		.loc 1 198 16
 414 030a D7F88C20 		ldr	r2, [r7, #140]
 415 030e 9A42     		cmp	r2, r3
 416 0310 24D1     		bne	.L26
 199:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 200:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 201:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 417              		.loc 1 201 21
 418 0312 3A89     		ldrh	r2, [r7, #8]	@ movhi
 419 0314 B7F8A430 		ldrh	r3, [r7, #164]	@ movhi
 420 0318 12FB03F3 		smulbb	r3, r2, r3
 421 031c 9BB2     		uxth	r3, r3
 422 031e B7F8A420 		ldrh	r2, [r7, #164]	@ movhi
 423 0322 12FB03F3 		smulbb	r3, r2, r3
 424 0326 99B2     		uxth	r1, r3
 425 0328 B7F8A020 		ldrh	r2, [r7, #160]
 426 032c D7F88830 		ldr	r3, [r7, #136]
 427 0330 0393     		str	r3, [sp, #12]
 428 0332 D7F8B030 		ldr	r3, [r7, #176]
 429 0336 0293     		str	r3, [sp, #8]
 430 0338 B7F8B830 		ldrh	r3, [r7, #184]
 431 033c 0193     		str	r3, [sp, #4]
 432 033e B7F8B430 		ldrh	r3, [r7, #180]
 433 0342 0093     		str	r3, [sp]
 434 0344 0B46     		mov	r3, r1
 435 0346 D7F8C410 		ldr	r1, [r7, #196]
 436 034a 7868     		ldr	r0, [r7, #4]
 437 034c FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 438 0350 C7F88800 		str	r0, [r7, #136]
 202:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 203:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 204:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 205:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 206:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 207:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 208:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 439              		.loc 1 208 25
 440 0354 D7F8C430 		ldr	r3, [r7, #196]
 441 0358 C7F88C30 		str	r3, [r7, #140]
 442              	.L26:
 178:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 443              		.loc 1 178 53 discriminator 2
 444 035c B7F99430 		ldrsh	r3, [r7, #148]
ARM GAS  /tmp/ccuH8csT.s 			page 13


 445 0360 9BB2     		uxth	r3, r3
 446 0362 0133     		adds	r3, r3, #1
 447 0364 9BB2     		uxth	r3, r3
 448 0366 A7F89430 		strh	r3, [r7, #148]	@ movhi
 449              	.L18:
 178:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 450              		.loc 1 178 35 discriminator 1
 451 036a B7F99420 		ldrsh	r2, [r7, #148]
 452 036e B7F8A830 		ldrh	r3, [r7, #168]
 178:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 453              		.loc 1 178 9 discriminator 1
 454 0372 9A42     		cmp	r2, r3
 455 0374 FFF645AF 		blt	.L27
 209:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 210:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 211:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 212:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* mid part */
 213:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (; i_out_x < dim_im_out - padding; i_out_x++)
 456              		.loc 1 213 9
 457 0378 8BE0     		b	.L28
 458              	.L32:
 214:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 215:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 459              		.loc 1 216 45
 460 037a B7F89630 		ldrh	r3, [r7, #150]
 461 037e B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 462 0382 12FB03F3 		smulbb	r3, r2, r3
 463 0386 9AB2     		uxth	r2, r3
 464 0388 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 465 038c D31A     		subs	r3, r2, r3
 466 038e 9BB2     		uxth	r3, r3
 467              		.loc 1 216 26
 468 0390 A7F89230 		strh	r3, [r7, #146]	@ movhi
 469              		.loc 1 216 13
 470 0394 30E0     		b	.L29
 471              	.L30:
 217:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 218:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 arm_q7_to_q15_reordered_no_shift((q7_t *) Im_in
 219:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 220:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  (i_ker_y *
 472              		.loc 1 220 59 discriminator 3
 473 0396 B7F99230 		ldrsh	r3, [r7, #146]
 474 039a 7A89     		ldrh	r2, [r7, #10]
 475 039c 02FB03F2 		mul	r2, r2, r3
 221:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   dim_im_in +
 222:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   i_out_x *
 476              		.loc 1 222 59 discriminator 3
 477 03a0 B7F99430 		ldrsh	r3, [r7, #148]
 478 03a4 B7F8AC10 		ldrh	r1, [r7, #172]
 479 03a8 01FB03F3 		mul	r3, r1, r3
 221:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   dim_im_in +
 480              		.loc 1 221 61 discriminator 3
 481 03ac 1A44     		add	r2, r2, r3
 223:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                   stride - padding) * ch_im_in, pBuffer, ch_im_in *
 482              		.loc 1 223 58 discriminator 3
 483 03ae B7F8A830 		ldrh	r3, [r7, #168]
ARM GAS  /tmp/ccuH8csT.s 			page 14


 484 03b2 D31A     		subs	r3, r2, r3
 485              		.loc 1 223 69 discriminator 3
 486 03b4 3A89     		ldrh	r2, [r7, #8]
 487 03b6 02FB03F3 		mul	r3, r2, r3
 488 03ba 1A46     		mov	r2, r3
 218:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 489              		.loc 1 218 17 discriminator 3
 490 03bc FB68     		ldr	r3, [r7, #12]
 491 03be 9818     		adds	r0, r3, r2
 492              		.loc 1 223 99 discriminator 3
 493 03c0 3B89     		ldrh	r3, [r7, #8]
 494 03c2 B7F8A420 		ldrh	r2, [r7, #164]
 495 03c6 02FB03F3 		mul	r3, r2, r3
 218:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                  +
 496              		.loc 1 218 17 discriminator 3
 497 03ca 1A46     		mov	r2, r3
 498 03cc D7F88C10 		ldr	r1, [r7, #140]
 499 03d0 FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 224:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer += ch_im_in * dim_kernel;
 500              		.loc 1 224 37 discriminator 3
 501 03d4 3B89     		ldrh	r3, [r7, #8]
 502 03d6 B7F8A420 		ldrh	r2, [r7, #164]
 503 03da 02FB03F3 		mul	r3, r2, r3
 504              		.loc 1 224 25 discriminator 3
 505 03de 5B00     		lsls	r3, r3, #1
 506 03e0 D7F88C20 		ldr	r2, [r7, #140]
 507 03e4 1344     		add	r3, r3, r2
 508 03e6 C7F88C30 		str	r3, [r7, #140]
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 509              		.loc 1 216 114 discriminator 3
 510 03ea B7F99230 		ldrsh	r3, [r7, #146]
 511 03ee 9BB2     		uxth	r3, r3
 512 03f0 0133     		adds	r3, r3, #1
 513 03f2 9BB2     		uxth	r3, r3
 514 03f4 A7F89230 		strh	r3, [r7, #146]	@ movhi
 515              	.L29:
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 516              		.loc 1 216 64 discriminator 1
 517 03f8 B7F99220 		ldrsh	r2, [r7, #146]
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 518              		.loc 1 216 74 discriminator 1
 519 03fc B7F99630 		ldrsh	r3, [r7, #150]
 520 0400 B7F8AC10 		ldrh	r1, [r7, #172]
 521 0404 01FB03F1 		mul	r1, r1, r3
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 522              		.loc 1 216 83 discriminator 1
 523 0408 B7F8A830 		ldrh	r3, [r7, #168]
 524 040c C91A     		subs	r1, r1, r3
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 525              		.loc 1 216 93 discriminator 1
 526 040e B7F8A430 		ldrh	r3, [r7, #164]
 527 0412 0B44     		add	r3, r3, r1
 216:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 528              		.loc 1 216 13 discriminator 1
 529 0414 9A42     		cmp	r2, r3
 530 0416 BEDB     		blt	.L30
 225:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
ARM GAS  /tmp/ccuH8csT.s 			page 15


 226:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 227:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 531              		.loc 1 227 51
 532 0418 3B89     		ldrh	r3, [r7, #8]
 533 041a B7F8A420 		ldrh	r2, [r7, #164]
 534 041e 02FB03F3 		mul	r3, r2, r3
 535              		.loc 1 227 64
 536 0422 B7F8A420 		ldrh	r2, [r7, #164]
 537 0426 02FB03F3 		mul	r3, r2, r3
 538              		.loc 1 227 36
 539 042a 9B00     		lsls	r3, r3, #2
 540 042c D7F8C420 		ldr	r2, [r7, #196]
 541 0430 1344     		add	r3, r3, r2
 542              		.loc 1 227 16
 543 0432 D7F88C20 		ldr	r2, [r7, #140]
 544 0436 9A42     		cmp	r2, r3
 545 0438 24D1     		bne	.L31
 228:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 229:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 230:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 546              		.loc 1 230 21
 547 043a 3A89     		ldrh	r2, [r7, #8]	@ movhi
 548 043c B7F8A430 		ldrh	r3, [r7, #164]	@ movhi
 549 0440 12FB03F3 		smulbb	r3, r2, r3
 550 0444 9BB2     		uxth	r3, r3
 551 0446 B7F8A420 		ldrh	r2, [r7, #164]	@ movhi
 552 044a 12FB03F3 		smulbb	r3, r2, r3
 553 044e 99B2     		uxth	r1, r3
 554 0450 B7F8A020 		ldrh	r2, [r7, #160]
 555 0454 D7F88830 		ldr	r3, [r7, #136]
 556 0458 0393     		str	r3, [sp, #12]
 557 045a D7F8B030 		ldr	r3, [r7, #176]
 558 045e 0293     		str	r3, [sp, #8]
 559 0460 B7F8B830 		ldrh	r3, [r7, #184]
 560 0464 0193     		str	r3, [sp, #4]
 561 0466 B7F8B430 		ldrh	r3, [r7, #180]
 562 046a 0093     		str	r3, [sp]
 563 046c 0B46     		mov	r3, r1
 564 046e D7F8C410 		ldr	r1, [r7, #196]
 565 0472 7868     		ldr	r0, [r7, #4]
 566 0474 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 567 0478 C7F88800 		str	r0, [r7, #136]
 231:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 232:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 233:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 234:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 235:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 236:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 237:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 568              		.loc 1 237 25
 569 047c D7F8C430 		ldr	r3, [r7, #196]
 570 0480 C7F88C30 		str	r3, [r7, #140]
 571              	.L31:
 213:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 572              		.loc 1 213 55
 573 0484 B7F99430 		ldrsh	r3, [r7, #148]
 574 0488 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccuH8csT.s 			page 16


 575 048a 0133     		adds	r3, r3, #1
 576 048c 9BB2     		uxth	r3, r3
 577 048e A7F89430 		strh	r3, [r7, #148]	@ movhi
 578              	.L28:
 213:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 579              		.loc 1 213 24 discriminator 1
 580 0492 B7F99420 		ldrsh	r2, [r7, #148]
 213:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 581              		.loc 1 213 37 discriminator 1
 582 0496 B7F8C010 		ldrh	r1, [r7, #192]
 583 049a B7F8A830 		ldrh	r3, [r7, #168]
 584 049e CB1A     		subs	r3, r1, r3
 213:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 585              		.loc 1 213 9 discriminator 1
 586 04a0 9A42     		cmp	r2, r3
 587 04a2 FFF66AAF 		blt	.L32
 238:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 239:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 240:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 241:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* right part */
 242:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (; i_out_x < dim_im_out; i_out_x++)
 588              		.loc 1 242 9
 589 04a6 B3E0     		b	.L33
 590              	.L42:
 243:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 244:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 591              		.loc 1 245 45
 592 04a8 B7F89630 		ldrh	r3, [r7, #150]
 593 04ac B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 594 04b0 12FB03F3 		smulbb	r3, r2, r3
 595 04b4 9AB2     		uxth	r2, r3
 596 04b6 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 597 04ba D31A     		subs	r3, r2, r3
 598 04bc 9BB2     		uxth	r3, r3
 599              		.loc 1 245 26
 600 04be A7F89230 		strh	r3, [r7, #146]	@ movhi
 601              		.loc 1 245 13
 602 04c2 58E0     		b	.L34
 603              	.L40:
 246:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 604              		.loc 1 247 49
 605 04c4 B7F89430 		ldrh	r3, [r7, #148]
 606 04c8 B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 607 04cc 12FB03F3 		smulbb	r3, r2, r3
 608 04d0 9AB2     		uxth	r2, r3
 609 04d2 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 610 04d6 D31A     		subs	r3, r2, r3
 611 04d8 9BB2     		uxth	r3, r3
 612              		.loc 1 247 30
 613 04da A7F89030 		strh	r3, [r7, #144]	@ movhi
 614              		.loc 1 247 17
 615 04de 33E0     		b	.L35
 616              	.L39:
 248:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 249:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_x < 0 || i_ker_x >= dim_im_in)
ARM GAS  /tmp/ccuH8csT.s 			page 17


 617              		.loc 1 249 24
 618 04e0 B7F99030 		ldrsh	r3, [r7, #144]
 619 04e4 002B     		cmp	r3, #0
 620 04e6 04DB     		blt	.L36
 621              		.loc 1 249 48 discriminator 1
 622 04e8 B7F99020 		ldrsh	r2, [r7, #144]
 623 04ec 7B89     		ldrh	r3, [r7, #10]
 624              		.loc 1 249 37 discriminator 1
 625 04ee 9A42     		cmp	r2, r3
 626 04f0 08DB     		blt	.L37
 627              	.L36:
 250:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 251:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 252:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 628              		.loc 1 252 25
 629 04f2 3B89     		ldrh	r3, [r7, #8]
 630 04f4 5B00     		lsls	r3, r3, #1
 631 04f6 1A46     		mov	r2, r3
 632 04f8 0021     		movs	r1, #0
 633 04fa D7F88C00 		ldr	r0, [r7, #140]
 634 04fe FFF7FEFF 		bl	memset
 635 0502 13E0     		b	.L38
 636              	.L37:
 253:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
 254:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 255:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 256:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 637              		.loc 1 256 56
 638 0504 B7F99230 		ldrsh	r3, [r7, #146]
 639 0508 7A89     		ldrh	r2, [r7, #10]
 640 050a 02FB03F2 		mul	r2, r2, r3
 641              		.loc 1 256 68
 642 050e B7F99030 		ldrsh	r3, [r7, #144]
 643 0512 1344     		add	r3, r3, r2
 644              		.loc 1 256 79
 645 0514 3A89     		ldrh	r2, [r7, #8]
 646 0516 02FB03F3 		mul	r3, r2, r3
 647 051a 1A46     		mov	r2, r3
 255:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 648              		.loc 1 255 25
 649 051c FB68     		ldr	r3, [r7, #12]
 650 051e 1344     		add	r3, r3, r2
 651 0520 3A89     		ldrh	r2, [r7, #8]
 652 0522 D7F88C10 		ldr	r1, [r7, #140]
 653 0526 1846     		mov	r0, r3
 654 0528 FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 655              	.L38:
 257:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 258:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 656              		.loc 1 258 29 discriminator 2
 657 052c 3B89     		ldrh	r3, [r7, #8]
 658 052e 5B00     		lsls	r3, r3, #1
 659 0530 D7F88C20 		ldr	r2, [r7, #140]
 660 0534 1344     		add	r3, r3, r2
 661 0536 C7F88C30 		str	r3, [r7, #140]
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 662              		.loc 1 247 118 discriminator 2
ARM GAS  /tmp/ccuH8csT.s 			page 18


 663 053a B7F99030 		ldrsh	r3, [r7, #144]
 664 053e 9BB2     		uxth	r3, r3
 665 0540 0133     		adds	r3, r3, #1
 666 0542 9BB2     		uxth	r3, r3
 667 0544 A7F89030 		strh	r3, [r7, #144]	@ movhi
 668              	.L35:
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 669              		.loc 1 247 68 discriminator 1
 670 0548 B7F99020 		ldrsh	r2, [r7, #144]
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 671              		.loc 1 247 78 discriminator 1
 672 054c B7F99430 		ldrsh	r3, [r7, #148]
 673 0550 B7F8AC10 		ldrh	r1, [r7, #172]
 674 0554 01FB03F1 		mul	r1, r1, r3
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 675              		.loc 1 247 87 discriminator 1
 676 0558 B7F8A830 		ldrh	r3, [r7, #168]
 677 055c C91A     		subs	r1, r1, r3
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 678              		.loc 1 247 97 discriminator 1
 679 055e B7F8A430 		ldrh	r3, [r7, #164]
 680 0562 0B44     		add	r3, r3, r1
 247:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 681              		.loc 1 247 17 discriminator 1
 682 0564 9A42     		cmp	r2, r3
 683 0566 BBDB     		blt	.L39
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 684              		.loc 1 245 114 discriminator 2
 685 0568 B7F99230 		ldrsh	r3, [r7, #146]
 686 056c 9BB2     		uxth	r3, r3
 687 056e 0133     		adds	r3, r3, #1
 688 0570 9BB2     		uxth	r3, r3
 689 0572 A7F89230 		strh	r3, [r7, #146]	@ movhi
 690              	.L34:
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 691              		.loc 1 245 64 discriminator 1
 692 0576 B7F99220 		ldrsh	r2, [r7, #146]
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 693              		.loc 1 245 74 discriminator 1
 694 057a B7F99630 		ldrsh	r3, [r7, #150]
 695 057e B7F8AC10 		ldrh	r1, [r7, #172]
 696 0582 01FB03F1 		mul	r1, r1, r3
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 697              		.loc 1 245 83 discriminator 1
 698 0586 B7F8A830 		ldrh	r3, [r7, #168]
 699 058a C91A     		subs	r1, r1, r3
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 700              		.loc 1 245 93 discriminator 1
 701 058c B7F8A430 		ldrh	r3, [r7, #164]
 702 0590 0B44     		add	r3, r3, r1
 245:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 703              		.loc 1 245 13 discriminator 1
 704 0592 9A42     		cmp	r2, r3
 705 0594 96DB     		blt	.L40
 259:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 260:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 261:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
ARM GAS  /tmp/ccuH8csT.s 			page 19


 262:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 706              		.loc 1 262 51
 707 0596 3B89     		ldrh	r3, [r7, #8]
 708 0598 B7F8A420 		ldrh	r2, [r7, #164]
 709 059c 02FB03F3 		mul	r3, r2, r3
 710              		.loc 1 262 64
 711 05a0 B7F8A420 		ldrh	r2, [r7, #164]
 712 05a4 02FB03F3 		mul	r3, r2, r3
 713              		.loc 1 262 36
 714 05a8 9B00     		lsls	r3, r3, #2
 715 05aa D7F8C420 		ldr	r2, [r7, #196]
 716 05ae 1344     		add	r3, r3, r2
 717              		.loc 1 262 16
 718 05b0 D7F88C20 		ldr	r2, [r7, #140]
 719 05b4 9A42     		cmp	r2, r3
 720 05b6 24D1     		bne	.L41
 263:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 264:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 265:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 721              		.loc 1 265 21
 722 05b8 3A89     		ldrh	r2, [r7, #8]	@ movhi
 723 05ba B7F8A430 		ldrh	r3, [r7, #164]	@ movhi
 724 05be 12FB03F3 		smulbb	r3, r2, r3
 725 05c2 9BB2     		uxth	r3, r3
 726 05c4 B7F8A420 		ldrh	r2, [r7, #164]	@ movhi
 727 05c8 12FB03F3 		smulbb	r3, r2, r3
 728 05cc 99B2     		uxth	r1, r3
 729 05ce B7F8A020 		ldrh	r2, [r7, #160]
 730 05d2 D7F88830 		ldr	r3, [r7, #136]
 731 05d6 0393     		str	r3, [sp, #12]
 732 05d8 D7F8B030 		ldr	r3, [r7, #176]
 733 05dc 0293     		str	r3, [sp, #8]
 734 05de B7F8B830 		ldrh	r3, [r7, #184]
 735 05e2 0193     		str	r3, [sp, #4]
 736 05e4 B7F8B430 		ldrh	r3, [r7, #180]
 737 05e8 0093     		str	r3, [sp]
 738 05ea 0B46     		mov	r3, r1
 739 05ec D7F8C410 		ldr	r1, [r7, #196]
 740 05f0 7868     		ldr	r0, [r7, #4]
 741 05f2 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 742 05f6 C7F88800 		str	r0, [r7, #136]
 266:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 267:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 268:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 269:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 270:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 271:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 272:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 743              		.loc 1 272 25
 744 05fa D7F8C430 		ldr	r3, [r7, #196]
 745 05fe C7F88C30 		str	r3, [r7, #140]
 746              	.L41:
 242:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 747              		.loc 1 242 45
 748 0602 B7F99430 		ldrsh	r3, [r7, #148]
 749 0606 9BB2     		uxth	r3, r3
 750 0608 0133     		adds	r3, r3, #1
ARM GAS  /tmp/ccuH8csT.s 			page 20


 751 060a 9BB2     		uxth	r3, r3
 752 060c A7F89430 		strh	r3, [r7, #148]	@ movhi
 753              	.L33:
 242:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 754              		.loc 1 242 24 discriminator 1
 755 0610 B7F99420 		ldrsh	r2, [r7, #148]
 756 0614 B7F8C030 		ldrh	r3, [r7, #192]
 242:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 757              		.loc 1 242 9 discriminator 1
 758 0618 9A42     		cmp	r2, r3
 759 061a FFF645AF 		blt	.L42
 174:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 760              		.loc 1 174 51
 761 061e B7F99630 		ldrsh	r3, [r7, #150]
 762 0622 9BB2     		uxth	r3, r3
 763 0624 0133     		adds	r3, r3, #1
 764 0626 9BB2     		uxth	r3, r3
 765 0628 A7F89630 		strh	r3, [r7, #150]	@ movhi
 766              	.L17:
 174:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 767              		.loc 1 174 20 discriminator 1
 768 062c B7F99620 		ldrsh	r2, [r7, #150]
 174:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 769              		.loc 1 174 33 discriminator 1
 770 0630 B7F8C010 		ldrh	r1, [r7, #192]
 771 0634 B7F8A830 		ldrh	r3, [r7, #168]
 772 0638 CB1A     		subs	r3, r1, r3
 174:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 773              		.loc 1 174 5 discriminator 1
 774 063a 9A42     		cmp	r2, r3
 775 063c FFF6DDAD 		blt	.L43
 273:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 274:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 275:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 276:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 277:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (; i_out_y < dim_im_out; i_out_y++)
 776              		.loc 1 277 5
 777 0640 CEE0     		b	.L44
 778              	.L55:
 278:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 279:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i_out_x = 0; i_out_x < dim_im_out; i_out_x++)
 779              		.loc 1 279 22
 780 0642 0023     		movs	r3, #0
 781 0644 A7F89430 		strh	r3, [r7, #148]	@ movhi
 782              		.loc 1 279 9
 783 0648 BCE0     		b	.L45
 784              	.L54:
 280:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 281:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* This part implements the im2col function */
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (i_ker_y = i_out_y * stride - padding; i_ker_y < i_out_y * stride - padding + dim_k
 785              		.loc 1 282 45
 786 064a B7F89630 		ldrh	r3, [r7, #150]
 787 064e B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 788 0652 12FB03F3 		smulbb	r3, r2, r3
 789 0656 9AB2     		uxth	r2, r3
 790 0658 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 791 065c D31A     		subs	r3, r2, r3
ARM GAS  /tmp/ccuH8csT.s 			page 21


 792 065e 9BB2     		uxth	r3, r3
 793              		.loc 1 282 26
 794 0660 A7F89230 		strh	r3, [r7, #146]	@ movhi
 795              		.loc 1 282 13
 796 0664 61E0     		b	.L46
 797              	.L52:
 283:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (i_ker_x = i_out_x * stride - padding; i_ker_x < i_out_x * stride - padding + d
 798              		.loc 1 284 49
 799 0666 B7F89430 		ldrh	r3, [r7, #148]
 800 066a B7F8AC20 		ldrh	r2, [r7, #172]	@ movhi
 801 066e 12FB03F3 		smulbb	r3, r2, r3
 802 0672 9AB2     		uxth	r2, r3
 803 0674 B7F8A830 		ldrh	r3, [r7, #168]	@ movhi
 804 0678 D31A     		subs	r3, r2, r3
 805 067a 9BB2     		uxth	r3, r3
 806              		.loc 1 284 30
 807 067c A7F89030 		strh	r3, [r7, #144]	@ movhi
 808              		.loc 1 284 17
 809 0680 3CE0     		b	.L47
 810              	.L51:
 285:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 286:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     if (i_ker_y < 0 || i_ker_y >= dim_im_in || i_ker_x < 0 || i_ker_x >= dim_im_in)
 811              		.loc 1 286 24
 812 0682 B7F99230 		ldrsh	r3, [r7, #146]
 813 0686 002B     		cmp	r3, #0
 814 0688 0DDB     		blt	.L48
 815              		.loc 1 286 48 discriminator 1
 816 068a B7F99220 		ldrsh	r2, [r7, #146]
 817 068e 7B89     		ldrh	r3, [r7, #10]
 818              		.loc 1 286 37 discriminator 1
 819 0690 9A42     		cmp	r2, r3
 820 0692 08DA     		bge	.L48
 821              		.loc 1 286 61 discriminator 2
 822 0694 B7F99030 		ldrsh	r3, [r7, #144]
 823 0698 002B     		cmp	r3, #0
 824 069a 04DB     		blt	.L48
 825              		.loc 1 286 87 discriminator 3
 826 069c B7F99020 		ldrsh	r2, [r7, #144]
 827 06a0 7B89     		ldrh	r3, [r7, #10]
 828              		.loc 1 286 76 discriminator 3
 829 06a2 9A42     		cmp	r2, r3
 830 06a4 08DB     		blt	.L49
 831              	.L48:
 287:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 288:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         /* arm_fill_q15(0, pBuffer, ch_im_in); */
 289:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         memset(pBuffer, 0, sizeof(q15_t)*ch_im_in);
 832              		.loc 1 289 25
 833 06a6 3B89     		ldrh	r3, [r7, #8]
 834 06a8 5B00     		lsls	r3, r3, #1
 835 06aa 1A46     		mov	r2, r3
 836 06ac 0021     		movs	r1, #0
 837 06ae D7F88C00 		ldr	r0, [r7, #140]
 838 06b2 FFF7FEFF 		bl	memset
 839 06b6 13E0     		b	.L50
 840              	.L49:
 290:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     } else
ARM GAS  /tmp/ccuH8csT.s 			page 22


 291:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 292:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         arm_q7_to_q15_reordered_no_shift
 293:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 841              		.loc 1 293 56
 842 06b8 B7F99230 		ldrsh	r3, [r7, #146]
 843 06bc 7A89     		ldrh	r2, [r7, #10]
 844 06be 02FB03F2 		mul	r2, r2, r3
 845              		.loc 1 293 68
 846 06c2 B7F99030 		ldrsh	r3, [r7, #144]
 847 06c6 1344     		add	r3, r3, r2
 848              		.loc 1 293 79
 849 06c8 3A89     		ldrh	r2, [r7, #8]
 850 06ca 02FB03F3 		mul	r3, r2, r3
 851 06ce 1A46     		mov	r2, r3
 292:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             ((q7_t *) Im_in + (i_ker_y * dim_im_in + i_ker_x) * ch_im_in, pBuffer, 
 852              		.loc 1 292 25
 853 06d0 FB68     		ldr	r3, [r7, #12]
 854 06d2 1344     		add	r3, r3, r2
 855 06d4 3A89     		ldrh	r2, [r7, #8]
 856 06d6 D7F88C10 		ldr	r1, [r7, #140]
 857 06da 1846     		mov	r0, r3
 858 06dc FFF7FEFF 		bl	arm_q7_to_q15_reordered_no_shift
 859              	.L50:
 294:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 295:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     pBuffer += ch_im_in;
 860              		.loc 1 295 29 discriminator 2
 861 06e0 3B89     		ldrh	r3, [r7, #8]
 862 06e2 5B00     		lsls	r3, r3, #1
 863 06e4 D7F88C20 		ldr	r2, [r7, #140]
 864 06e8 1344     		add	r3, r3, r2
 865 06ea C7F88C30 		str	r3, [r7, #140]
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 866              		.loc 1 284 118 discriminator 2
 867 06ee B7F99030 		ldrsh	r3, [r7, #144]
 868 06f2 9BB2     		uxth	r3, r3
 869 06f4 0133     		adds	r3, r3, #1
 870 06f6 9BB2     		uxth	r3, r3
 871 06f8 A7F89030 		strh	r3, [r7, #144]	@ movhi
 872              	.L47:
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 873              		.loc 1 284 68 discriminator 1
 874 06fc B7F99020 		ldrsh	r2, [r7, #144]
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 875              		.loc 1 284 78 discriminator 1
 876 0700 B7F99430 		ldrsh	r3, [r7, #148]
 877 0704 B7F8AC10 		ldrh	r1, [r7, #172]
 878 0708 01FB03F1 		mul	r1, r1, r3
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 879              		.loc 1 284 87 discriminator 1
 880 070c B7F8A830 		ldrh	r3, [r7, #168]
 881 0710 C91A     		subs	r1, r1, r3
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 882              		.loc 1 284 97 discriminator 1
 883 0712 B7F8A430 		ldrh	r3, [r7, #164]
 884 0716 0B44     		add	r3, r3, r1
 284:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 885              		.loc 1 284 17 discriminator 1
ARM GAS  /tmp/ccuH8csT.s 			page 23


 886 0718 9A42     		cmp	r2, r3
 887 071a B2DB     		blt	.L51
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 888              		.loc 1 282 114 discriminator 2
 889 071c B7F99230 		ldrsh	r3, [r7, #146]
 890 0720 9BB2     		uxth	r3, r3
 891 0722 0133     		adds	r3, r3, #1
 892 0724 9BB2     		uxth	r3, r3
 893 0726 A7F89230 		strh	r3, [r7, #146]	@ movhi
 894              	.L46:
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 895              		.loc 1 282 64 discriminator 1
 896 072a B7F99220 		ldrsh	r2, [r7, #146]
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 897              		.loc 1 282 74 discriminator 1
 898 072e B7F99630 		ldrsh	r3, [r7, #150]
 899 0732 B7F8AC10 		ldrh	r1, [r7, #172]
 900 0736 01FB03F1 		mul	r1, r1, r3
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 901              		.loc 1 282 83 discriminator 1
 902 073a B7F8A830 		ldrh	r3, [r7, #168]
 903 073e C91A     		subs	r1, r1, r3
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 904              		.loc 1 282 93 discriminator 1
 905 0740 B7F8A430 		ldrh	r3, [r7, #164]
 906 0744 0B44     		add	r3, r3, r1
 282:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 907              		.loc 1 282 13 discriminator 1
 908 0746 9A42     		cmp	r2, r3
 909 0748 8DDB     		blt	.L52
 296:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 297:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 298:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 299:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             if (pBuffer == bufferA + 2 * ch_im_in * dim_kernel * dim_kernel)
 910              		.loc 1 299 51
 911 074a 3B89     		ldrh	r3, [r7, #8]
 912 074c B7F8A420 		ldrh	r2, [r7, #164]
 913 0750 02FB03F3 		mul	r3, r2, r3
 914              		.loc 1 299 64
 915 0754 B7F8A420 		ldrh	r2, [r7, #164]
 916 0758 02FB03F3 		mul	r3, r2, r3
 917              		.loc 1 299 36
 918 075c 9B00     		lsls	r3, r3, #2
 919 075e D7F8C420 		ldr	r2, [r7, #196]
 920 0762 1344     		add	r3, r3, r2
 921              		.loc 1 299 16
 922 0764 D7F88C20 		ldr	r2, [r7, #140]
 923 0768 9A42     		cmp	r2, r3
 924 076a 24D1     		bne	.L53
 300:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 301:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pOut =
 302:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     arm_nn_mat_mult_kernel_q7_q15_reordered(wt,
 925              		.loc 1 302 21
 926 076c 3A89     		ldrh	r2, [r7, #8]	@ movhi
 927 076e B7F8A430 		ldrh	r3, [r7, #164]	@ movhi
 928 0772 12FB03F3 		smulbb	r3, r2, r3
 929 0776 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccuH8csT.s 			page 24


 930 0778 B7F8A420 		ldrh	r2, [r7, #164]	@ movhi
 931 077c 12FB03F3 		smulbb	r3, r2, r3
 932 0780 99B2     		uxth	r1, r3
 933 0782 B7F8A020 		ldrh	r2, [r7, #160]
 934 0786 D7F88830 		ldr	r3, [r7, #136]
 935 078a 0393     		str	r3, [sp, #12]
 936 078c D7F8B030 		ldr	r3, [r7, #176]
 937 0790 0293     		str	r3, [sp, #8]
 938 0792 B7F8B830 		ldrh	r3, [r7, #184]
 939 0796 0193     		str	r3, [sp, #4]
 940 0798 B7F8B430 		ldrh	r3, [r7, #180]
 941 079c 0093     		str	r3, [sp]
 942 079e 0B46     		mov	r3, r1
 943 07a0 D7F8C410 		ldr	r1, [r7, #196]
 944 07a4 7868     		ldr	r0, [r7, #4]
 945 07a6 FFF7FEFF 		bl	arm_nn_mat_mult_kernel_q7_q15_reordered
 946 07aa C7F88800 		str	r0, [r7, #136]
 303:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             bufferA,
 304:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_out,
 305:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             ch_im_in
 306:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             *
 307:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                             dim_kernel * dim_kernel, bias_shift, ou
 308:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 /* counter reset */
 309:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pBuffer = bufferA;
 947              		.loc 1 309 25
 948 07ae D7F8C430 		ldr	r3, [r7, #196]
 949 07b2 C7F88C30 		str	r3, [r7, #140]
 950              	.L53:
 279:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 951              		.loc 1 279 56 discriminator 2
 952 07b6 B7F99430 		ldrsh	r3, [r7, #148]
 953 07ba 9BB2     		uxth	r3, r3
 954 07bc 0133     		adds	r3, r3, #1
 955 07be 9BB2     		uxth	r3, r3
 956 07c0 A7F89430 		strh	r3, [r7, #148]	@ movhi
 957              	.L45:
 279:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 958              		.loc 1 279 35 discriminator 1
 959 07c4 B7F99420 		ldrsh	r2, [r7, #148]
 960 07c8 B7F8C030 		ldrh	r3, [r7, #192]
 279:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 961              		.loc 1 279 9 discriminator 1
 962 07cc 9A42     		cmp	r2, r3
 963 07ce FFF63CAF 		blt	.L54
 277:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 964              		.loc 1 277 41
 965 07d2 B7F99630 		ldrsh	r3, [r7, #150]
 966 07d6 9BB2     		uxth	r3, r3
 967 07d8 0133     		adds	r3, r3, #1
 968 07da 9BB2     		uxth	r3, r3
 969 07dc A7F89630 		strh	r3, [r7, #150]	@ movhi
 970              	.L44:
 277:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 971              		.loc 1 277 20 discriminator 1
 972 07e0 B7F99620 		ldrsh	r2, [r7, #150]
 973 07e4 B7F8C030 		ldrh	r3, [r7, #192]
 277:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
ARM GAS  /tmp/ccuH8csT.s 			page 25


 974              		.loc 1 277 5 discriminator 1
 975 07e8 9A42     		cmp	r2, r3
 976 07ea FFF62AAF 		blt	.L55
 310:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 311:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 312:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 313:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 314:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* check if there is left-over for compute */
 315:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     if (pBuffer != bufferA)
 977              		.loc 1 315 8
 978 07ee D7F88C20 		ldr	r2, [r7, #140]
 979 07f2 D7F8C430 		ldr	r3, [r7, #196]
 980 07f6 9A42     		cmp	r2, r3
 981 07f8 00F0E880 		beq	.L56
 982              	.LBB25:
 316:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 317:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         const q7_t *pA = wt;
 983              		.loc 1 317 21
 984 07fc 7B68     		ldr	r3, [r7, #4]
 985 07fe C7F88430 		str	r3, [r7, #132]
 318:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         int       i;
 319:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 320:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (i = 0; i < ch_im_out; i++)
 986              		.loc 1 320 16
 987 0802 0023     		movs	r3, #0
 988 0804 C7F88030 		str	r3, [r7, #128]
 989              		.loc 1 320 9
 990 0808 D9E0     		b	.L57
 991              	.L69:
 992              	.LBB26:
 321:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 322:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q31_t     sum = ((q31_t)bias[i] << bias_shift) + NN_ROUND(out_shift);
 993              		.loc 1 322 41
 994 080a D7F88030 		ldr	r3, [r7, #128]
 995 080e D7F8B020 		ldr	r2, [r7, #176]
 996 0812 1344     		add	r3, r3, r2
 997 0814 93F90030 		ldrsb	r3, [r3]
 998              		.loc 1 322 30
 999 0818 1A46     		mov	r2, r3
 1000              		.loc 1 322 45
 1001 081a B7F8B430 		ldrh	r3, [r7, #180]
 1002 081e 02FA03F3 		lsl	r3, r2, r3
 1003 0822 1946     		mov	r1, r3
 1004              		.loc 1 322 62
 1005 0824 B7F8B830 		ldrh	r3, [r7, #184]
 1006 0828 0122     		movs	r2, #1
 1007 082a 02FA03F3 		lsl	r3, r2, r3
 1008 082e 5B08     		lsrs	r3, r3, #1
 1009              		.loc 1 322 60
 1010 0830 0B44     		add	r3, r3, r1
 1011              		.loc 1 322 23
 1012 0832 FB67     		str	r3, [r7, #124]
 323:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             q15_t    *pB = bufferA;
 1013              		.loc 1 323 23
 1014 0834 D7F8C430 		ldr	r3, [r7, #196]
 1015 0838 FB61     		str	r3, [r7, #28]
 324:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             /* each time it process 4 entries */
ARM GAS  /tmp/ccuH8csT.s 			page 26


 325:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             uint16_t  colCnt = ch_im_in * dim_kernel * dim_kernel >> 2;
 1016              		.loc 1 325 41
 1017 083a 3B89     		ldrh	r3, [r7, #8]
 1018 083c B7F8A420 		ldrh	r2, [r7, #164]
 1019 0840 02FB03F3 		mul	r3, r2, r3
 1020              		.loc 1 325 54
 1021 0844 B7F8A420 		ldrh	r2, [r7, #164]
 1022 0848 02FB03F3 		mul	r3, r2, r3
 1023              		.loc 1 325 67
 1024 084c 9B10     		asrs	r3, r3, #2
 1025              		.loc 1 325 23
 1026 084e A7F87A30 		strh	r3, [r7, #122]	@ movhi
 326:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 327:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             while (colCnt)
 1027              		.loc 1 327 19
 1028 0852 67E0     		b	.L58
 1029              	.L66:
 1030 0854 D7F88430 		ldr	r3, [r7, #132]
 1031 0858 3B61     		str	r3, [r7, #16]
 1032 085a 07F11803 		add	r3, r7, #24
 1033 085e 3B64     		str	r3, [r7, #64]
 1034 0860 07F11403 		add	r3, r7, #20
 1035 0864 FB63     		str	r3, [r7, #60]
 1036              	.LBB27:
 1037              	.LBB28:
 1038              	.LBB29:
 1039              		.file 2 "./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h"
   1:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /*
   2:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Copyright (C) 2010-2018 Arm Limited or its affiliates. All rights reserved.
   3:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
   4:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * SPDX-License-Identifier: Apache-2.0
   5:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
   6:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * not use this file except in compliance with the License.
   8:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * You may obtain a copy of the License at
   9:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  10:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  12:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Unless required by applicable law or agreed to in writing, software
  13:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * See the License for the specific language governing permissions and
  16:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * limitations under the License.
  17:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  18:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  19:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /* ----------------------------------------------------------------------
  20:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Project:      CMSIS NN Library
  21:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Title:        arm_nnsupportfunctions.h
  22:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Description:  Public header file of support functions for CMSIS NN Library
  23:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  24:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * $Date:        13. July 2018
  25:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * $Revision:    V.1.0.0
  26:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  27:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Target Processor:  Cortex-M cores
  28:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * -------------------------------------------------------------------- */
  29:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  30:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifndef _ARM_NNSUPPORTFUNCTIONS_H_
ARM GAS  /tmp/ccuH8csT.s 			page 27


  31:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define _ARM_NNSUPPORTFUNCTIONS_H_
  32:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  33:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #include "arm_math.h"
  34:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #include "arm_common_tables.h"
  35:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  36:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifdef __cplusplus
  37:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** extern    "C"
  38:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
  39:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #endif
  40:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  41:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define LEFT_SHIFT(_shift)  (_shift > 0 ? _shift : 0)
  42:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define RIGHT_SHIFT(_shift) (_shift > 0 ? 0 : -_shift)
  43:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define Q31_MIN (0x80000000L)
  44:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #define Q31_MAX (0x7FFFFFFFL)
  45:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  46:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  47:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief Union for SIMD access of Q31/Q15/Q7 types
  48:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  49:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** union arm_nnword
  50:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
  51:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     q31_t     word;
  52:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                /**< Q31 type */
  53:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     q15_t     half_words[2];
  54:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                /**< Q15 type */
  55:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     q7_t      bytes[4];
  56:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                /**< Q7 type */
  57:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** };
  58:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  59:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  60:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief Struct for specifying activation function types
  61:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  62:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  63:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** typedef enum
  64:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
  65:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     ARM_SIGMOID = 0,
  66:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****                 /**< Sigmoid activation function */
  67:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****     ARM_TANH = 1,
  68:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****              /**< Tanh activation function */
  69:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** } arm_nn_activation_type;
  70:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  71:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  72:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @defgroup nndata_convert Neural Network Data Conversion Functions
  73:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  74:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * Perform data type conversion in-between neural network operations
  75:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  76:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  77:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  78:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  79:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief Converts the elements of the Q7 vector to Q15 vector without left-shift
  80:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       *pSrc points to the Q7 input vector
  81:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[out]      *pDst points to the Q15 output vector
  82:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       blockSize length of the input vector
  83:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @return none.
  84:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  85:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  86:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  87:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** void      arm_q7_to_q15_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize);
ARM GAS  /tmp/ccuH8csT.s 			page 28


  88:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  89:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
  90:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief  Converts the elements of the Q7 vector to reordered Q15 vector without left-shift
  91:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       *pSrc points to the Q7 input vector
  92:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[out]      *pDst points to the Q15 output vector
  93:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @param[in]       blockSize length of the input vector
  94:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @return none.
  95:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  *
  96:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
  97:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
  98:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** void      arm_q7_to_q15_reordered_no_shift(const q7_t * pSrc, q15_t * pDst, uint32_t blockSize);
  99:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 100:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #if defined (ARM_MATH_DSP)
 101:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 102:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
 103:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one Q7 word into two Q15 words
 104:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
 105:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 106:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void *read_and_pad(void *source, q31_t * out1, q31_t * out2)
 107:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
 108:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inA = *__SIMD32(source)++;
 109:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inAbuf1 = __SXTB16(__ROR(inA, 8));
 110:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inAbuf2 = __SXTB16(inA);
 111:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 112:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifndef ARM_MATH_BIG_ENDIAN
 113:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __PKHTB(inAbuf1, inAbuf2, 16);
 114:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __PKHBT(inAbuf2, inAbuf1, 16);
 115:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #else
 116:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __PKHTB(inAbuf1, inAbuf2, 16);
 117:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __PKHBT(inAbuf2, inAbuf1, 16);
 118:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #endif
 119:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 120:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         return source;
 121:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** }
 122:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 123:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** /**
 124:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  * @brief read and expand one Q7 word into two Q15 words with reordering
 125:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****  */
 126:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 127:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** __STATIC_FORCEINLINE void *read_and_pad_reordered(void *source, q31_t * out1, q31_t * out2)
 128:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** {
 129:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         q31_t     inA = *__SIMD32(source)++;
 1040              		.loc 2 129 26
 1041 0866 07F11002 		add	r2, r7, #16
 1042 086a 1368     		ldr	r3, [r2]
 1043              		.loc 2 129 42
 1044 086c 191D     		adds	r1, r3, #4
 1045 086e 1160     		str	r1, [r2]
 1046              		.loc 2 129 19
 1047 0870 1B68     		ldr	r3, [r3]
 1048 0872 BB63     		str	r3, [r7, #56]
 130:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #ifndef ARM_MATH_BIG_ENDIAN
 131:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __SXTB16(__ROR(inA, 8));
 1049              		.loc 2 131 17
 1050 0874 BB6B     		ldr	r3, [r7, #56]
 1051 0876 7B63     		str	r3, [r7, #52]
 1052 0878 0823     		movs	r3, #8
ARM GAS  /tmp/ccuH8csT.s 			page 29


 1053 087a 3B63     		str	r3, [r7, #48]
 1054              	.LBB30:
 1055              	.LBB31:
 1056              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
ARM GAS  /tmp/ccuH8csT.s 			page 30


  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
ARM GAS  /tmp/ccuH8csT.s 			page 31


 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccuH8csT.s 			page 32


 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccuH8csT.s 			page 33


 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccuH8csT.s 			page 34


 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccuH8csT.s 			page 35


 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
ARM GAS  /tmp/ccuH8csT.s 			page 36


 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccuH8csT.s 			page 37


 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccuH8csT.s 			page 38


 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
ARM GAS  /tmp/ccuH8csT.s 			page 39


 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccuH8csT.s 			page 40


 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccuH8csT.s 			page 41


 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccuH8csT.s 			page 42


 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  /tmp/ccuH8csT.s 			page 43


 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccuH8csT.s 			page 44


 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccuH8csT.s 			page 45


 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
ARM GAS  /tmp/ccuH8csT.s 			page 46


 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccuH8csT.s 			page 47


1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 1057              		.loc 3 1023 7
 1058 087c 3B6B     		ldr	r3, [r7, #48]
 1059 087e 03F01F03 		and	r3, r3, #31
 1060 0882 3B63     		str	r3, [r7, #48]
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 1061              		.loc 3 1024 6
 1062 0884 3B6B     		ldr	r3, [r7, #48]
 1063 0886 002B     		cmp	r3, #0
 1064 0888 01D1     		bne	.L59
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
 1065              		.loc 3 1026 12
 1066 088a 7B6B     		ldr	r3, [r7, #52]
 1067 088c 03E0     		b	.L60
 1068              	.L59:
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 1069              		.loc 3 1028 23
 1070 088e 7A6B     		ldr	r2, [r7, #52]
 1071 0890 3B6B     		ldr	r3, [r7, #48]
 1072 0892 62FA03F3 		ror	r3, r2, r3
 1073              	.L60:
 1074 0896 FB62     		str	r3, [r7, #44]
 1075              	.LBE31:
 1076              	.LBE30:
 1077              	.LBB32:
 1078              	.LBB33:
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
ARM GAS  /tmp/ccuH8csT.s 			page 48


1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
ARM GAS  /tmp/ccuH8csT.s 			page 49


1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccuH8csT.s 			page 50


1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  /tmp/ccuH8csT.s 			page 51


1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /tmp/ccuH8csT.s 			page 52


1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
ARM GAS  /tmp/ccuH8csT.s 			page 53


1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccuH8csT.s 			page 54


1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /tmp/ccuH8csT.s 			page 55


1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
ARM GAS  /tmp/ccuH8csT.s 			page 56


1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
ARM GAS  /tmp/ccuH8csT.s 			page 57


1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccuH8csT.s 			page 58


1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccuH8csT.s 			page 59


1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccuH8csT.s 			page 60


1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccuH8csT.s 			page 61


1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
ARM GAS  /tmp/ccuH8csT.s 			page 62


1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccuH8csT.s 			page 63


1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 1079              		.loc 3 1961 3
 1080 0898 FB6A     		ldr	r3, [r7, #44]
 1081              		.syntax unified
 1082              	@ 1961 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1083 089a 2FFA83F3 		sxtb16 r3, r3
 1084              	@ 0 "" 2
 1085              		.thumb
 1086              		.syntax unified
ARM GAS  /tmp/ccuH8csT.s 			page 64


 1087 089e BB62     		str	r3, [r7, #40]
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1088              		.loc 3 1962 9
 1089 08a0 BB6A     		ldr	r3, [r7, #40]
 1090              	.LBE33:
 1091              	.LBE32:
 1092              		.loc 2 131 17
 1093 08a2 1A46     		mov	r2, r3
 1094              		.loc 2 131 15
 1095 08a4 FB6B     		ldr	r3, [r7, #60]
 1096 08a6 1A60     		str	r2, [r3]
 132:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __SXTB16(inA);
 1097              		.loc 2 132 17
 1098 08a8 BB6B     		ldr	r3, [r7, #56]
 1099 08aa 7B62     		str	r3, [r7, #36]
 1100              	.LBB34:
 1101              	.LBB35:
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1102              		.loc 3 1961 3
 1103 08ac 7B6A     		ldr	r3, [r7, #36]
 1104              		.syntax unified
 1105              	@ 1961 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1106 08ae 2FFA83F3 		sxtb16 r3, r3
 1107              	@ 0 "" 2
 1108              		.thumb
 1109              		.syntax unified
 1110 08b2 3B62     		str	r3, [r7, #32]
 1111              		.loc 3 1962 9
 1112 08b4 3B6A     		ldr	r3, [r7, #32]
 1113              	.LBE35:
 1114              	.LBE34:
 1115              		.loc 2 132 17
 1116 08b6 1A46     		mov	r2, r3
 1117              		.loc 2 132 15
 1118 08b8 3B6C     		ldr	r3, [r7, #64]
 1119 08ba 1A60     		str	r2, [r3]
 133:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #else
 134:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out1 = __SXTB16(__ROR(inA, 8));
 135:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         *out2 = __SXTB16(inA);
 136:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** #endif
 137:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h **** 
 138:./Libraries/CMSIS/NN/Include/arm_nnsupportfunctions.h ****         return source;
 1120              		.loc 2 138 16
 1121 08bc 3B69     		ldr	r3, [r7, #16]
 1122              	.LBE29:
 1123              	.LBE28:
 328:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 329:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 330:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q31_t     inA1, inA2;
 331:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q31_t     inB1, inB2;
 332:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 333:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 pA = (q7_t *) read_and_pad_reordered((void *)pA, &inA1, &inA2);
 1124              		.loc 1 333 31
 1125 08be C7F88430 		str	r3, [r7, #132]
 334:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 335:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 inB1 = *__SIMD32(pB)++;
 1126              		.loc 1 335 25
ARM GAS  /tmp/ccuH8csT.s 			page 65


 1127 08c2 07F11C02 		add	r2, r7, #28
 1128 08c6 1368     		ldr	r3, [r2]
 1129              		.loc 1 335 37
 1130 08c8 191D     		adds	r1, r3, #4
 1131 08ca 1160     		str	r1, [r2]
 1132              		.loc 1 335 22
 1133 08cc 1B68     		ldr	r3, [r3]
 1134 08ce BB66     		str	r3, [r7, #104]
 336:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA1, inB1, sum);
 1135              		.loc 1 336 23
 1136 08d0 BB69     		ldr	r3, [r7, #24]
 1137 08d2 1946     		mov	r1, r3
 1138 08d4 BA6E     		ldr	r2, [r7, #104]
 1139 08d6 FB6F     		ldr	r3, [r7, #124]
 1140 08d8 3965     		str	r1, [r7, #80]
 1141 08da FA64     		str	r2, [r7, #76]
 1142 08dc BB64     		str	r3, [r7, #72]
 1143              	.LBB36:
 1144              	.LBB37:
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 1145              		.loc 3 1993 3
 1146 08de 3B6D     		ldr	r3, [r7, #80]
 1147 08e0 FA6C     		ldr	r2, [r7, #76]
 1148 08e2 B96C     		ldr	r1, [r7, #72]
 1149              		.syntax unified
 1150              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1151 08e4 23FB0213 		smlad r3, r3, r2, r1
ARM GAS  /tmp/ccuH8csT.s 			page 66


 1152              	@ 0 "" 2
 1153              		.thumb
 1154              		.syntax unified
 1155 08e8 7B64     		str	r3, [r7, #68]
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1156              		.loc 3 1994 9
 1157 08ea 7B6C     		ldr	r3, [r7, #68]
 1158              	.LBE37:
 1159              	.LBE36:
 1160              		.loc 1 336 21
 1161 08ec FB67     		str	r3, [r7, #124]
 337:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 inB2 = *__SIMD32(pB)++;
 1162              		.loc 1 337 25
 1163 08ee 07F11C02 		add	r2, r7, #28
 1164 08f2 1368     		ldr	r3, [r2]
 1165              		.loc 1 337 37
 1166 08f4 191D     		adds	r1, r3, #4
 1167 08f6 1160     		str	r1, [r2]
 1168              		.loc 1 337 22
 1169 08f8 1B68     		ldr	r3, [r3]
 1170 08fa 7B66     		str	r3, [r7, #100]
 338:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum = __SMLAD(inA2, inB2, sum);
 1171              		.loc 1 338 23
 1172 08fc 7B69     		ldr	r3, [r7, #20]
 1173 08fe 1946     		mov	r1, r3
 1174 0900 7A6E     		ldr	r2, [r7, #100]
 1175 0902 FB6F     		ldr	r3, [r7, #124]
 1176 0904 3966     		str	r1, [r7, #96]
 1177 0906 FA65     		str	r2, [r7, #92]
 1178 0908 BB65     		str	r3, [r7, #88]
 1179              	.LBB38:
 1180              	.LBB39:
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1181              		.loc 3 1993 3
 1182 090a 3B6E     		ldr	r3, [r7, #96]
 1183 090c FA6D     		ldr	r2, [r7, #92]
 1184 090e B96D     		ldr	r1, [r7, #88]
 1185              		.syntax unified
 1186              	@ 1993 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1187 0910 23FB0213 		smlad r3, r3, r2, r1
 1188              	@ 0 "" 2
 1189              		.thumb
 1190              		.syntax unified
 1191 0914 7B65     		str	r3, [r7, #84]
 1192              		.loc 3 1994 9
 1193 0916 7B6D     		ldr	r3, [r7, #84]
 1194              	.LBE39:
 1195              	.LBE38:
 1196              		.loc 1 338 21
 1197 0918 FB67     		str	r3, [r7, #124]
 339:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 340:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 colCnt--;
 1198              		.loc 1 340 23
 1199 091a B7F87A30 		ldrh	r3, [r7, #122]
 1200 091e 013B     		subs	r3, r3, #1
 1201 0920 A7F87A30 		strh	r3, [r7, #122]	@ movhi
 1202              	.L58:
ARM GAS  /tmp/ccuH8csT.s 			page 67


 1203              	.LBE27:
 327:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1204              		.loc 1 327 19
 1205 0924 B7F87A30 		ldrh	r3, [r7, #122]
 1206 0928 002B     		cmp	r3, #0
 1207 092a 93D1     		bne	.L66
 341:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 342:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             colCnt = ch_im_in * dim_kernel * dim_kernel & 0x3;
 1208              		.loc 1 342 57
 1209 092c 3A89     		ldrh	r2, [r7, #8]	@ movhi
 1210 092e B7F8A430 		ldrh	r3, [r7, #164]	@ movhi
 1211 0932 12FB03F3 		smulbb	r3, r2, r3
 1212 0936 9BB2     		uxth	r3, r3
 1213 0938 B7F8A420 		ldrh	r2, [r7, #164]	@ movhi
 1214 093c 12FB03F3 		smulbb	r3, r2, r3
 1215 0940 9BB2     		uxth	r3, r3
 1216              		.loc 1 342 20
 1217 0942 03F00303 		and	r3, r3, #3
 1218 0946 A7F87A30 		strh	r3, [r7, #122]	@ movhi
 343:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             while (colCnt)
 1219              		.loc 1 343 19
 1220 094a 1BE0     		b	.L67
 1221              	.L68:
 1222              	.LBB40:
 344:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 345:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q7_t      inA1 = *pA++;
 1223              		.loc 1 345 37
 1224 094c D7F88430 		ldr	r3, [r7, #132]
 1225 0950 5A1C     		adds	r2, r3, #1
 1226 0952 C7F88420 		str	r2, [r7, #132]
 1227              		.loc 1 345 27
 1228 0956 1B78     		ldrb	r3, [r3]
 1229 0958 87F86F30 		strb	r3, [r7, #111]
 346:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 q15_t     inB1 = *pB++;
 1230              		.loc 1 346 37
 1231 095c FB69     		ldr	r3, [r7, #28]
 1232 095e 9A1C     		adds	r2, r3, #2
 1233 0960 FA61     		str	r2, [r7, #28]
 1234              		.loc 1 346 27
 1235 0962 1B88     		ldrh	r3, [r3]	@ movhi
 1236 0964 A7F86C30 		strh	r3, [r7, #108]	@ movhi
 347:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 sum += inA1 * inB1;
 1237              		.loc 1 347 29
 1238 0968 97F96F30 		ldrsb	r3, [r7, #111]
 1239 096c B7F96C20 		ldrsh	r2, [r7, #108]
 1240 0970 02FB03F3 		mul	r3, r2, r3
 1241              		.loc 1 347 21
 1242 0974 FA6F     		ldr	r2, [r7, #124]
 1243 0976 1344     		add	r3, r3, r2
 1244 0978 FB67     		str	r3, [r7, #124]
 348:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 colCnt--;
 1245              		.loc 1 348 23
 1246 097a B7F87A30 		ldrh	r3, [r7, #122]
 1247 097e 013B     		subs	r3, r3, #1
 1248 0980 A7F87A30 		strh	r3, [r7, #122]	@ movhi
 1249              	.L67:
 1250              	.LBE40:
ARM GAS  /tmp/ccuH8csT.s 			page 68


 343:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 1251              		.loc 1 343 19
 1252 0984 B7F87A30 		ldrh	r3, [r7, #122]
 1253 0988 002B     		cmp	r3, #0
 1254 098a DFD1     		bne	.L68
 1255              	.LBB41:
 349:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 350:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             *pOut = (q7_t) __SSAT((sum >> out_shift), 8);
 1256              		.loc 1 350 28 discriminator 2
 1257 098c B7F8B830 		ldrh	r3, [r7, #184]
 1258 0990 FA6F     		ldr	r2, [r7, #124]
 1259 0992 42FA03F3 		asr	r3, r2, r3
 1260 0996 7B67     		str	r3, [r7, #116]
 1261 0998 7B6F     		ldr	r3, [r7, #116]
 1262              		.syntax unified
 1263              	@ 350 "./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c" 1
 1264 099a 03F30703 		ssat r3, #8, r3
 1265              	@ 0 "" 2
 1266              		.thumb
 1267              		.syntax unified
 1268 099e 3B67     		str	r3, [r7, #112]
 1269 09a0 3B6F     		ldr	r3, [r7, #112]
 1270              	.LBE41:
 1271              		.loc 1 350 21 discriminator 2
 1272 09a2 5AB2     		sxtb	r2, r3
 1273              		.loc 1 350 19 discriminator 2
 1274 09a4 D7F88830 		ldr	r3, [r7, #136]
 1275 09a8 1A70     		strb	r2, [r3]
 351:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             pOut++;
 1276              		.loc 1 351 17 discriminator 2
 1277 09aa D7F88830 		ldr	r3, [r7, #136]
 1278 09ae 0133     		adds	r3, r3, #1
 1279 09b0 C7F88830 		str	r3, [r7, #136]
 1280              	.LBE26:
 320:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1281              		.loc 1 320 37 discriminator 2
 1282 09b4 D7F88030 		ldr	r3, [r7, #128]
 1283 09b8 0133     		adds	r3, r3, #1
 1284 09ba C7F88030 		str	r3, [r7, #128]
 1285              	.L57:
 320:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1286              		.loc 1 320 23 discriminator 1
 1287 09be B7F8A030 		ldrh	r3, [r7, #160]
 320:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 1288              		.loc 1 320 9 discriminator 1
 1289 09c2 D7F88020 		ldr	r2, [r7, #128]
 1290 09c6 9A42     		cmp	r2, r3
 1291 09c8 FFF61FAF 		blt	.L69
 1292              	.L56:
 1293              	.LBE25:
 352:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 353:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 354:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 355:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 356:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #else
 357:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* Run the following code as reference implementation for Cortex-M0 and Cortex-M3 */
 358:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
ARM GAS  /tmp/ccuH8csT.s 			page 69


 359:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     uint16_t  i, j, k, l, m, n;
 360:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     int       conv_out;
 361:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     signed char in_row, in_col;
 362:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 363:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     if (ch_im_in % 4 != 0 || ch_im_out % 2 != 0)
 364:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 365:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         /* check if the input dimension meets the constraints */
 366:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         return ARM_MATH_SIZE_MISMATCH;
 367:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 368:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 369:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     for (i = 0; i < ch_im_out; i++)
 370:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     {
 371:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         for (j = 0; j < dim_im_out; j++)
 372:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         {
 373:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             for (k = 0; k < dim_im_out; k++)
 374:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             {
 375:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 conv_out = (bias[i] << bias_shift) + NN_ROUND(out_shift);
 376:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 for (m = 0; m < dim_kernel; m++)
 377:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 {
 378:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     for (n = 0; n < dim_kernel; n++)
 379:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     {
 380:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         // if-for implementation
 381:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         in_row = stride * j + m - padding;
 382:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         in_col = stride * k + n - padding;
 383:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         if (in_row >= 0 && in_col >= 0 && in_row < dim_im_in && in_col < dim_im_in)
 384:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         {
 385:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             for (l = 0; l < ch_im_in; l++)
 386:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             {
 387:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                 conv_out +=
 388:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                     Im_in[(in_row * dim_im_in + in_col) * ch_im_in +
 389:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                           l] * wt[i * ch_im_in * dim_kernel * dim_kernel + (m * dim
 390:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                                                                                             n) * ch
 391:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                             }
 392:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                         }
 393:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                     }
 394:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 }
 395:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****                 Im_out[i + (j * dim_im_out + k) * ch_im_out] = (q7_t) __SSAT((conv_out >> out_shift
 396:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****             }
 397:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****         }
 398:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     }
 399:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 400:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** #endif                          /* ARM_MATH_DSP */
 401:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** 
 402:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     /* Return to application */
 403:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c ****     return ARM_MATH_SUCCESS;
 1294              		.loc 1 403 12
 1295 09cc 0023     		movs	r3, #0
 1296              	.L4:
 404:./Libraries/CMSIS/NN/Source/ConvolutionFunctions/arm_convolve_HWC_q7_fast.c **** }
 1297              		.loc 1 404 1
 1298 09ce 1846     		mov	r0, r3
 1299 09d0 9837     		adds	r7, r7, #152
 1300              	.LCFI3:
 1301              		.cfi_def_cfa_offset 8
 1302 09d2 BD46     		mov	sp, r7
 1303              	.LCFI4:
 1304              		.cfi_def_cfa_register 13
ARM GAS  /tmp/ccuH8csT.s 			page 70


 1305              		@ sp needed
 1306 09d4 80BD     		pop	{r7, pc}
 1307              		.cfi_endproc
 1308              	.LFE149:
 1310              		.text
 1311              	.Letext0:
 1312              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1313              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1314              		.file 6 "/usr/include/newlib/sys/_types.h"
 1315              		.file 7 "/usr/include/newlib/sys/reent.h"
 1316              		.file 8 "/usr/include/newlib/sys/lock.h"
 1317              		.file 9 "/usr/include/newlib/math.h"
 1318              		.file 10 "./Libraries/CMSIS/DSP/Include/arm_math.h"
 1319              		.file 11 "./Libraries/CMSIS/DSP/Include/arm_common_tables.h"
 1320              		.file 12 "./Libraries/CMSIS/NN/Include/arm_nn_tables.h"
ARM GAS  /tmp/ccuH8csT.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_convolve_HWC_q7_fast.c
     /tmp/ccuH8csT.s:17     .text.arm_convolve_HWC_q7_fast:0000000000000000 $t
     /tmp/ccuH8csT.s:25     .text.arm_convolve_HWC_q7_fast:0000000000000000 arm_convolve_HWC_q7_fast

UNDEFINED SYMBOLS
memset
arm_q7_to_q15_reordered_no_shift
arm_nn_mat_mult_kernel_q7_q15_reordered
