#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: out0_out1_ac_opt_compute_units.h
#include "out0_out1_ac_opt_compute_units.h"

#include "hw_classes.h"

struct in0_in0_update_0_write0_to_out0_rd0_cache {
	// RAM Box: {[0, 1056], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write1_to_out0_rd1_cache {
	// RAM Box: {[1, 1057], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write10_to_out0_rd10_cache {
	// RAM Box: {[10, 1066], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write11_to_out0_rd11_cache {
	// RAM Box: {[11, 1067], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write12_to_out0_rd12_cache {
	// RAM Box: {[12, 1068], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write13_to_out0_rd13_cache {
	// RAM Box: {[13, 1069], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write14_to_out0_rd14_cache {
	// RAM Box: {[14, 1070], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write15_to_out0_rd15_cache {
	// RAM Box: {[15, 1071], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write16_to_out0_rd16_cache {
	// RAM Box: {[16, 1072], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write17_to_out0_rd17_cache {
	// RAM Box: {[17, 1073], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write18_to_out0_rd18_cache {
	// RAM Box: {[18, 1074], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write19_to_out0_rd19_cache {
	// RAM Box: {[19, 1075], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write2_to_out0_rd2_cache {
	// RAM Box: {[2, 1058], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write20_to_out0_rd20_cache {
	// RAM Box: {[20, 1076], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write21_to_out0_rd21_cache {
	// RAM Box: {[21, 1077], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write22_to_out0_rd22_cache {
	// RAM Box: {[22, 1078], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write23_to_out0_rd23_cache {
	// RAM Box: {[23, 1079], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write24_to_out0_rd24_cache {
	// RAM Box: {[24, 1080], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write25_to_out0_rd25_cache {
	// RAM Box: {[25, 1081], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write26_to_out0_rd26_cache {
	// RAM Box: {[26, 1082], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write27_to_out0_rd27_cache {
	// RAM Box: {[27, 1083], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write28_to_out0_rd28_cache {
	// RAM Box: {[28, 1084], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write29_to_out0_rd29_cache {
	// RAM Box: {[29, 1085], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write3_to_out0_rd3_cache {
	// RAM Box: {[3, 1059], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write30_to_out0_rd30_cache {
	// RAM Box: {[30, 1086], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write31_to_out0_rd31_cache {
	// RAM Box: {[31, 1087], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write4_to_out0_rd4_cache {
	// RAM Box: {[4, 1060], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write5_to_out0_rd5_cache {
	// RAM Box: {[5, 1061], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write6_to_out0_rd6_cache {
	// RAM Box: {[6, 1062], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write7_to_out0_rd7_cache {
	// RAM Box: {[7, 1063], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write8_to_out0_rd8_cache {
	// RAM Box: {[8, 1064], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_in0_update_0_write9_to_out0_rd9_cache {
	// RAM Box: {[9, 1065], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  // # of banks: 32
  in0_in0_update_0_write0_to_out0_rd0_cache in0_in0_update_0_write0_to_out0_rd0;
  in0_in0_update_0_write1_to_out0_rd1_cache in0_in0_update_0_write1_to_out0_rd1;
  in0_in0_update_0_write10_to_out0_rd10_cache in0_in0_update_0_write10_to_out0_rd10;
  in0_in0_update_0_write11_to_out0_rd11_cache in0_in0_update_0_write11_to_out0_rd11;
  in0_in0_update_0_write12_to_out0_rd12_cache in0_in0_update_0_write12_to_out0_rd12;
  in0_in0_update_0_write13_to_out0_rd13_cache in0_in0_update_0_write13_to_out0_rd13;
  in0_in0_update_0_write14_to_out0_rd14_cache in0_in0_update_0_write14_to_out0_rd14;
  in0_in0_update_0_write15_to_out0_rd15_cache in0_in0_update_0_write15_to_out0_rd15;
  in0_in0_update_0_write16_to_out0_rd16_cache in0_in0_update_0_write16_to_out0_rd16;
  in0_in0_update_0_write17_to_out0_rd17_cache in0_in0_update_0_write17_to_out0_rd17;
  in0_in0_update_0_write18_to_out0_rd18_cache in0_in0_update_0_write18_to_out0_rd18;
  in0_in0_update_0_write19_to_out0_rd19_cache in0_in0_update_0_write19_to_out0_rd19;
  in0_in0_update_0_write2_to_out0_rd2_cache in0_in0_update_0_write2_to_out0_rd2;
  in0_in0_update_0_write20_to_out0_rd20_cache in0_in0_update_0_write20_to_out0_rd20;
  in0_in0_update_0_write21_to_out0_rd21_cache in0_in0_update_0_write21_to_out0_rd21;
  in0_in0_update_0_write22_to_out0_rd22_cache in0_in0_update_0_write22_to_out0_rd22;
  in0_in0_update_0_write23_to_out0_rd23_cache in0_in0_update_0_write23_to_out0_rd23;
  in0_in0_update_0_write24_to_out0_rd24_cache in0_in0_update_0_write24_to_out0_rd24;
  in0_in0_update_0_write25_to_out0_rd25_cache in0_in0_update_0_write25_to_out0_rd25;
  in0_in0_update_0_write26_to_out0_rd26_cache in0_in0_update_0_write26_to_out0_rd26;
  in0_in0_update_0_write27_to_out0_rd27_cache in0_in0_update_0_write27_to_out0_rd27;
  in0_in0_update_0_write28_to_out0_rd28_cache in0_in0_update_0_write28_to_out0_rd28;
  in0_in0_update_0_write29_to_out0_rd29_cache in0_in0_update_0_write29_to_out0_rd29;
  in0_in0_update_0_write3_to_out0_rd3_cache in0_in0_update_0_write3_to_out0_rd3;
  in0_in0_update_0_write30_to_out0_rd30_cache in0_in0_update_0_write30_to_out0_rd30;
  in0_in0_update_0_write31_to_out0_rd31_cache in0_in0_update_0_write31_to_out0_rd31;
  in0_in0_update_0_write4_to_out0_rd4_cache in0_in0_update_0_write4_to_out0_rd4;
  in0_in0_update_0_write5_to_out0_rd5_cache in0_in0_update_0_write5_to_out0_rd5;
  in0_in0_update_0_write6_to_out0_rd6_cache in0_in0_update_0_write6_to_out0_rd6;
  in0_in0_update_0_write7_to_out0_rd7_cache in0_in0_update_0_write7_to_out0_rd7;
  in0_in0_update_0_write8_to_out0_rd8_cache in0_in0_update_0_write8_to_out0_rd8;
  in0_in0_update_0_write9_to_out0_rd9_cache in0_in0_update_0_write9_to_out0_rd9;
};



inline void in0_in0_update_0_write0_write(hw_uint<16>& in0_in0_update_0_write0, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write0_to_out0_rd0.push(in0_in0_update_0_write0);
}

inline void in0_in0_update_0_write1_write(hw_uint<16>& in0_in0_update_0_write1, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write1_to_out0_rd1.push(in0_in0_update_0_write1);
}

inline void in0_in0_update_0_write10_write(hw_uint<16>& in0_in0_update_0_write10, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write10_to_out0_rd10.push(in0_in0_update_0_write10);
}

inline void in0_in0_update_0_write11_write(hw_uint<16>& in0_in0_update_0_write11, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write11_to_out0_rd11.push(in0_in0_update_0_write11);
}

inline void in0_in0_update_0_write12_write(hw_uint<16>& in0_in0_update_0_write12, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write12_to_out0_rd12.push(in0_in0_update_0_write12);
}

inline void in0_in0_update_0_write13_write(hw_uint<16>& in0_in0_update_0_write13, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write13_to_out0_rd13.push(in0_in0_update_0_write13);
}

inline void in0_in0_update_0_write14_write(hw_uint<16>& in0_in0_update_0_write14, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write14_to_out0_rd14.push(in0_in0_update_0_write14);
}

inline void in0_in0_update_0_write15_write(hw_uint<16>& in0_in0_update_0_write15, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write15_to_out0_rd15.push(in0_in0_update_0_write15);
}

inline void in0_in0_update_0_write16_write(hw_uint<16>& in0_in0_update_0_write16, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write16_to_out0_rd16.push(in0_in0_update_0_write16);
}

inline void in0_in0_update_0_write17_write(hw_uint<16>& in0_in0_update_0_write17, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write17_to_out0_rd17.push(in0_in0_update_0_write17);
}

inline void in0_in0_update_0_write18_write(hw_uint<16>& in0_in0_update_0_write18, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write18_to_out0_rd18.push(in0_in0_update_0_write18);
}

inline void in0_in0_update_0_write19_write(hw_uint<16>& in0_in0_update_0_write19, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write19_to_out0_rd19.push(in0_in0_update_0_write19);
}

inline void in0_in0_update_0_write2_write(hw_uint<16>& in0_in0_update_0_write2, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write2_to_out0_rd2.push(in0_in0_update_0_write2);
}

inline void in0_in0_update_0_write20_write(hw_uint<16>& in0_in0_update_0_write20, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write20_to_out0_rd20.push(in0_in0_update_0_write20);
}

inline void in0_in0_update_0_write21_write(hw_uint<16>& in0_in0_update_0_write21, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write21_to_out0_rd21.push(in0_in0_update_0_write21);
}

inline void in0_in0_update_0_write22_write(hw_uint<16>& in0_in0_update_0_write22, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write22_to_out0_rd22.push(in0_in0_update_0_write22);
}

inline void in0_in0_update_0_write23_write(hw_uint<16>& in0_in0_update_0_write23, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write23_to_out0_rd23.push(in0_in0_update_0_write23);
}

inline void in0_in0_update_0_write24_write(hw_uint<16>& in0_in0_update_0_write24, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write24_to_out0_rd24.push(in0_in0_update_0_write24);
}

inline void in0_in0_update_0_write25_write(hw_uint<16>& in0_in0_update_0_write25, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write25_to_out0_rd25.push(in0_in0_update_0_write25);
}

inline void in0_in0_update_0_write26_write(hw_uint<16>& in0_in0_update_0_write26, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write26_to_out0_rd26.push(in0_in0_update_0_write26);
}

inline void in0_in0_update_0_write27_write(hw_uint<16>& in0_in0_update_0_write27, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write27_to_out0_rd27.push(in0_in0_update_0_write27);
}

inline void in0_in0_update_0_write28_write(hw_uint<16>& in0_in0_update_0_write28, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write28_to_out0_rd28.push(in0_in0_update_0_write28);
}

inline void in0_in0_update_0_write29_write(hw_uint<16>& in0_in0_update_0_write29, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write29_to_out0_rd29.push(in0_in0_update_0_write29);
}

inline void in0_in0_update_0_write3_write(hw_uint<16>& in0_in0_update_0_write3, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write3_to_out0_rd3.push(in0_in0_update_0_write3);
}

inline void in0_in0_update_0_write30_write(hw_uint<16>& in0_in0_update_0_write30, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write30_to_out0_rd30.push(in0_in0_update_0_write30);
}

inline void in0_in0_update_0_write31_write(hw_uint<16>& in0_in0_update_0_write31, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write31_to_out0_rd31.push(in0_in0_update_0_write31);
}

inline void in0_in0_update_0_write4_write(hw_uint<16>& in0_in0_update_0_write4, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write4_to_out0_rd4.push(in0_in0_update_0_write4);
}

inline void in0_in0_update_0_write5_write(hw_uint<16>& in0_in0_update_0_write5, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write5_to_out0_rd5.push(in0_in0_update_0_write5);
}

inline void in0_in0_update_0_write6_write(hw_uint<16>& in0_in0_update_0_write6, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write6_to_out0_rd6.push(in0_in0_update_0_write6);
}

inline void in0_in0_update_0_write7_write(hw_uint<16>& in0_in0_update_0_write7, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write7_to_out0_rd7.push(in0_in0_update_0_write7);
}

inline void in0_in0_update_0_write8_write(hw_uint<16>& in0_in0_update_0_write8, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write8_to_out0_rd8.push(in0_in0_update_0_write8);
}

inline void in0_in0_update_0_write9_write(hw_uint<16>& in0_in0_update_0_write9, in0_cache& in0, int d0, int d1, int dynamic_address) {
  in0.in0_in0_update_0_write9_to_out0_rd9.push(in0_in0_update_0_write9);
}

inline hw_uint<16> out0_rd0_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd0 read pattern: { out0_update_0[d0, d1] -> in0[32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write0 = in0.in0_in0_update_0_write0_to_out0_rd0.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write0;
  return 0;
}

inline hw_uint<16> out0_rd1_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd1 read pattern: { out0_update_0[d0, d1] -> in0[1 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write1 = in0.in0_in0_update_0_write1_to_out0_rd1.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write1;
  return 0;
}

inline hw_uint<16> out0_rd10_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd10 read pattern: { out0_update_0[d0, d1] -> in0[10 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write10 = in0.in0_in0_update_0_write10_to_out0_rd10.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write10;
  return 0;
}

inline hw_uint<16> out0_rd11_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd11 read pattern: { out0_update_0[d0, d1] -> in0[11 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write11 = in0.in0_in0_update_0_write11_to_out0_rd11.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write11;
  return 0;
}

inline hw_uint<16> out0_rd12_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd12 read pattern: { out0_update_0[d0, d1] -> in0[12 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write12 = in0.in0_in0_update_0_write12_to_out0_rd12.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write12;
  return 0;
}

inline hw_uint<16> out0_rd13_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd13 read pattern: { out0_update_0[d0, d1] -> in0[13 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write13 = in0.in0_in0_update_0_write13_to_out0_rd13.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write13;
  return 0;
}

inline hw_uint<16> out0_rd14_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd14 read pattern: { out0_update_0[d0, d1] -> in0[14 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write14 = in0.in0_in0_update_0_write14_to_out0_rd14.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write14;
  return 0;
}

inline hw_uint<16> out0_rd15_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd15 read pattern: { out0_update_0[d0, d1] -> in0[15 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write15 = in0.in0_in0_update_0_write15_to_out0_rd15.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write15;
  return 0;
}

inline hw_uint<16> out0_rd16_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd16 read pattern: { out0_update_0[d0, d1] -> in0[16 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write16 = in0.in0_in0_update_0_write16_to_out0_rd16.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write16;
  return 0;
}

inline hw_uint<16> out0_rd17_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd17 read pattern: { out0_update_0[d0, d1] -> in0[17 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write17 = in0.in0_in0_update_0_write17_to_out0_rd17.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write17;
  return 0;
}

inline hw_uint<16> out0_rd18_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd18 read pattern: { out0_update_0[d0, d1] -> in0[18 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write18 = in0.in0_in0_update_0_write18_to_out0_rd18.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write18;
  return 0;
}

inline hw_uint<16> out0_rd19_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd19 read pattern: { out0_update_0[d0, d1] -> in0[19 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write19 = in0.in0_in0_update_0_write19_to_out0_rd19.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write19;
  return 0;
}

inline hw_uint<16> out0_rd2_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd2 read pattern: { out0_update_0[d0, d1] -> in0[2 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write2 = in0.in0_in0_update_0_write2_to_out0_rd2.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write2;
  return 0;
}

inline hw_uint<16> out0_rd20_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd20 read pattern: { out0_update_0[d0, d1] -> in0[20 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write20 = in0.in0_in0_update_0_write20_to_out0_rd20.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write20;
  return 0;
}

inline hw_uint<16> out0_rd21_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd21 read pattern: { out0_update_0[d0, d1] -> in0[21 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write21 = in0.in0_in0_update_0_write21_to_out0_rd21.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write21;
  return 0;
}

inline hw_uint<16> out0_rd22_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd22 read pattern: { out0_update_0[d0, d1] -> in0[22 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write22 = in0.in0_in0_update_0_write22_to_out0_rd22.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write22;
  return 0;
}

inline hw_uint<16> out0_rd23_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd23 read pattern: { out0_update_0[d0, d1] -> in0[23 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write23 = in0.in0_in0_update_0_write23_to_out0_rd23.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write23;
  return 0;
}

inline hw_uint<16> out0_rd24_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd24 read pattern: { out0_update_0[d0, d1] -> in0[24 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write24 = in0.in0_in0_update_0_write24_to_out0_rd24.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write24;
  return 0;
}

inline hw_uint<16> out0_rd25_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd25 read pattern: { out0_update_0[d0, d1] -> in0[25 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write25 = in0.in0_in0_update_0_write25_to_out0_rd25.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write25;
  return 0;
}

inline hw_uint<16> out0_rd26_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd26 read pattern: { out0_update_0[d0, d1] -> in0[26 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write26 = in0.in0_in0_update_0_write26_to_out0_rd26.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write26;
  return 0;
}

inline hw_uint<16> out0_rd27_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd27 read pattern: { out0_update_0[d0, d1] -> in0[27 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write27 = in0.in0_in0_update_0_write27_to_out0_rd27.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write27;
  return 0;
}

inline hw_uint<16> out0_rd28_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd28 read pattern: { out0_update_0[d0, d1] -> in0[28 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write28 = in0.in0_in0_update_0_write28_to_out0_rd28.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write28;
  return 0;
}

inline hw_uint<16> out0_rd29_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd29 read pattern: { out0_update_0[d0, d1] -> in0[29 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write29 = in0.in0_in0_update_0_write29_to_out0_rd29.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write29;
  return 0;
}

inline hw_uint<16> out0_rd3_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd3 read pattern: { out0_update_0[d0, d1] -> in0[3 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write3 = in0.in0_in0_update_0_write3_to_out0_rd3.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write3;
  return 0;
}

inline hw_uint<16> out0_rd30_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd30 read pattern: { out0_update_0[d0, d1] -> in0[30 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write30 = in0.in0_in0_update_0_write30_to_out0_rd30.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write30;
  return 0;
}

inline hw_uint<16> out0_rd31_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd31 read pattern: { out0_update_0[d0, d1] -> in0[31 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write31 = in0.in0_in0_update_0_write31_to_out0_rd31.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write31;
  return 0;
}

inline hw_uint<16> out0_rd4_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd4 read pattern: { out0_update_0[d0, d1] -> in0[4 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write4 = in0.in0_in0_update_0_write4_to_out0_rd4.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write4;
  return 0;
}

inline hw_uint<16> out0_rd5_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd5 read pattern: { out0_update_0[d0, d1] -> in0[5 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write5 = in0.in0_in0_update_0_write5_to_out0_rd5.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write5;
  return 0;
}

inline hw_uint<16> out0_rd6_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd6 read pattern: { out0_update_0[d0, d1] -> in0[6 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write6 = in0.in0_in0_update_0_write6_to_out0_rd6.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write6;
  return 0;
}

inline hw_uint<16> out0_rd7_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd7 read pattern: { out0_update_0[d0, d1] -> in0[7 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write7 = in0.in0_in0_update_0_write7_to_out0_rd7.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write7;
  return 0;
}

inline hw_uint<16> out0_rd8_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd8 read pattern: { out0_update_0[d0, d1] -> in0[8 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write8 = in0.in0_in0_update_0_write8_to_out0_rd8.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write8;
  return 0;
}

inline hw_uint<16> out0_rd9_select(in0_cache& in0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out0_rd9 read pattern: { out0_update_0[d0, d1] -> in0[9 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in0_in0_update_0_write9 = in0.in0_in0_update_0_write9_to_out0_rd9.peek(/* one reader or all rams */ 0);
  return value_in0_in0_update_0_write9;
  return 0;
}

// # of bundles = 2
// in0_update_0_write
//	in0_in0_update_0_write0
//	in0_in0_update_0_write1
//	in0_in0_update_0_write2
//	in0_in0_update_0_write3
//	in0_in0_update_0_write4
//	in0_in0_update_0_write5
//	in0_in0_update_0_write6
//	in0_in0_update_0_write7
//	in0_in0_update_0_write8
//	in0_in0_update_0_write9
//	in0_in0_update_0_write10
//	in0_in0_update_0_write11
//	in0_in0_update_0_write12
//	in0_in0_update_0_write13
//	in0_in0_update_0_write14
//	in0_in0_update_0_write15
//	in0_in0_update_0_write16
//	in0_in0_update_0_write17
//	in0_in0_update_0_write18
//	in0_in0_update_0_write19
//	in0_in0_update_0_write20
//	in0_in0_update_0_write21
//	in0_in0_update_0_write22
//	in0_in0_update_0_write23
//	in0_in0_update_0_write24
//	in0_in0_update_0_write25
//	in0_in0_update_0_write26
//	in0_in0_update_0_write27
//	in0_in0_update_0_write28
//	in0_in0_update_0_write29
//	in0_in0_update_0_write30
//	in0_in0_update_0_write31
inline void in0_in0_update_0_write_bundle_write(hw_uint<512>& in0_update_0_write, in0_cache& in0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in0_in0_update_0_write0_res = in0_update_0_write.extract<0, 15>();
	in0_in0_update_0_write0_write(in0_in0_update_0_write0_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write1_res = in0_update_0_write.extract<16, 31>();
	in0_in0_update_0_write1_write(in0_in0_update_0_write1_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write2_res = in0_update_0_write.extract<32, 47>();
	in0_in0_update_0_write2_write(in0_in0_update_0_write2_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write3_res = in0_update_0_write.extract<48, 63>();
	in0_in0_update_0_write3_write(in0_in0_update_0_write3_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write4_res = in0_update_0_write.extract<64, 79>();
	in0_in0_update_0_write4_write(in0_in0_update_0_write4_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write5_res = in0_update_0_write.extract<80, 95>();
	in0_in0_update_0_write5_write(in0_in0_update_0_write5_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write6_res = in0_update_0_write.extract<96, 111>();
	in0_in0_update_0_write6_write(in0_in0_update_0_write6_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write7_res = in0_update_0_write.extract<112, 127>();
	in0_in0_update_0_write7_write(in0_in0_update_0_write7_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write8_res = in0_update_0_write.extract<128, 143>();
	in0_in0_update_0_write8_write(in0_in0_update_0_write8_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write9_res = in0_update_0_write.extract<144, 159>();
	in0_in0_update_0_write9_write(in0_in0_update_0_write9_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write10_res = in0_update_0_write.extract<160, 175>();
	in0_in0_update_0_write10_write(in0_in0_update_0_write10_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write11_res = in0_update_0_write.extract<176, 191>();
	in0_in0_update_0_write11_write(in0_in0_update_0_write11_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write12_res = in0_update_0_write.extract<192, 207>();
	in0_in0_update_0_write12_write(in0_in0_update_0_write12_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write13_res = in0_update_0_write.extract<208, 223>();
	in0_in0_update_0_write13_write(in0_in0_update_0_write13_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write14_res = in0_update_0_write.extract<224, 239>();
	in0_in0_update_0_write14_write(in0_in0_update_0_write14_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write15_res = in0_update_0_write.extract<240, 255>();
	in0_in0_update_0_write15_write(in0_in0_update_0_write15_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write16_res = in0_update_0_write.extract<256, 271>();
	in0_in0_update_0_write16_write(in0_in0_update_0_write16_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write17_res = in0_update_0_write.extract<272, 287>();
	in0_in0_update_0_write17_write(in0_in0_update_0_write17_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write18_res = in0_update_0_write.extract<288, 303>();
	in0_in0_update_0_write18_write(in0_in0_update_0_write18_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write19_res = in0_update_0_write.extract<304, 319>();
	in0_in0_update_0_write19_write(in0_in0_update_0_write19_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write20_res = in0_update_0_write.extract<320, 335>();
	in0_in0_update_0_write20_write(in0_in0_update_0_write20_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write21_res = in0_update_0_write.extract<336, 351>();
	in0_in0_update_0_write21_write(in0_in0_update_0_write21_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write22_res = in0_update_0_write.extract<352, 367>();
	in0_in0_update_0_write22_write(in0_in0_update_0_write22_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write23_res = in0_update_0_write.extract<368, 383>();
	in0_in0_update_0_write23_write(in0_in0_update_0_write23_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write24_res = in0_update_0_write.extract<384, 399>();
	in0_in0_update_0_write24_write(in0_in0_update_0_write24_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write25_res = in0_update_0_write.extract<400, 415>();
	in0_in0_update_0_write25_write(in0_in0_update_0_write25_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write26_res = in0_update_0_write.extract<416, 431>();
	in0_in0_update_0_write26_write(in0_in0_update_0_write26_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write27_res = in0_update_0_write.extract<432, 447>();
	in0_in0_update_0_write27_write(in0_in0_update_0_write27_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write28_res = in0_update_0_write.extract<448, 463>();
	in0_in0_update_0_write28_write(in0_in0_update_0_write28_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write29_res = in0_update_0_write.extract<464, 479>();
	in0_in0_update_0_write29_write(in0_in0_update_0_write29_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write30_res = in0_update_0_write.extract<480, 495>();
	in0_in0_update_0_write30_write(in0_in0_update_0_write30_res, in0, d0, d1, dynamic_address);
	hw_uint<16> in0_in0_update_0_write31_res = in0_update_0_write.extract<496, 511>();
	in0_in0_update_0_write31_write(in0_in0_update_0_write31_res, in0, d0, d1, dynamic_address);
}

// out0_update_0_read
//	out0_rd0
//	out0_rd1
//	out0_rd2
//	out0_rd3
//	out0_rd4
//	out0_rd5
//	out0_rd6
//	out0_rd7
//	out0_rd8
//	out0_rd9
//	out0_rd10
//	out0_rd11
//	out0_rd12
//	out0_rd13
//	out0_rd14
//	out0_rd15
//	out0_rd16
//	out0_rd17
//	out0_rd18
//	out0_rd19
//	out0_rd20
//	out0_rd21
//	out0_rd22
//	out0_rd23
//	out0_rd24
//	out0_rd25
//	out0_rd26
//	out0_rd27
//	out0_rd28
//	out0_rd29
//	out0_rd30
//	out0_rd31
inline hw_uint<512> in0_out0_update_0_read_bundle_read(in0_cache& in0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // out0_rd0
    // out0_rd1
    // out0_rd2
    // out0_rd3
    // out0_rd4
    // out0_rd5
    // out0_rd6
    // out0_rd7
    // out0_rd8
    // out0_rd9
    // out0_rd10
    // out0_rd11
    // out0_rd12
    // out0_rd13
    // out0_rd14
    // out0_rd15
    // out0_rd16
    // out0_rd17
    // out0_rd18
    // out0_rd19
    // out0_rd20
    // out0_rd21
    // out0_rd22
    // out0_rd23
    // out0_rd24
    // out0_rd25
    // out0_rd26
    // out0_rd27
    // out0_rd28
    // out0_rd29
    // out0_rd30
    // out0_rd31

	hw_uint<512> result;
	hw_uint<16> out0_rd0_res = out0_rd0_select(in0, d0, d1, dynamic_address);
	set_at<0, 512>(result, out0_rd0_res);
	hw_uint<16> out0_rd1_res = out0_rd1_select(in0, d0, d1, dynamic_address);
	set_at<16, 512>(result, out0_rd1_res);
	hw_uint<16> out0_rd2_res = out0_rd2_select(in0, d0, d1, dynamic_address);
	set_at<32, 512>(result, out0_rd2_res);
	hw_uint<16> out0_rd3_res = out0_rd3_select(in0, d0, d1, dynamic_address);
	set_at<48, 512>(result, out0_rd3_res);
	hw_uint<16> out0_rd4_res = out0_rd4_select(in0, d0, d1, dynamic_address);
	set_at<64, 512>(result, out0_rd4_res);
	hw_uint<16> out0_rd5_res = out0_rd5_select(in0, d0, d1, dynamic_address);
	set_at<80, 512>(result, out0_rd5_res);
	hw_uint<16> out0_rd6_res = out0_rd6_select(in0, d0, d1, dynamic_address);
	set_at<96, 512>(result, out0_rd6_res);
	hw_uint<16> out0_rd7_res = out0_rd7_select(in0, d0, d1, dynamic_address);
	set_at<112, 512>(result, out0_rd7_res);
	hw_uint<16> out0_rd8_res = out0_rd8_select(in0, d0, d1, dynamic_address);
	set_at<128, 512>(result, out0_rd8_res);
	hw_uint<16> out0_rd9_res = out0_rd9_select(in0, d0, d1, dynamic_address);
	set_at<144, 512>(result, out0_rd9_res);
	hw_uint<16> out0_rd10_res = out0_rd10_select(in0, d0, d1, dynamic_address);
	set_at<160, 512>(result, out0_rd10_res);
	hw_uint<16> out0_rd11_res = out0_rd11_select(in0, d0, d1, dynamic_address);
	set_at<176, 512>(result, out0_rd11_res);
	hw_uint<16> out0_rd12_res = out0_rd12_select(in0, d0, d1, dynamic_address);
	set_at<192, 512>(result, out0_rd12_res);
	hw_uint<16> out0_rd13_res = out0_rd13_select(in0, d0, d1, dynamic_address);
	set_at<208, 512>(result, out0_rd13_res);
	hw_uint<16> out0_rd14_res = out0_rd14_select(in0, d0, d1, dynamic_address);
	set_at<224, 512>(result, out0_rd14_res);
	hw_uint<16> out0_rd15_res = out0_rd15_select(in0, d0, d1, dynamic_address);
	set_at<240, 512>(result, out0_rd15_res);
	hw_uint<16> out0_rd16_res = out0_rd16_select(in0, d0, d1, dynamic_address);
	set_at<256, 512>(result, out0_rd16_res);
	hw_uint<16> out0_rd17_res = out0_rd17_select(in0, d0, d1, dynamic_address);
	set_at<272, 512>(result, out0_rd17_res);
	hw_uint<16> out0_rd18_res = out0_rd18_select(in0, d0, d1, dynamic_address);
	set_at<288, 512>(result, out0_rd18_res);
	hw_uint<16> out0_rd19_res = out0_rd19_select(in0, d0, d1, dynamic_address);
	set_at<304, 512>(result, out0_rd19_res);
	hw_uint<16> out0_rd20_res = out0_rd20_select(in0, d0, d1, dynamic_address);
	set_at<320, 512>(result, out0_rd20_res);
	hw_uint<16> out0_rd21_res = out0_rd21_select(in0, d0, d1, dynamic_address);
	set_at<336, 512>(result, out0_rd21_res);
	hw_uint<16> out0_rd22_res = out0_rd22_select(in0, d0, d1, dynamic_address);
	set_at<352, 512>(result, out0_rd22_res);
	hw_uint<16> out0_rd23_res = out0_rd23_select(in0, d0, d1, dynamic_address);
	set_at<368, 512>(result, out0_rd23_res);
	hw_uint<16> out0_rd24_res = out0_rd24_select(in0, d0, d1, dynamic_address);
	set_at<384, 512>(result, out0_rd24_res);
	hw_uint<16> out0_rd25_res = out0_rd25_select(in0, d0, d1, dynamic_address);
	set_at<400, 512>(result, out0_rd25_res);
	hw_uint<16> out0_rd26_res = out0_rd26_select(in0, d0, d1, dynamic_address);
	set_at<416, 512>(result, out0_rd26_res);
	hw_uint<16> out0_rd27_res = out0_rd27_select(in0, d0, d1, dynamic_address);
	set_at<432, 512>(result, out0_rd27_res);
	hw_uint<16> out0_rd28_res = out0_rd28_select(in0, d0, d1, dynamic_address);
	set_at<448, 512>(result, out0_rd28_res);
	hw_uint<16> out0_rd29_res = out0_rd29_select(in0, d0, d1, dynamic_address);
	set_at<464, 512>(result, out0_rd29_res);
	hw_uint<16> out0_rd30_res = out0_rd30_select(in0, d0, d1, dynamic_address);
	set_at<480, 512>(result, out0_rd30_res);
	hw_uint<16> out0_rd31_res = out0_rd31_select(in0, d0, d1, dynamic_address);
	set_at<496, 512>(result, out0_rd31_res);
	return result;
}

#include "hw_classes.h"

struct in1_in1_update_0_write0_to_out1_ac_rd0_cache {
	// RAM Box: {[0, 1056], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write1_to_out1_ac_rd1_cache {
	// RAM Box: {[1, 1057], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write10_to_out1_ac_rd10_cache {
	// RAM Box: {[10, 1066], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write11_to_out1_ac_rd11_cache {
	// RAM Box: {[11, 1067], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write12_to_out1_ac_rd12_cache {
	// RAM Box: {[12, 1068], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write13_to_out1_ac_rd13_cache {
	// RAM Box: {[13, 1069], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write14_to_out1_ac_rd14_cache {
	// RAM Box: {[14, 1070], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write15_to_out1_ac_rd15_cache {
	// RAM Box: {[15, 1071], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write16_to_out1_ac_rd16_cache {
	// RAM Box: {[16, 1072], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write17_to_out1_ac_rd17_cache {
	// RAM Box: {[17, 1073], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write18_to_out1_ac_rd18_cache {
	// RAM Box: {[18, 1074], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write19_to_out1_ac_rd19_cache {
	// RAM Box: {[19, 1075], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write2_to_out1_ac_rd2_cache {
	// RAM Box: {[2, 1058], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write20_to_out1_ac_rd20_cache {
	// RAM Box: {[20, 1076], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write21_to_out1_ac_rd21_cache {
	// RAM Box: {[21, 1077], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write22_to_out1_ac_rd22_cache {
	// RAM Box: {[22, 1078], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write23_to_out1_ac_rd23_cache {
	// RAM Box: {[23, 1079], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write24_to_out1_ac_rd24_cache {
	// RAM Box: {[24, 1080], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write25_to_out1_ac_rd25_cache {
	// RAM Box: {[25, 1081], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write26_to_out1_ac_rd26_cache {
	// RAM Box: {[26, 1082], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write27_to_out1_ac_rd27_cache {
	// RAM Box: {[27, 1083], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write28_to_out1_ac_rd28_cache {
	// RAM Box: {[28, 1084], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write29_to_out1_ac_rd29_cache {
	// RAM Box: {[29, 1085], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write3_to_out1_ac_rd3_cache {
	// RAM Box: {[3, 1059], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write30_to_out1_ac_rd30_cache {
	// RAM Box: {[30, 1086], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write31_to_out1_ac_rd31_cache {
	// RAM Box: {[31, 1087], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write4_to_out1_ac_rd4_cache {
	// RAM Box: {[4, 1060], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write5_to_out1_ac_rd5_cache {
	// RAM Box: {[5, 1061], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write6_to_out1_ac_rd6_cache {
	// RAM Box: {[6, 1062], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write7_to_out1_ac_rd7_cache {
	// RAM Box: {[7, 1063], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write8_to_out1_ac_rd8_cache {
	// RAM Box: {[8, 1064], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_in1_update_0_write9_to_out1_ac_rd9_cache {
	// RAM Box: {[9, 1065], [0, 1919]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  // # of banks: 32
  in1_in1_update_0_write0_to_out1_ac_rd0_cache in1_in1_update_0_write0_to_out1_ac_rd0;
  in1_in1_update_0_write1_to_out1_ac_rd1_cache in1_in1_update_0_write1_to_out1_ac_rd1;
  in1_in1_update_0_write10_to_out1_ac_rd10_cache in1_in1_update_0_write10_to_out1_ac_rd10;
  in1_in1_update_0_write11_to_out1_ac_rd11_cache in1_in1_update_0_write11_to_out1_ac_rd11;
  in1_in1_update_0_write12_to_out1_ac_rd12_cache in1_in1_update_0_write12_to_out1_ac_rd12;
  in1_in1_update_0_write13_to_out1_ac_rd13_cache in1_in1_update_0_write13_to_out1_ac_rd13;
  in1_in1_update_0_write14_to_out1_ac_rd14_cache in1_in1_update_0_write14_to_out1_ac_rd14;
  in1_in1_update_0_write15_to_out1_ac_rd15_cache in1_in1_update_0_write15_to_out1_ac_rd15;
  in1_in1_update_0_write16_to_out1_ac_rd16_cache in1_in1_update_0_write16_to_out1_ac_rd16;
  in1_in1_update_0_write17_to_out1_ac_rd17_cache in1_in1_update_0_write17_to_out1_ac_rd17;
  in1_in1_update_0_write18_to_out1_ac_rd18_cache in1_in1_update_0_write18_to_out1_ac_rd18;
  in1_in1_update_0_write19_to_out1_ac_rd19_cache in1_in1_update_0_write19_to_out1_ac_rd19;
  in1_in1_update_0_write2_to_out1_ac_rd2_cache in1_in1_update_0_write2_to_out1_ac_rd2;
  in1_in1_update_0_write20_to_out1_ac_rd20_cache in1_in1_update_0_write20_to_out1_ac_rd20;
  in1_in1_update_0_write21_to_out1_ac_rd21_cache in1_in1_update_0_write21_to_out1_ac_rd21;
  in1_in1_update_0_write22_to_out1_ac_rd22_cache in1_in1_update_0_write22_to_out1_ac_rd22;
  in1_in1_update_0_write23_to_out1_ac_rd23_cache in1_in1_update_0_write23_to_out1_ac_rd23;
  in1_in1_update_0_write24_to_out1_ac_rd24_cache in1_in1_update_0_write24_to_out1_ac_rd24;
  in1_in1_update_0_write25_to_out1_ac_rd25_cache in1_in1_update_0_write25_to_out1_ac_rd25;
  in1_in1_update_0_write26_to_out1_ac_rd26_cache in1_in1_update_0_write26_to_out1_ac_rd26;
  in1_in1_update_0_write27_to_out1_ac_rd27_cache in1_in1_update_0_write27_to_out1_ac_rd27;
  in1_in1_update_0_write28_to_out1_ac_rd28_cache in1_in1_update_0_write28_to_out1_ac_rd28;
  in1_in1_update_0_write29_to_out1_ac_rd29_cache in1_in1_update_0_write29_to_out1_ac_rd29;
  in1_in1_update_0_write3_to_out1_ac_rd3_cache in1_in1_update_0_write3_to_out1_ac_rd3;
  in1_in1_update_0_write30_to_out1_ac_rd30_cache in1_in1_update_0_write30_to_out1_ac_rd30;
  in1_in1_update_0_write31_to_out1_ac_rd31_cache in1_in1_update_0_write31_to_out1_ac_rd31;
  in1_in1_update_0_write4_to_out1_ac_rd4_cache in1_in1_update_0_write4_to_out1_ac_rd4;
  in1_in1_update_0_write5_to_out1_ac_rd5_cache in1_in1_update_0_write5_to_out1_ac_rd5;
  in1_in1_update_0_write6_to_out1_ac_rd6_cache in1_in1_update_0_write6_to_out1_ac_rd6;
  in1_in1_update_0_write7_to_out1_ac_rd7_cache in1_in1_update_0_write7_to_out1_ac_rd7;
  in1_in1_update_0_write8_to_out1_ac_rd8_cache in1_in1_update_0_write8_to_out1_ac_rd8;
  in1_in1_update_0_write9_to_out1_ac_rd9_cache in1_in1_update_0_write9_to_out1_ac_rd9;
};



inline void in1_in1_update_0_write0_write(hw_uint<16>& in1_in1_update_0_write0, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write0_to_out1_ac_rd0.push(in1_in1_update_0_write0);
}

inline void in1_in1_update_0_write1_write(hw_uint<16>& in1_in1_update_0_write1, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write1_to_out1_ac_rd1.push(in1_in1_update_0_write1);
}

inline void in1_in1_update_0_write10_write(hw_uint<16>& in1_in1_update_0_write10, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write10_to_out1_ac_rd10.push(in1_in1_update_0_write10);
}

inline void in1_in1_update_0_write11_write(hw_uint<16>& in1_in1_update_0_write11, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write11_to_out1_ac_rd11.push(in1_in1_update_0_write11);
}

inline void in1_in1_update_0_write12_write(hw_uint<16>& in1_in1_update_0_write12, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write12_to_out1_ac_rd12.push(in1_in1_update_0_write12);
}

inline void in1_in1_update_0_write13_write(hw_uint<16>& in1_in1_update_0_write13, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write13_to_out1_ac_rd13.push(in1_in1_update_0_write13);
}

inline void in1_in1_update_0_write14_write(hw_uint<16>& in1_in1_update_0_write14, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write14_to_out1_ac_rd14.push(in1_in1_update_0_write14);
}

inline void in1_in1_update_0_write15_write(hw_uint<16>& in1_in1_update_0_write15, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write15_to_out1_ac_rd15.push(in1_in1_update_0_write15);
}

inline void in1_in1_update_0_write16_write(hw_uint<16>& in1_in1_update_0_write16, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write16_to_out1_ac_rd16.push(in1_in1_update_0_write16);
}

inline void in1_in1_update_0_write17_write(hw_uint<16>& in1_in1_update_0_write17, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write17_to_out1_ac_rd17.push(in1_in1_update_0_write17);
}

inline void in1_in1_update_0_write18_write(hw_uint<16>& in1_in1_update_0_write18, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write18_to_out1_ac_rd18.push(in1_in1_update_0_write18);
}

inline void in1_in1_update_0_write19_write(hw_uint<16>& in1_in1_update_0_write19, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write19_to_out1_ac_rd19.push(in1_in1_update_0_write19);
}

inline void in1_in1_update_0_write2_write(hw_uint<16>& in1_in1_update_0_write2, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write2_to_out1_ac_rd2.push(in1_in1_update_0_write2);
}

inline void in1_in1_update_0_write20_write(hw_uint<16>& in1_in1_update_0_write20, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write20_to_out1_ac_rd20.push(in1_in1_update_0_write20);
}

inline void in1_in1_update_0_write21_write(hw_uint<16>& in1_in1_update_0_write21, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write21_to_out1_ac_rd21.push(in1_in1_update_0_write21);
}

inline void in1_in1_update_0_write22_write(hw_uint<16>& in1_in1_update_0_write22, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write22_to_out1_ac_rd22.push(in1_in1_update_0_write22);
}

inline void in1_in1_update_0_write23_write(hw_uint<16>& in1_in1_update_0_write23, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write23_to_out1_ac_rd23.push(in1_in1_update_0_write23);
}

inline void in1_in1_update_0_write24_write(hw_uint<16>& in1_in1_update_0_write24, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write24_to_out1_ac_rd24.push(in1_in1_update_0_write24);
}

inline void in1_in1_update_0_write25_write(hw_uint<16>& in1_in1_update_0_write25, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write25_to_out1_ac_rd25.push(in1_in1_update_0_write25);
}

inline void in1_in1_update_0_write26_write(hw_uint<16>& in1_in1_update_0_write26, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write26_to_out1_ac_rd26.push(in1_in1_update_0_write26);
}

inline void in1_in1_update_0_write27_write(hw_uint<16>& in1_in1_update_0_write27, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write27_to_out1_ac_rd27.push(in1_in1_update_0_write27);
}

inline void in1_in1_update_0_write28_write(hw_uint<16>& in1_in1_update_0_write28, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write28_to_out1_ac_rd28.push(in1_in1_update_0_write28);
}

inline void in1_in1_update_0_write29_write(hw_uint<16>& in1_in1_update_0_write29, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write29_to_out1_ac_rd29.push(in1_in1_update_0_write29);
}

inline void in1_in1_update_0_write3_write(hw_uint<16>& in1_in1_update_0_write3, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write3_to_out1_ac_rd3.push(in1_in1_update_0_write3);
}

inline void in1_in1_update_0_write30_write(hw_uint<16>& in1_in1_update_0_write30, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write30_to_out1_ac_rd30.push(in1_in1_update_0_write30);
}

inline void in1_in1_update_0_write31_write(hw_uint<16>& in1_in1_update_0_write31, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write31_to_out1_ac_rd31.push(in1_in1_update_0_write31);
}

inline void in1_in1_update_0_write4_write(hw_uint<16>& in1_in1_update_0_write4, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write4_to_out1_ac_rd4.push(in1_in1_update_0_write4);
}

inline void in1_in1_update_0_write5_write(hw_uint<16>& in1_in1_update_0_write5, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write5_to_out1_ac_rd5.push(in1_in1_update_0_write5);
}

inline void in1_in1_update_0_write6_write(hw_uint<16>& in1_in1_update_0_write6, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write6_to_out1_ac_rd6.push(in1_in1_update_0_write6);
}

inline void in1_in1_update_0_write7_write(hw_uint<16>& in1_in1_update_0_write7, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write7_to_out1_ac_rd7.push(in1_in1_update_0_write7);
}

inline void in1_in1_update_0_write8_write(hw_uint<16>& in1_in1_update_0_write8, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write8_to_out1_ac_rd8.push(in1_in1_update_0_write8);
}

inline void in1_in1_update_0_write9_write(hw_uint<16>& in1_in1_update_0_write9, in1_cache& in1, int d0, int d1, int dynamic_address) {
  in1.in1_in1_update_0_write9_to_out1_ac_rd9.push(in1_in1_update_0_write9);
}

inline hw_uint<16> out1_ac_rd0_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd0 read pattern: { out1_ac_update_0[d0, d1] -> in1[32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write0 = in1.in1_in1_update_0_write0_to_out1_ac_rd0.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write0;
  return 0;
}

inline hw_uint<16> out1_ac_rd1_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd1 read pattern: { out1_ac_update_0[d0, d1] -> in1[1 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write1 = in1.in1_in1_update_0_write1_to_out1_ac_rd1.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write1;
  return 0;
}

inline hw_uint<16> out1_ac_rd10_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd10 read pattern: { out1_ac_update_0[d0, d1] -> in1[10 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write10 = in1.in1_in1_update_0_write10_to_out1_ac_rd10.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write10;
  return 0;
}

inline hw_uint<16> out1_ac_rd11_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd11 read pattern: { out1_ac_update_0[d0, d1] -> in1[11 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write11 = in1.in1_in1_update_0_write11_to_out1_ac_rd11.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write11;
  return 0;
}

inline hw_uint<16> out1_ac_rd12_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd12 read pattern: { out1_ac_update_0[d0, d1] -> in1[12 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write12 = in1.in1_in1_update_0_write12_to_out1_ac_rd12.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write12;
  return 0;
}

inline hw_uint<16> out1_ac_rd13_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd13 read pattern: { out1_ac_update_0[d0, d1] -> in1[13 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write13 = in1.in1_in1_update_0_write13_to_out1_ac_rd13.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write13;
  return 0;
}

inline hw_uint<16> out1_ac_rd14_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd14 read pattern: { out1_ac_update_0[d0, d1] -> in1[14 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write14 = in1.in1_in1_update_0_write14_to_out1_ac_rd14.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write14;
  return 0;
}

inline hw_uint<16> out1_ac_rd15_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd15 read pattern: { out1_ac_update_0[d0, d1] -> in1[15 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write15 = in1.in1_in1_update_0_write15_to_out1_ac_rd15.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write15;
  return 0;
}

inline hw_uint<16> out1_ac_rd16_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd16 read pattern: { out1_ac_update_0[d0, d1] -> in1[16 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write16 = in1.in1_in1_update_0_write16_to_out1_ac_rd16.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write16;
  return 0;
}

inline hw_uint<16> out1_ac_rd17_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd17 read pattern: { out1_ac_update_0[d0, d1] -> in1[17 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write17 = in1.in1_in1_update_0_write17_to_out1_ac_rd17.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write17;
  return 0;
}

inline hw_uint<16> out1_ac_rd18_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd18 read pattern: { out1_ac_update_0[d0, d1] -> in1[18 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write18 = in1.in1_in1_update_0_write18_to_out1_ac_rd18.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write18;
  return 0;
}

inline hw_uint<16> out1_ac_rd19_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd19 read pattern: { out1_ac_update_0[d0, d1] -> in1[19 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write19 = in1.in1_in1_update_0_write19_to_out1_ac_rd19.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write19;
  return 0;
}

inline hw_uint<16> out1_ac_rd2_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd2 read pattern: { out1_ac_update_0[d0, d1] -> in1[2 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write2 = in1.in1_in1_update_0_write2_to_out1_ac_rd2.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write2;
  return 0;
}

inline hw_uint<16> out1_ac_rd20_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd20 read pattern: { out1_ac_update_0[d0, d1] -> in1[20 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write20 = in1.in1_in1_update_0_write20_to_out1_ac_rd20.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write20;
  return 0;
}

inline hw_uint<16> out1_ac_rd21_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd21 read pattern: { out1_ac_update_0[d0, d1] -> in1[21 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write21 = in1.in1_in1_update_0_write21_to_out1_ac_rd21.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write21;
  return 0;
}

inline hw_uint<16> out1_ac_rd22_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd22 read pattern: { out1_ac_update_0[d0, d1] -> in1[22 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write22 = in1.in1_in1_update_0_write22_to_out1_ac_rd22.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write22;
  return 0;
}

inline hw_uint<16> out1_ac_rd23_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd23 read pattern: { out1_ac_update_0[d0, d1] -> in1[23 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write23 = in1.in1_in1_update_0_write23_to_out1_ac_rd23.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write23;
  return 0;
}

inline hw_uint<16> out1_ac_rd24_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd24 read pattern: { out1_ac_update_0[d0, d1] -> in1[24 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write24 = in1.in1_in1_update_0_write24_to_out1_ac_rd24.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write24;
  return 0;
}

inline hw_uint<16> out1_ac_rd25_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd25 read pattern: { out1_ac_update_0[d0, d1] -> in1[25 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write25 = in1.in1_in1_update_0_write25_to_out1_ac_rd25.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write25;
  return 0;
}

inline hw_uint<16> out1_ac_rd26_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd26 read pattern: { out1_ac_update_0[d0, d1] -> in1[26 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write26 = in1.in1_in1_update_0_write26_to_out1_ac_rd26.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write26;
  return 0;
}

inline hw_uint<16> out1_ac_rd27_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd27 read pattern: { out1_ac_update_0[d0, d1] -> in1[27 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write27 = in1.in1_in1_update_0_write27_to_out1_ac_rd27.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write27;
  return 0;
}

inline hw_uint<16> out1_ac_rd28_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd28 read pattern: { out1_ac_update_0[d0, d1] -> in1[28 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write28 = in1.in1_in1_update_0_write28_to_out1_ac_rd28.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write28;
  return 0;
}

inline hw_uint<16> out1_ac_rd29_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd29 read pattern: { out1_ac_update_0[d0, d1] -> in1[29 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write29 = in1.in1_in1_update_0_write29_to_out1_ac_rd29.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write29;
  return 0;
}

inline hw_uint<16> out1_ac_rd3_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd3 read pattern: { out1_ac_update_0[d0, d1] -> in1[3 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write3 = in1.in1_in1_update_0_write3_to_out1_ac_rd3.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write3;
  return 0;
}

inline hw_uint<16> out1_ac_rd30_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd30 read pattern: { out1_ac_update_0[d0, d1] -> in1[30 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write30 = in1.in1_in1_update_0_write30_to_out1_ac_rd30.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write30;
  return 0;
}

inline hw_uint<16> out1_ac_rd31_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd31 read pattern: { out1_ac_update_0[d0, d1] -> in1[31 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write31 = in1.in1_in1_update_0_write31_to_out1_ac_rd31.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write31;
  return 0;
}

inline hw_uint<16> out1_ac_rd4_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd4 read pattern: { out1_ac_update_0[d0, d1] -> in1[4 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write4 = in1.in1_in1_update_0_write4_to_out1_ac_rd4.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write4;
  return 0;
}

inline hw_uint<16> out1_ac_rd5_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd5 read pattern: { out1_ac_update_0[d0, d1] -> in1[5 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write5 = in1.in1_in1_update_0_write5_to_out1_ac_rd5.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write5;
  return 0;
}

inline hw_uint<16> out1_ac_rd6_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd6 read pattern: { out1_ac_update_0[d0, d1] -> in1[6 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write6 = in1.in1_in1_update_0_write6_to_out1_ac_rd6.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write6;
  return 0;
}

inline hw_uint<16> out1_ac_rd7_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd7 read pattern: { out1_ac_update_0[d0, d1] -> in1[7 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write7 = in1.in1_in1_update_0_write7_to_out1_ac_rd7.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write7;
  return 0;
}

inline hw_uint<16> out1_ac_rd8_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd8 read pattern: { out1_ac_update_0[d0, d1] -> in1[8 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write8 = in1.in1_in1_update_0_write8_to_out1_ac_rd8.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write8;
  return 0;
}

inline hw_uint<16> out1_ac_rd9_select(in1_cache& in1, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // out1_ac_rd9 read pattern: { out1_ac_update_0[d0, d1] -> in1[9 + 32d0, d1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Read schedule : { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  // Write schedule: { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
  auto value_in1_in1_update_0_write9 = in1.in1_in1_update_0_write9_to_out1_ac_rd9.peek(/* one reader or all rams */ 0);
  return value_in1_in1_update_0_write9;
  return 0;
}

// # of bundles = 2
// in1_update_0_write
//	in1_in1_update_0_write0
//	in1_in1_update_0_write1
//	in1_in1_update_0_write2
//	in1_in1_update_0_write3
//	in1_in1_update_0_write4
//	in1_in1_update_0_write5
//	in1_in1_update_0_write6
//	in1_in1_update_0_write7
//	in1_in1_update_0_write8
//	in1_in1_update_0_write9
//	in1_in1_update_0_write10
//	in1_in1_update_0_write11
//	in1_in1_update_0_write12
//	in1_in1_update_0_write13
//	in1_in1_update_0_write14
//	in1_in1_update_0_write15
//	in1_in1_update_0_write16
//	in1_in1_update_0_write17
//	in1_in1_update_0_write18
//	in1_in1_update_0_write19
//	in1_in1_update_0_write20
//	in1_in1_update_0_write21
//	in1_in1_update_0_write22
//	in1_in1_update_0_write23
//	in1_in1_update_0_write24
//	in1_in1_update_0_write25
//	in1_in1_update_0_write26
//	in1_in1_update_0_write27
//	in1_in1_update_0_write28
//	in1_in1_update_0_write29
//	in1_in1_update_0_write30
//	in1_in1_update_0_write31
inline void in1_in1_update_0_write_bundle_write(hw_uint<512>& in1_update_0_write, in1_cache& in1, int d0, int d1, int dynamic_address) {
	hw_uint<16> in1_in1_update_0_write0_res = in1_update_0_write.extract<0, 15>();
	in1_in1_update_0_write0_write(in1_in1_update_0_write0_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write1_res = in1_update_0_write.extract<16, 31>();
	in1_in1_update_0_write1_write(in1_in1_update_0_write1_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write2_res = in1_update_0_write.extract<32, 47>();
	in1_in1_update_0_write2_write(in1_in1_update_0_write2_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write3_res = in1_update_0_write.extract<48, 63>();
	in1_in1_update_0_write3_write(in1_in1_update_0_write3_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write4_res = in1_update_0_write.extract<64, 79>();
	in1_in1_update_0_write4_write(in1_in1_update_0_write4_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write5_res = in1_update_0_write.extract<80, 95>();
	in1_in1_update_0_write5_write(in1_in1_update_0_write5_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write6_res = in1_update_0_write.extract<96, 111>();
	in1_in1_update_0_write6_write(in1_in1_update_0_write6_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write7_res = in1_update_0_write.extract<112, 127>();
	in1_in1_update_0_write7_write(in1_in1_update_0_write7_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write8_res = in1_update_0_write.extract<128, 143>();
	in1_in1_update_0_write8_write(in1_in1_update_0_write8_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write9_res = in1_update_0_write.extract<144, 159>();
	in1_in1_update_0_write9_write(in1_in1_update_0_write9_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write10_res = in1_update_0_write.extract<160, 175>();
	in1_in1_update_0_write10_write(in1_in1_update_0_write10_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write11_res = in1_update_0_write.extract<176, 191>();
	in1_in1_update_0_write11_write(in1_in1_update_0_write11_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write12_res = in1_update_0_write.extract<192, 207>();
	in1_in1_update_0_write12_write(in1_in1_update_0_write12_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write13_res = in1_update_0_write.extract<208, 223>();
	in1_in1_update_0_write13_write(in1_in1_update_0_write13_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write14_res = in1_update_0_write.extract<224, 239>();
	in1_in1_update_0_write14_write(in1_in1_update_0_write14_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write15_res = in1_update_0_write.extract<240, 255>();
	in1_in1_update_0_write15_write(in1_in1_update_0_write15_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write16_res = in1_update_0_write.extract<256, 271>();
	in1_in1_update_0_write16_write(in1_in1_update_0_write16_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write17_res = in1_update_0_write.extract<272, 287>();
	in1_in1_update_0_write17_write(in1_in1_update_0_write17_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write18_res = in1_update_0_write.extract<288, 303>();
	in1_in1_update_0_write18_write(in1_in1_update_0_write18_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write19_res = in1_update_0_write.extract<304, 319>();
	in1_in1_update_0_write19_write(in1_in1_update_0_write19_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write20_res = in1_update_0_write.extract<320, 335>();
	in1_in1_update_0_write20_write(in1_in1_update_0_write20_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write21_res = in1_update_0_write.extract<336, 351>();
	in1_in1_update_0_write21_write(in1_in1_update_0_write21_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write22_res = in1_update_0_write.extract<352, 367>();
	in1_in1_update_0_write22_write(in1_in1_update_0_write22_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write23_res = in1_update_0_write.extract<368, 383>();
	in1_in1_update_0_write23_write(in1_in1_update_0_write23_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write24_res = in1_update_0_write.extract<384, 399>();
	in1_in1_update_0_write24_write(in1_in1_update_0_write24_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write25_res = in1_update_0_write.extract<400, 415>();
	in1_in1_update_0_write25_write(in1_in1_update_0_write25_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write26_res = in1_update_0_write.extract<416, 431>();
	in1_in1_update_0_write26_write(in1_in1_update_0_write26_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write27_res = in1_update_0_write.extract<432, 447>();
	in1_in1_update_0_write27_write(in1_in1_update_0_write27_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write28_res = in1_update_0_write.extract<448, 463>();
	in1_in1_update_0_write28_write(in1_in1_update_0_write28_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write29_res = in1_update_0_write.extract<464, 479>();
	in1_in1_update_0_write29_write(in1_in1_update_0_write29_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write30_res = in1_update_0_write.extract<480, 495>();
	in1_in1_update_0_write30_write(in1_in1_update_0_write30_res, in1, d0, d1, dynamic_address);
	hw_uint<16> in1_in1_update_0_write31_res = in1_update_0_write.extract<496, 511>();
	in1_in1_update_0_write31_write(in1_in1_update_0_write31_res, in1, d0, d1, dynamic_address);
}

// out1_ac_update_0_read
//	out1_ac_rd0
//	out1_ac_rd1
//	out1_ac_rd2
//	out1_ac_rd3
//	out1_ac_rd4
//	out1_ac_rd5
//	out1_ac_rd6
//	out1_ac_rd7
//	out1_ac_rd8
//	out1_ac_rd9
//	out1_ac_rd10
//	out1_ac_rd11
//	out1_ac_rd12
//	out1_ac_rd13
//	out1_ac_rd14
//	out1_ac_rd15
//	out1_ac_rd16
//	out1_ac_rd17
//	out1_ac_rd18
//	out1_ac_rd19
//	out1_ac_rd20
//	out1_ac_rd21
//	out1_ac_rd22
//	out1_ac_rd23
//	out1_ac_rd24
//	out1_ac_rd25
//	out1_ac_rd26
//	out1_ac_rd27
//	out1_ac_rd28
//	out1_ac_rd29
//	out1_ac_rd30
//	out1_ac_rd31
inline hw_uint<512> in1_out1_ac_update_0_read_bundle_read(in1_cache& in1, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // out1_ac_rd0
    // out1_ac_rd1
    // out1_ac_rd2
    // out1_ac_rd3
    // out1_ac_rd4
    // out1_ac_rd5
    // out1_ac_rd6
    // out1_ac_rd7
    // out1_ac_rd8
    // out1_ac_rd9
    // out1_ac_rd10
    // out1_ac_rd11
    // out1_ac_rd12
    // out1_ac_rd13
    // out1_ac_rd14
    // out1_ac_rd15
    // out1_ac_rd16
    // out1_ac_rd17
    // out1_ac_rd18
    // out1_ac_rd19
    // out1_ac_rd20
    // out1_ac_rd21
    // out1_ac_rd22
    // out1_ac_rd23
    // out1_ac_rd24
    // out1_ac_rd25
    // out1_ac_rd26
    // out1_ac_rd27
    // out1_ac_rd28
    // out1_ac_rd29
    // out1_ac_rd30
    // out1_ac_rd31

	hw_uint<512> result;
	hw_uint<16> out1_ac_rd0_res = out1_ac_rd0_select(in1, d0, d1, dynamic_address);
	set_at<0, 512>(result, out1_ac_rd0_res);
	hw_uint<16> out1_ac_rd1_res = out1_ac_rd1_select(in1, d0, d1, dynamic_address);
	set_at<16, 512>(result, out1_ac_rd1_res);
	hw_uint<16> out1_ac_rd2_res = out1_ac_rd2_select(in1, d0, d1, dynamic_address);
	set_at<32, 512>(result, out1_ac_rd2_res);
	hw_uint<16> out1_ac_rd3_res = out1_ac_rd3_select(in1, d0, d1, dynamic_address);
	set_at<48, 512>(result, out1_ac_rd3_res);
	hw_uint<16> out1_ac_rd4_res = out1_ac_rd4_select(in1, d0, d1, dynamic_address);
	set_at<64, 512>(result, out1_ac_rd4_res);
	hw_uint<16> out1_ac_rd5_res = out1_ac_rd5_select(in1, d0, d1, dynamic_address);
	set_at<80, 512>(result, out1_ac_rd5_res);
	hw_uint<16> out1_ac_rd6_res = out1_ac_rd6_select(in1, d0, d1, dynamic_address);
	set_at<96, 512>(result, out1_ac_rd6_res);
	hw_uint<16> out1_ac_rd7_res = out1_ac_rd7_select(in1, d0, d1, dynamic_address);
	set_at<112, 512>(result, out1_ac_rd7_res);
	hw_uint<16> out1_ac_rd8_res = out1_ac_rd8_select(in1, d0, d1, dynamic_address);
	set_at<128, 512>(result, out1_ac_rd8_res);
	hw_uint<16> out1_ac_rd9_res = out1_ac_rd9_select(in1, d0, d1, dynamic_address);
	set_at<144, 512>(result, out1_ac_rd9_res);
	hw_uint<16> out1_ac_rd10_res = out1_ac_rd10_select(in1, d0, d1, dynamic_address);
	set_at<160, 512>(result, out1_ac_rd10_res);
	hw_uint<16> out1_ac_rd11_res = out1_ac_rd11_select(in1, d0, d1, dynamic_address);
	set_at<176, 512>(result, out1_ac_rd11_res);
	hw_uint<16> out1_ac_rd12_res = out1_ac_rd12_select(in1, d0, d1, dynamic_address);
	set_at<192, 512>(result, out1_ac_rd12_res);
	hw_uint<16> out1_ac_rd13_res = out1_ac_rd13_select(in1, d0, d1, dynamic_address);
	set_at<208, 512>(result, out1_ac_rd13_res);
	hw_uint<16> out1_ac_rd14_res = out1_ac_rd14_select(in1, d0, d1, dynamic_address);
	set_at<224, 512>(result, out1_ac_rd14_res);
	hw_uint<16> out1_ac_rd15_res = out1_ac_rd15_select(in1, d0, d1, dynamic_address);
	set_at<240, 512>(result, out1_ac_rd15_res);
	hw_uint<16> out1_ac_rd16_res = out1_ac_rd16_select(in1, d0, d1, dynamic_address);
	set_at<256, 512>(result, out1_ac_rd16_res);
	hw_uint<16> out1_ac_rd17_res = out1_ac_rd17_select(in1, d0, d1, dynamic_address);
	set_at<272, 512>(result, out1_ac_rd17_res);
	hw_uint<16> out1_ac_rd18_res = out1_ac_rd18_select(in1, d0, d1, dynamic_address);
	set_at<288, 512>(result, out1_ac_rd18_res);
	hw_uint<16> out1_ac_rd19_res = out1_ac_rd19_select(in1, d0, d1, dynamic_address);
	set_at<304, 512>(result, out1_ac_rd19_res);
	hw_uint<16> out1_ac_rd20_res = out1_ac_rd20_select(in1, d0, d1, dynamic_address);
	set_at<320, 512>(result, out1_ac_rd20_res);
	hw_uint<16> out1_ac_rd21_res = out1_ac_rd21_select(in1, d0, d1, dynamic_address);
	set_at<336, 512>(result, out1_ac_rd21_res);
	hw_uint<16> out1_ac_rd22_res = out1_ac_rd22_select(in1, d0, d1, dynamic_address);
	set_at<352, 512>(result, out1_ac_rd22_res);
	hw_uint<16> out1_ac_rd23_res = out1_ac_rd23_select(in1, d0, d1, dynamic_address);
	set_at<368, 512>(result, out1_ac_rd23_res);
	hw_uint<16> out1_ac_rd24_res = out1_ac_rd24_select(in1, d0, d1, dynamic_address);
	set_at<384, 512>(result, out1_ac_rd24_res);
	hw_uint<16> out1_ac_rd25_res = out1_ac_rd25_select(in1, d0, d1, dynamic_address);
	set_at<400, 512>(result, out1_ac_rd25_res);
	hw_uint<16> out1_ac_rd26_res = out1_ac_rd26_select(in1, d0, d1, dynamic_address);
	set_at<416, 512>(result, out1_ac_rd26_res);
	hw_uint<16> out1_ac_rd27_res = out1_ac_rd27_select(in1, d0, d1, dynamic_address);
	set_at<432, 512>(result, out1_ac_rd27_res);
	hw_uint<16> out1_ac_rd28_res = out1_ac_rd28_select(in1, d0, d1, dynamic_address);
	set_at<448, 512>(result, out1_ac_rd28_res);
	hw_uint<16> out1_ac_rd29_res = out1_ac_rd29_select(in1, d0, d1, dynamic_address);
	set_at<464, 512>(result, out1_ac_rd29_res);
	hw_uint<16> out1_ac_rd30_res = out1_ac_rd30_select(in1, d0, d1, dynamic_address);
	set_at<480, 512>(result, out1_ac_rd30_res);
	hw_uint<16> out1_ac_rd31_res = out1_ac_rd31_select(in1, d0, d1, dynamic_address);
	set_at<496, 512>(result, out1_ac_rd31_res);
	return result;
}

// Total re-use buffer capacity: 0 bits


// Operation logic
inline void in1_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in1_oc, in1_cache& in1, int d0, int d1) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc_0_c__0_value = in1_oc.read();
	auto compute_result = id_unrolled_32(in1_oc_0_c__0_value);
	// Produce: in1
	in1_in1_update_0_write_bundle_write(/* arg names */compute_result, in1, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */in0_oc, in0_cache& in0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc_0_c__0_value = in0_oc.read();
	auto compute_result = id_unrolled_32(in0_oc_0_c__0_value);
	// Produce: in0
	in0_in0_update_0_write_bundle_write(/* arg names */compute_result, in0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void out1_ac_update_0(in1_cache& in1, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */out1_ac, int d0, int d1) {
  // Dynamic address computation

	// Consume: in1
	auto in1_0_c__0_value = in1_out1_ac_update_0_read_bundle_read(in1/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in1_0_c__0_value);
	// Produce: out1_ac
	out1_ac.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void out0_update_0(in0_cache& in0, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */out0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in0
	auto in0_0_c__0_value = in0_out0_update_0_read_bundle_read(in0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_32(in0_0_c__0_value);
	// Produce: out0
	out0.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void out0_out1_ac_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */out0, HWStream<hw_uint<512> >& /* get_args num ports = 32 */out1_ac) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("out0_out1_ac_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919; out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919; in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919; out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
//   { in0_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
// Condition for in0_update_0(((-3 + i2 == 0) && (i1 >= 0) && (33 - i1 >= 0) && (i0 >= 0) && (1919 - i0 >= 0)))
//   { out0_update_0[d0, d1] -> [d1, d0, 5] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
// Condition for out0_update_0(((-5 + i2 == 0) && (i1 >= 0) && (33 - i1 >= 0) && (i0 >= 0) && (1919 - i0 >= 0)))
//   { in1_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
// Condition for in1_update_0(((-1 + i2 == 0) && (i1 >= 0) && (33 - i1 >= 0) && (i0 >= 0) && (1919 - i0 >= 0)))
//   { out1_ac_update_0[d0, d1] -> [d1, d0, 4] : 0 <= d0 <= 33 and 0 <= d1 <= 1919 }
// Condition for out1_ac_update_0(((-4 + i2 == 0) && (i1 >= 0) && (33 - i1 >= 0) && (i0 >= 0) && (1919 - i0 >= 0)))

  /*
for (int c0 = 0; c0 <= 1919; c0 += 1)
  for (int c1 = 0; c1 <= 33; c1 += 1) {
    in1_update_0(c1, c0);
    in0_update_0(c1, c0);
    out1_ac_update_0(c1, c0);
    out0_update_0(c1, c0);
  }

  */
	for (int c0 = 0; c0 <= 1919; c0 += 1)
	  for (int c1 = 0; c1 <= 33; c1 += 1) {
	    in1_update_0(in1_oc /* buf name */, in1, c1, c0);
	    in0_update_0(in0_oc /* buf name */, in0, c1, c0);
	    out1_ac_update_0(in1 /* buf name */, out1_ac, c1, c0);
	    out0_update_0(in0 /* buf name */, out0, c1, c0);
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void out0_out1_ac_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */in0_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */in1_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */out0, HWStream<hw_uint<512> >& /* get_args num ports = 32 */out1_ac, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    out0_out1_ac_opt(in0_oc, in1_oc, out0, out1_ac);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in0_update_0[root = 0, in0_0, in0_1] -> in0_oc[0, 0] : 0 <= in0_0 <= 33 and 0 <= in0_1 <= 1919 }
const int in0_update_0_read_pipe0_num_transfers = 65280;
  // { in1_update_0[root = 0, in1_0, in1_1] -> in1_oc[0, 0] : 0 <= in1_0 <= 33 and 0 <= in1_1 <= 1919 }
const int in1_update_0_read_pipe0_num_transfers = 65280;
  // { out0_update_0[root = 0, out0_0, out0_1] -> out0[0, 0] : 0 <= out0_0 <= 33 and 0 <= out0_1 <= 1919 }
const int out0_update_0_write_pipe0_num_transfers = 65280;
  // { out1_ac_update_0[root = 0, out1_ac_0, out1_ac_1] -> out1_ac[0, 0] : 0 <= out1_ac_0 <= 33 and 0 <= out1_ac_1 <= 1919 }
const int out1_ac_update_0_write_pipe0_num_transfers = 65280;


extern "C" {

void out0_out1_ac_opt_accel(hw_uint<512>* in0_update_0_read_pipe0, hw_uint<512>* in1_update_0_read_pipe0, hw_uint<512>* out0_update_0_write_pipe0, hw_uint<512>* out1_ac_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in0_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = in1_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = out0_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem2
#pragma HLS INTERFACE m_axi port = out1_ac_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem3

#pragma HLS INTERFACE s_axilite port = in0_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = in1_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = out0_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = out1_ac_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in0_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > in1_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > out0_update_0_write_pipe0_channel;
  static HWStream<hw_uint<512> > out1_ac_update_0_write_pipe0_channel;

  burst_read<512>(in0_update_0_read_pipe0, in0_update_0_read_pipe0_channel, in0_update_0_read_pipe0_num_transfers*size);
  burst_read<512>(in1_update_0_read_pipe0, in1_update_0_read_pipe0_channel, in1_update_0_read_pipe0_num_transfers*size);

  out0_out1_ac_opt_wrapper(in0_update_0_read_pipe0_channel, in1_update_0_read_pipe0_channel, out0_update_0_write_pipe0_channel, out1_ac_update_0_write_pipe0_channel, size);

  burst_write<512>(out0_update_0_write_pipe0, out0_update_0_write_pipe0_channel, out0_update_0_write_pipe0_num_transfers*size);
  burst_write<512>(out1_ac_update_0_write_pipe0, out1_ac_update_0_write_pipe0_channel, out1_ac_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void out0_out1_ac_opt_rdai(HWStream<hw_uint<512> >& in0_update_0_read_pipe0, HWStream<hw_uint<512> >& in1_update_0_read_pipe0, HWStream<hw_uint<512> >&  out0_update_0_write_pipe0, HWStream<hw_uint<512> >&  out1_ac_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in0_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = in1_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = out0_update_0_write_pipe0
#pragma HLS INTERFACE axis register port = out1_ac_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  out0_out1_ac_opt(in0_update_0_read_pipe0, in1_update_0_read_pipe0, out0_update_0_write_pipe0, out1_ac_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

