EESchema Schematic File Version 4
LIBS:ETH1CSMU1-cache
EELAYER 26 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 14
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 9550 3350 1750 3950
U 5BE0F4FE
F0 "MCU Second" 50
F1 "MCUSecond.sch" 50
$EndSheet
$Sheet
S 2600 5050 1900 1750
U 5BE150E7
F0 "Feedback" 50
F1 "Feedback.sch" 50
F2 "CurrentBoostOUT" I R 4500 5150 50 
F3 "CURRENT_FEEDBACK" O R 4500 5350 50 
F4 "VOLTAGE_FEEDBACK" O R 4500 5450 50 
F5 "STIMULUS" O L 2600 5150 50 
F6 "GUARD_OUT" O L 2600 5250 50 
F7 "VF_GAIN1" I R 4500 5650 50 
F8 "VF_GAIN10" I R 4500 5750 50 
F9 "MCU_U1A" I R 4500 6050 50 
F10 "MCU_U100mA" I R 4500 6150 50 
F11 "MCU_U10mA" I R 4500 6250 50 
F12 "MCU_U1mA" I R 4500 6350 50 
F13 "MCU_U100uA" I R 4500 6450 50 
F14 "VF_GAIN100" I R 4500 5850 50 
F15 "MCU_U10uA" I R 4500 6550 50 
$EndSheet
$Sheet
S 5450 3350 1350 1800
U 5BE1CBE6
F0 "V/I Control" 50
F1 "VIControl.sch" 50
$EndSheet
$Sheet
S 2600 3350 2350 1450
U 5BE35C2A
F0 "Feed-Forward Current Booster" 50
F1 "Feed-ForwardCurrentBooster.sch" 50
$EndSheet
$Sheet
S 7550 3350 1550 1600
U 5BE3BF24
F0 "FGEN" 50
F1 "FGEN.sch" 50
F2 "FGEN_SCLK" I R 9100 3450 50 
F3 "FGEN_SDATA" I R 9100 3550 50 
F4 "FGEN_~FSYNC" I R 9100 3650 50 
F5 "FGEN_SLEEP" I R 9100 3750 50 
F6 "FGEN_PSELECT" I R 9100 3850 50 
F7 "FGEN_FSELECT" I R 9100 3950 50 
F8 "FGEN" O L 7550 3450 50 
F9 "FGEN_MDAC_~SYNC" I R 9100 4450 50 
F10 "FGEN_OFFS_~SYNC" I R 9100 4650 50 
F11 "FGEN_OFFS_SCKL" I R 9100 4750 50 
F12 "FGEN_OFFS_DIN" I R 9100 4850 50 
F13 "FGEN_MDAC_SDIN" I R 9100 4250 50 
F14 "FGEN_MDAC_SCLK" I R 9100 4350 50 
F15 "FGEN_RESET" I R 9100 4050 50 
$EndSheet
$Sheet
S 11500 3350 1750 3950
U 5BE4235D
F0 "MCU Main" 50
F1 "MCUMain.sch" 50
F2 "RMII_TX_EN" O R 13250 3450 50 
F3 "RMII_TXD0" O R 13250 3550 50 
F4 "RMII_TXD1" O R 13250 3650 50 
F5 "RMII_RXD0" I R 13250 3750 50 
F6 "RMII_RXD1" I R 13250 3850 50 
F7 "RMII_CRS_DV" I R 13250 3950 50 
F8 "RMII_MDC" O R 13250 4050 50 
F9 "RMII_MDIO" B R 13250 4150 50 
F10 "ETH_NRST" B R 13250 4250 50 
F11 "RMII_REF_CLK" I R 13250 4350 50 
F12 "CAN1_RX" B R 13250 4850 50 
F13 "CAN1_TX" B R 13250 4750 50 
F14 "CAN_STBY" O R 13250 4950 50 
$EndSheet
$Sheet
S 13450 4650 1000 400 
U 5BE10334
F0 "CAN" 50
F1 "CAN.sch" 50
F2 "CAN_TX" B L 13450 4750 50 
F3 "CAN_RX" B L 13450 4850 50 
F4 "CAN_STBY" I L 13450 4950 50 
F5 "CAN_H" B R 14450 4750 50 
F6 "CAN_L" B R 14450 4850 50 
$EndSheet
$Sheet
S 13450 5250 1000 400 
U 5BE1246B
F0 "Trigger" 50
F1 "Trigger.sch" 50
F2 "TRG_IN" O L 13450 5350 50 
F3 "TRG_OUT" I L 13450 5450 50 
F4 "TRG_EN" I L 13450 5550 50 
F5 "EXT_TRG" I R 14450 5350 50 
$EndSheet
$Sheet
S 13450 3350 1000 1100
U 5BE18CAF
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "TX+" B R 14450 3450 50 
F3 "TX-" B R 14450 3550 50 
F4 "RX+" B R 14450 3750 50 
F5 "RX-" B R 14450 3850 50 
F6 "RMII_TX_EN" I L 13450 3450 50 
F7 "RMII_TXD0" I L 13450 3550 50 
F8 "RMII_TXD1" I L 13450 3650 50 
F9 "RMII_RXD0" O L 13450 3750 50 
F10 "RMII_RXD1" O L 13450 3850 50 
F11 "RMII_CRS_DV" O L 13450 3950 50 
F12 "RMII_MDC" I L 13450 4050 50 
F13 "RMII_MDIO" B L 13450 4150 50 
F14 "ETH_NRST" B L 13450 4250 50 
F15 "RMII_REF_CLK" O L 13450 4350 50 
$EndSheet
$Sheet
S 14650 3350 750  2300
U 5BE2F1B8
F0 "Connector" 50
F1 "Connector.sch" 50
$EndSheet
$Sheet
S 7550 5150 1550 1650
U 5C548E81
F0 "ADC" 50
F1 "ADC.sch" 50
F2 "ADC_SEL0" I R 9100 5250 50 
F3 "ADC_SEL1" I R 9100 5350 50 
F4 "ADC_SYNC" I R 9100 5450 50 
F5 "ADC_~RDLA" I R 9100 5550 50 
F6 "ADC_~RDLB" I R 9100 5650 50 
F7 "ADC_~DRL" O R 9100 5750 50 
F8 "ADC_BUSY" O R 9100 5850 50 
F9 "ADC_SCK" B R 9100 5950 50 
F10 "ADC_SDO" O R 9100 6050 50 
F11 "ADC_MCLK" I R 9100 6150 50 
F12 "CURRENT_FEEDBACK" I L 7550 5250 50 
F13 "VOLTAGE_FEEDBACK" I L 7550 5350 50 
F14 "ADC_MUX_A0" I R 9100 6250 50 
F15 "ADC_MUX_A1" I R 9100 6350 50 
F16 "ADC_MUX_EN" I R 9100 6450 50 
F17 "REF+10V" I L 7550 5450 50 
$EndSheet
Wire Wire Line
	13250 3450 13450 3450
Wire Wire Line
	13450 3550 13250 3550
Wire Wire Line
	13250 3650 13450 3650
Wire Wire Line
	13450 3750 13250 3750
Wire Wire Line
	13250 3850 13450 3850
Wire Wire Line
	13450 3950 13250 3950
Wire Wire Line
	13250 4050 13450 4050
Wire Wire Line
	13250 4150 13450 4150
Wire Wire Line
	13450 4250 13250 4250
Wire Wire Line
	13250 4350 13450 4350
Wire Wire Line
	13250 4750 13450 4750
Wire Wire Line
	13450 4850 13250 4850
Wire Wire Line
	13250 4950 13450 4950
$Sheet
S 13450 5900 1950 1400
U 5BF5DBE2
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 5950 1150 2400 1550
U 5C477D51
F0 "MUX" 50
F1 "MUX.sch" 50
$EndSheet
$EndSCHEMATC
