Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/hassan-ul-haq/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/33-openroad-detailedplacement/mult.odb'…
Reading design constraints file at 'pnr.sdc'…
[WARNING STA-0366] port 'product[*]' not found.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 41 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 41.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(202665, 167340), (283165, 314220)].
[INFO CTS-0024]  Normalized sink region: [(14.9018, 12.3044), (20.821, 23.1044)].
[INFO CTS-0025]     Width:  5.9191.
[INFO CTS-0026]     Height: 10.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 21
    Sub-region size: 5.9191 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 2.9596 X 5.4000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 41.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:1, 11:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 44
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 328.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Leaf load cells 3
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               324    1216.17
  Tap cell                               2788    3488.35
  Clock buffer                              5     125.12
  Timing Repair Buffer                     18     112.61
  Clock inverter                            3      21.27
  Sequential cell                          41    1030.99
  Multi-Input combinational cell           16      80.08
  Total                                  3195    6074.58
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement         15.8 u
average displacement        0.0 u
max displacement            3.3 u
original HPWL            4646.5 u
legalized HPWL           4671.2 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 20 instances
[INFO DPL-0021] HPWL before            4671.2 u
[INFO DPL-0022] HPWL after             4633.2 u
[INFO DPL-0023] HPWL delta               -0.8 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               324    1216.17
  Tap cell                               2788    3488.35
  Clock buffer                              5     125.12
  Timing Repair Buffer                     18     112.61
  Clock inverter                            3      21.27
  Sequential cell                          41    1030.99
  Multi-Input combinational cell           16      80.08
  Total                                  3195    6074.58
Writing OpenROAD database to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.odb'…
Writing netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.nl.v'…
Writing powered netlist to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.pnl.v'…
Writing layout to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.def'…
Writing timing constraints to '/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/500MHz/34-openroad-cts/mult.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 5.
[INFO CTS-0005] Total number of Clock Subnets: 5.
[INFO CTS-0006] Total number of Sinks: 41.
%OL_END_REPORT
