
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.2.0.38.1

// backanno -o TP3_E4_TP3_E4_vo.vo -sp High-Performance_1.2V -w -neg -gui -msgset D:/Facultad ITBA/Ano 5/Cuatrimestre 1/E4/TPs-G1_E4/TP3/Laticce/8bits/TP3_E4/promote.xml TP3_E4_TP3_E4.udb 
// Netlist created on Fri Jun  7 21:23:08 2024
// Netlist written on Fri Jun  7 21:23:25 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module main ( Vc, Vbn, Vb, Van, Va, Vcn, clk );
  input  clk;
  output Vc, Vbn, Vb, Van, Va, Vcn;
  wire   \tw_gen.count_10__N_24[11] , \tw_gen.count_10__N_24[10] , 
         \tw_gen.n27972 , \tw_gen.n1348 , \count[10] , \tw_gen.n17816 , 
         \count[9] , clk_c, \tw_gen.count_10__N_24[9] , 
         \tw_gen.count_10__N_24[8] , \tw_gen.n27969 , \tw_gen.count[8]_2 , 
         \tw_gen.n17814 , \count[7] , \tw_gen.count_10__N_24[7] , 
         \tw_gen.count_10__N_24[6] , \tw_gen.n27966 , \count[6] , 
         \tw_gen.n17812 , \count[5] , \tw_gen.count_10__N_24[5] , 
         \tw_gen.count_10__N_24[4] , \tw_gen.n27963 , \tw_gen.count[4]_2 , 
         \tw_gen.n17810 , \count[3] , \tw_gen.count_10__N_24[3] , 
         \tw_gen.count_10__N_24[2] , \tw_gen.n27960 , \count[2] , 
         \tw_gen.n17808 , \count[1] , \tw_gen.count_10__N_24[1] , 
         \tw_gen.n27894 , \tw_gen.direction , \count[0] , 
         \sine_gen.address3_11__N_63[10] , \sine_gen.address3_11__N_63[9] , 
         \sine_gen.n27954 , \sine_gen.address3[10] , \sine_gen.n1506[11] , 
         \sine_gen.n17790 , \sine_gen.address3[9] , \sine_gen.n17792 , 
         \sine_gen.n53_2[0] , \sine_gen.n27903 , \sine_gen.address1[0] , 
         VCC_net, \sine_gen.n13955 , \sine_gen.n17820 , 
         \sine_gen.address2_11__N_51[6] , \sine_gen.address2_11__N_51[5] , 
         \sine_gen.n27930 , \sine_gen.address2[6] , \sine_gen.n1521[11] , 
         \sine_gen.n17799 , \sine_gen.address2[5] , \sine_gen.n17801 , 
         \sine_gen.address2_11__N_51[4] , \sine_gen.address2_11__N_51[3] , 
         \sine_gen.n27927 , \sine_gen.address2[4] , \sine_gen.n17797 , 
         \sine_gen.address2[3] , \sine_gen.address3_11__N_63[8] , 
         \sine_gen.address3_11__N_63[7] , \sine_gen.n27951 , 
         \sine_gen.address3[8] , \sine_gen.n17788 , \sine_gen.address3[7] , 
         \sine_gen.address2_11__N_51[2] , \sine_gen.address2_11__N_51[1] , 
         \sine_gen.n27924 , \sine_gen.address2[2] , \sine_gen.n17795 , 
         \sine_gen.address2[1] , \sine_gen.address3_11__N_63[6] , 
         \sine_gen.address3_11__N_63[5] , \sine_gen.n27948 , 
         \sine_gen.address3[6] , \sine_gen.n17786 , \sine_gen.address3[5] , 
         \sine_gen.address3_11__N_63[2] , \sine_gen.address3_11__N_63[1] , 
         \sine_gen.n27942 , \sine_gen.address3[2] , \sine_gen.n17782 , 
         \sine_gen.address3[1] , \sine_gen.n17784 , 
         \sine_gen.address2_11__N_51[0] , \sine_gen.n27900 , 
         \sine_gen.address2[0] , \sine_gen.address2_11__N_51[11] , 
         \sine_gen.n27939 , \sine_gen.n17805 , \sine_gen.address2[11] , 
         \sine_gen.n53_2[11] , \sine_gen.n27921 , \sine_gen.n17830 , 
         \sine_gen.address1[11] , \sine_gen.n1177 , 
         \sine_gen.address3_11__N_63[11] , \sine_gen.n27957 , 
         \sine_gen.address3[11] , \sine_gen.address3_11__N_63[0] , 
         \sine_gen.n27897 , \sine_gen.address3[0] , 
         \sine_gen.address3_11__N_63[4] , \sine_gen.address3_11__N_63[3] , 
         \sine_gen.n27945 , \sine_gen.address3[4] , \sine_gen.address3[3] , 
         \sine_gen.address2_11__N_51[10] , \sine_gen.address2_11__N_51[9] , 
         \sine_gen.n27936 , \sine_gen.address2[10] , \sine_gen.n17803 , 
         \sine_gen.address2[9] , \sine_gen.n53_2[10] , \sine_gen.n53_2[9] , 
         \sine_gen.n27918 , \sine_gen.address1[10] , \sine_gen.n17828 , 
         \sine_gen.address1[9] , \sine_gen.n53_2[8] , \sine_gen.n53_2[7] , 
         \sine_gen.n27915 , \sine_gen.address1[8] , \sine_gen.n17826 , 
         \sine_gen.address1[7] , \sine_gen.n53_2[6] , \sine_gen.n53_2[5] , 
         \sine_gen.n27912 , \sine_gen.address1[6] , \sine_gen.n17824 , 
         \sine_gen.address1[5] , \sine_gen.n53_2[4] , \sine_gen.n53_2[3] , 
         \sine_gen.n27909 , \sine_gen.address1[4] , \sine_gen.n17822 , 
         \sine_gen.address1[3] , \sine_gen.n53_2[2] , \sine_gen.n53_2[1] , 
         \sine_gen.n27906 , \sine_gen.address1[2] , \sine_gen.address1[1] , 
         \sine_gen.address2_11__N_51[8] , \sine_gen.address2_11__N_51[7] , 
         \sine_gen.n27933 , \sine_gen.address2[8] , \sine_gen.address2[7] , 
         \sine_gen.n21[2] , \sine_gen.n21[3] , \sine_gen.state[1] , 
         \sine_gen.state[2] , \sine_gen.state[0] , \sine_gen.state[3] , 
         \sine_gen.n13956 , \sine_gen.n14283 , \sine_gen.n1313 , 
         \sine_gen.n663 , \sine_gen.n26633 , \sine_gen.n1521[11]$n1 , 
         \sine_gen.n20906 , \sine_gen.n26630 , \sine_gen.n20905 , 
         \sine_gen.n995 , \sine_wave2[11] , \sine_wave2[8] , \sine_gen.n25397 , 
         \sine_gen.n25559 , \sine_gen.n20990 , \sine_gen.n20989 , 
         \sine_gen.n25394 , \sine_gen.n19853 , \sine_gen.n25535 , 
         \sine_gen.n25556 , \sine_wave2[4] , \sine_wave2[0] , \sine_gen.n4095 , 
         \sine_gen.n1338[0] , \sine_gen.n25373 , \sine_gen.n27497 , 
         \sine_wave1[11] , \sine_wave1[8] , \sine_gen.n25715 , 
         \sine_gen.n25805 , \sine_gen.n25703 , \sine_gen.n19964 , 
         \sine_gen.n25712 , \sine_gen.n25802 , \sine_gen.n20827 , 
         \sine_gen.n20828 , \sine_wave1[4] , \sine_wave1[0] , 
         \sine_gen.n27089 , \sine_gen.n21014 , \sine_gen.n26909 , 
         \sine_gen.n27086 , \sine_wave3[8] , \sine_gen.n26369 , 
         \sine_gen.n27233 , \sine_gen.n20564 , \sine_gen.n26366 , 
         \sine_gen.n20563 , \sine_gen.n20912 , \sine_gen.n27230 , 
         \sine_gen.n20911 , \sine_wave3[4] , \sine_wave3[0] , \sine_gen.n3356 , 
         \sine_gen.n3450 , \sine_gen.n27158 , \sine_gen.n3387_adj_972 , 
         \sine_gen.n4016 , \sine_gen.n3148_adj_235 , \sine_gen.n21030 , 
         \sine_gen.n3291_adj_453 , \sine_gen.n3228_adj_454 , 
         \sine_gen.n412_adj_513 , \sine_gen.n173_adj_268 , \sine_gen.n26750 , 
         \sine_gen.n3259_adj_455 , \sine_gen.n26753 , \sine_gen.n1785 , 
         \sine_gen.n20432 , \sine_gen.n3228_adj_478 , \sine_gen.n3291_adj_477 , 
         \sine_gen.n3290_adj_894 , \sine_gen.n315 , \sine_gen.n26708 , 
         \sine_gen.n26711 , \sine_gen.n26723 , \sine_gen.n3259_adj_348 , 
         \sine_gen.n20998 , \sine_gen.n3291_adj_339 , \sine_gen.n3228_adj_337 , 
         \sine_gen.n26684 , \sine_gen.n3259_adj_335 , \sine_gen.n26687 , 
         \sine_gen.n1356_adj_501 , \sine_gen.n1387_adj_329 , \sine_gen.n26660 , 
         \sine_gen.n26705 , \sine_gen.n26663 , \sine_gen.n1371_adj_326 , 
         \sine_gen.n1405_adj_820 , \sine_gen.n3356_adj_110 , 
         \sine_gen.n3450_adj_516 , \sine_gen.n3537 , \sine_gen.n3690 , 
         \sine_gen.n26312 , \sine_gen.n3387_adj_662 , \sine_gen.n4016_adj_517 , 
         \sine_gen.n26315 , \sine_gen.n1785_adj_526 , \sine_gen.n20945 , 
         \sine_gen.n3291_adj_273 , \sine_gen.n3228_adj_272 , 
         \sine_gen.n859_adj_167 , \sine_gen.n157 , \sine_gen.n26564 , 
         \sine_gen.n26567 , \sine_gen.n26183 , \sine_gen.n3259_adj_267 , 
         \sine_gen.n20512 , \sine_gen.n2715_adj_421 , \sine_gen.n2380 , 
         \sine_gen.n26540 , \sine_gen.n19998 , \sine_gen.n17954 , 
         \sine_gen.n2778_adj_552 , \sine_gen.n25466 , \sine_gen.n3482 , 
         \sine_gen.n20254 , \sine_gen.n3291 , \sine_gen.n3228 , 
         \sine_gen.n26516 , \sine_gen.n3259 , \sine_gen.n26519 , 
         \sine_gen.n2715_adj_205 , \sine_gen.n2380_adj_580 , \sine_gen.n26480 , 
         \sine_gen.n17933 , \sine_gen.n20334 , \sine_gen.n2778_adj_583 , 
         \sine_gen.n25742 , \sine_gen.n3387 , \sine_gen.n26300 , 
         \sine_gen.n3356_adj_666 , \sine_gen.n3148_adj_108 , \sine_gen.n2444 , 
         \sine_gen.n26303 , \sine_gen.n3450_adj_752 , \sine_gen.n108 , 
         \sine_gen.n7 , \sine_gen.n3643_adj_878 , \sine_gen.n15195 , 
         \sine_gen.n3817 , \sine_gen.n21031 , \sine_gen.n3832_adj_979 , 
         \sine_gen.n25400 , \sine_gen.n3482_adj_758 , \sine_gen.n20962 , 
         \sine_gen.n3291_adj_698 , \sine_gen.n3228_adj_915 , \sine_gen.n27554 , 
         \sine_gen.n3259_adj_695 , \sine_gen.n3306 , \sine_gen.n3913 , 
         \sine_gen.n17963 , \sine_gen.n3643_adj_931 , \sine_gen.n15145 , 
         \sine_gen.n3627 , \sine_gen.n20533 , \sine_gen.n3832_adj_934 , 
         \sine_gen.n27428 , \sine_gen.n3482_adj_937 , \sine_gen.n20167 , 
         \sine_gen.n3643_adj_720 , \sine_gen.n15167 , \sine_gen.n3627_adj_772 , 
         \sine_gen.n20056 , \sine_gen.n3832 , \sine_gen.n27512 , 
         \sine_gen.n4057 , \sine_gen.n15255 , \sine_gen.n4041 , 
         \sine_gen.n20228 , \sine_gen.n3212_adj_328 , \sine_gen.n4088_adj_670 , 
         \sine_gen.n27050 , \sine_gen.n3163 , \sine_gen.n3148 , 
         \sine_gen.n20304 , \sine_gen.n3001_adj_911 , \sine_gen.n109_adj_89 , 
         \sine_gen.n3085 , \sine_gen.n3101 , \sine_gen.n1371 , 
         \sine_gen.n26957 , \sine_gen.n3579 , \sine_gen.n27044 , 
         \sine_gen.n3197 , \sine_gen.n20854 , \sine_gen.n27314 , 
         \sine_gen.n20855 , \sine_gen.n27047 , \sine_gen.n1084 , 
         \sine_gen.n1069 , \sine_gen.n27038 , \sine_gen.n859 , 
         \sine_gen.n1038 , \sine_gen.n27041 , \sine_gen.n15175 , 
         \sine_gen.n109 , \sine_gen.n26558 , \sine_gen.n19817 , 
         \sine_gen.n19816 , \sine_gen.n428 , \sine_gen.n1084_adj_457 , 
         \sine_gen.n25562 , \sine_gen.n1770 , \sine_gen.n26618 , 
         \sine_gen.n1676 , \sine_gen.n20529 , \sine_gen.n1017 , 
         \sine_gen.n1147 , \sine_gen.n27032 , \sine_gen.n27035 , 
         \sine_gen.n971 , \sine_gen.n1116 , \sine_gen.n1150_adj_247 , 
         \sine_gen.n379 , \sine_gen.n364 , \sine_gen.n27026 , 
         \sine_gen.n1017_adj_98 , \sine_gen.n348 , \sine_gen.n21107 , 
         \sine_gen.n2651 , \sine_gen.n3930 , \sine_gen.n2427 , 
         \sine_gen.n2396 , \sine_gen.n27020 , \sine_gen.n2364 , 
         \sine_gen.n2333 , \sine_gen.n14111 , \sine_gen.n27023 , 
         \sine_gen.n2731 , \sine_gen.n2746 , \sine_gen.n27014 , 
         \sine_gen.n2715 , \sine_gen.n2700 , \sine_gen.n20310 , 
         \sine_gen.n26552 , \sine_gen.n3898_adj_109 , \sine_gen.n15016 , 
         \sine_gen.n13704 , \sine_gen.n12893 , \sine_gen.n26555 , 
         \sine_gen.n26363 , \sine_gen.n26387 , \sine_gen.n20522 , 
         \sine_gen.n20521 , \sine_gen.n26360 , \sine_gen.n27008 , 
         \sine_gen.n1150 , \sine_gen.n1277 , \sine_gen.n27011 , 
         \sine_gen.n605 , \sine_gen.n636_adj_125 , \sine_gen.n589 , 
         \sine_gen.n30_adj_229 , \sine_gen.n27002 , \sine_gen.n21117 , 
         \sine_gen.n25634 , \sine_gen.n14026 , \sine_gen.n573 , 
         \sine_gen.n542 , \sine_gen.n25637 , \sine_gen.n1947 , 
         \sine_gen.n27134 , \sine_gen.n19630 , \sine_gen.n588 , 
         \sine_gen.n13974 , \sine_gen.n20283 , \sine_gen.n2110 , 
         \sine_gen.n14266 , \sine_gen.n14883 , \sine_gen.n14043 , 
         \sine_gen.n2174_adj_982 , \sine_gen.n2300 , \sine_gen.n2299 , 
         \sine_gen.n21185 , \sine_gen.n2301_adj_983 , \sine_gen.n12620 , 
         \sine_gen.n939_adj_148 , \sine_gen.n954_adj_149 , \sine_gen.n26996 , 
         \sine_gen.n589_adj_152 , \sine_gen.n604_adj_153 , \sine_gen.n26999 , 
         \sine_gen.n25403 , \sine_gen.n3739_adj_804 , \sine_gen.n12214 , 
         \sine_gen.n25862 , \sine_gen.n2794_adj_155 , \sine_gen.n2809 , 
         \sine_gen.n26990 , \sine_gen.n20316 , \sine_gen.n2763_adj_158 , 
         \sine_gen.n2778_adj_157 , \sine_gen.n25664 , \sine_gen.n1002_adj_159 , 
         \sine_gen.n26984 , \sine_gen.n26987 , \sine_gen.n986_adj_161 , 
         \sine_gen.n27170 , \sine_gen.n2396_adj_171 , \sine_gen.n2427_adj_172 , 
         \sine_gen.n26978 , \sine_gen.n2333_adj_178 , \sine_gen.n2364_adj_177 , 
         \sine_gen.n26981 , \sine_gen.n2604 , \sine_gen.n2619_adj_182 , 
         \sine_gen.n26972 , \sine_gen.n20325 , \sine_gen.n20328 , 
         \sine_gen.n2588 , \sine_gen.n2573 , \sine_gen.n25667 , 
         \sine_gen.n2667 , \sine_gen.n2682 , \sine_gen.n26966 , 
         \sine_gen.n2636_adj_199 , \sine_gen.n2731_adj_201 , 
         \sine_gen.n2573_adj_202 , \sine_gen.n26960 , \sine_gen.n2700_adj_206 , 
         \sine_gen.n3419_adj_208 , \sine_gen.n3450_adj_209 , \sine_gen.n1165 , 
         \sine_gen.n30_adj_317 , \sine_gen.n26954 , \sine_gen.n3356_adj_211 , 
         \sine_gen.n413_adj_210 , \sine_gen.n26432 , \sine_gen.n2507_adj_212 , 
         \sine_gen.n15263 , \sine_gen.n2283_adj_553 , \sine_gen.n2682_adj_612 , 
         \sine_gen.n20028 , \sine_gen.n20817 , \sine_gen.n3706 , 
         \sine_gen.n3212 , \sine_gen.n12881 , \sine_gen.n26948 , 
         \sine_gen.n21340 , \sine_gen.n26951 , \sine_gen.n252_adj_224 , 
         \sine_gen.n221_adj_223 , \sine_gen.n93_adj_288 , 
         \sine_gen.n109_adj_162 , \sine_gen.n26942 , \sine_gen.n25415 , 
         \sine_gen.n26945 , \sine_gen.n158_adj_232 , \sine_gen.n189_adj_231 , 
         \sine_gen.n20935 , \sine_gen.n2619_adj_228 , \sine_gen.n26534 , 
         \sine_gen.n26507 , \sine_gen.n26537 , \sine_gen.n27200 , 
         \sine_gen.n3851_adj_554 , \sine_gen.n27203 , \sine_gen.n4025 , 
         \sine_gen.n15076 , \sine_gen.n21025 , \sine_gen.n2010_adj_237 , 
         \sine_gen.n2025_adj_238 , \sine_gen.n26936 , \sine_gen.n21142 , 
         \sine_gen.n14030 , \sine_gen.n21223 , \sine_gen.n69 , 
         \sine_gen.n26939 , \sine_gen.n25484 , \sine_gen.n3612 , 
         \sine_gen.n3643_adj_565 , \sine_gen.n1882 , \sine_gen.n25487 , 
         \sine_gen.n12 , \sine_gen.n1835 , \sine_gen.n20435 , \sine_gen.n349 , 
         \sine_gen.n380_adj_251 , \sine_gen.n26930 , \sine_gen.n317_adj_253 , 
         \sine_gen.n636_adj_254 , \sine_gen.n316_adj_779 , \sine_gen.n301 , 
         \sine_gen.n26933 , \sine_gen.n4041_adj_99 , \sine_gen.n4088 , 
         \sine_gen.n26522 , \sine_gen.n14103 , \sine_gen.n17964 , 
         \sine_gen.n17965 , \sine_gen.n26924 , \sine_gen.n21007 , 
         \sine_gen.n21008 , \sine_gen.n26927 , \sine_gen.n20978 , 
         \sine_gen.n20977 , \sine_gen.n26918 , \sine_gen.n20965 , 
         \sine_gen.n20966 , \sine_gen.n2301_adj_877 , \sine_gen.n19666 , 
         \sine_gen.n26921 , \sine_gen.n2427_adj_262 , \sine_gen.n2396_adj_261 , 
         \sine_gen.n2411_adj_861 , \sine_gen.n26912 , \sine_gen.n2333_adj_286 , 
         \sine_gen.n2364_adj_285 , \sine_gen.n13748 , \sine_gen.n26915 , 
         \sine_gen.n2299_adj_287 , \sine_gen.n2300_adj_289 , \sine_gen.n21152 , 
         \sine_gen.n2301 , \sine_gen.n14262 , \sine_gen.n2110_adj_290 , 
         \sine_gen.n13975 , \sine_gen.n14770 , \sine_gen.n2174 , 
         \sine_gen.n20939 , \sine_gen.n20938 , \sine_gen.n26906 , 
         \sine_gen.n20936 , \sine_gen.n26615 , \sine_gen.n20885 , 
         \sine_gen.n26900 , \sine_gen.n19912 , \sine_gen.n19913 , 
         \sine_gen.n15221 , \sine_gen.n157_adj_291 , \sine_gen.n26258 , 
         \sine_gen.n19839 , \sine_gen.n20658 , \sine_gen.n25838 , 
         \sine_gen.n15_adj_476 , \sine_gen.n30_adj_469 , \sine_gen.n25841 , 
         \sine_gen.n19866 , \sine_gen.n20628 , \sine_gen.n25850 , 
         \sine_gen.n781 , \sine_gen.n26444 , \sine_gen.n25853 , 
         \sine_gen.n1165_adj_408 , \sine_gen.n26894 , \sine_gen.n732 , 
         \sine_gen.n700 , \sine_gen.n860 , \sine_gen.n26897 , \sine_gen.n2507 , 
         \sine_gen.n26888 , \sine_gen.n2283 , \sine_gen.n2619_adj_302 , 
         \sine_gen.n20394 , \sine_gen.n1018 , \sine_gen.n987 , 
         \sine_gen.n15_adj_274 , \sine_gen.n986 , \sine_gen.n26882 , 
         \sine_gen.n26885 , \sine_gen.n924 , \sine_gen.n955 , \sine_gen.n1244 , 
         \sine_gen.n1275 , \sine_gen.n1529 , \sine_gen.n668 , 
         \sine_gen.n26876 , \sine_gen.n1212 , \sine_gen.n26879 , 
         \sine_gen.n2300_adj_309 , \sine_gen.n2301_adj_310 , 
         \sine_gen.n3100_adj_293 , \sine_gen.n589_adj_311 , \sine_gen.n20618 , 
         \sine_gen.n15317 , \sine_gen.n605_adj_652 , \sine_gen.n2300_adj_313 , 
         \sine_gen.n2299_adj_312 , \sine_gen.n2301_adj_314 , 
         \sine_gen.n2283_adj_967 , \sine_gen.n69_adj_941 , \sine_gen.n1403 , 
         \sine_gen.n1372 , \sine_gen.n1402 , \sine_gen.n26870 , 
         \sine_gen.n1340_adj_332 , \sine_gen.n1309 , \sine_gen.n26873 , 
         \sine_gen.n20986 , \sine_gen.n20987 , \sine_gen.n1451_adj_572 , 
         \sine_gen.n1387_adj_577 , \sine_gen.n26864 , \sine_gen.n26867 , 
         \sine_gen.n20981 , \sine_gen.n20980 , \sine_gen.n27128 , 
         \sine_gen.n2444_adj_346 , \sine_gen.n21163 , \sine_gen.n20428 , 
         \sine_gen.n1530 , \sine_gen.n251_adj_193 , \sine_gen.n26858 , 
         \sine_gen.n26861 , \sine_gen.n1467 , \sine_gen.n27140 , 
         \sine_gen.n14178 , \sine_gen.n21211 , \sine_gen.n130 , 
         \sine_gen.n14174 , \sine_gen.n14182 , \sine_gen.n21214 , 
         \sine_gen.n14168 , \sine_gen.n14188 , \sine_gen.n21231 , 
         \sine_gen.n14160 , \sine_gen.n2427_adj_384 , \sine_gen.n2396_adj_383 , 
         \sine_gen.n26852 , \sine_gen.n2333_adj_386 , \sine_gen.n2364_adj_385 , 
         \sine_gen.n26855 , \sine_gen.n26846 , \sine_gen.n15237 , 
         \sine_gen.n2682_adj_389 , \sine_gen.n20415 , \sine_gen.n2010_adj_395 , 
         \sine_gen.n2025_adj_396 , \sine_gen.n26840 , \sine_gen.n14099 , 
         \sine_gen.n21161 , \sine_gen.n21219 , \sine_gen.n26843 , 
         \sine_gen.n2427_adj_399 , \sine_gen.n2396_adj_133 , 
         \sine_gen.n2411_adj_706 , \sine_gen.n26834 , \sine_gen.n2364_adj_132 , 
         \sine_gen.n2333_adj_400 , \sine_gen.n26837 , \sine_gen.n25589 , 
         \sine_gen.n25643 , \sine_gen.n19856 , \sine_gen.n19855 , 
         \sine_gen.n25586 , \sine_gen.n26828 , \sine_gen.n26573 , 
         \sine_gen.n25673 , \sine_gen.n19940 , \sine_gen.n19939 , 
         \sine_gen.n26570 , \sine_gen.n26831 , \sine_gen.n20620 , 
         \sine_gen.n20621 , \sine_gen.n26426 , \sine_gen.n572_adj_470 , 
         \sine_gen.n955_adj_463 , \sine_gen.n3834_adj_410 , \sine_gen.n420 , 
         \sine_gen.n3833_adj_689 , \sine_gen.n19660 , \sine_gen.n26822 , 
         \sine_gen.n26105 , \sine_gen.n20342 , \sine_gen.n1882_adj_730 , 
         \sine_gen.n26102 , \sine_gen.n13608 , \sine_gen.n26825 , 
         \sine_gen.n25523 , \sine_gen.n26816 , \sine_gen.n21042 , 
         \sine_gen.n25541 , \sine_gen.n14229 , \sine_gen.n1356_adj_789 , 
         \sine_gen.n27146 , \sine_gen.n26819 , \sine_gen.n2300_adj_414 , 
         \sine_gen.n2299_adj_413 , \sine_gen.n2301_adj_418 , \sine_gen.n21020 , 
         \sine_gen.n21019 , \sine_gen.n26810 , \sine_gen.n21050 , 
         \sine_gen.n21049 , \sine_gen.n15_adj_240 , \sine_gen.n26804 , 
         \sine_gen.n78_adj_219 , \sine_gen.n205_adj_214 , \sine_gen.n20451 , 
         \sine_gen.n2731_adj_419 , \sine_gen.n2573_adj_420 , \sine_gen.n26798 , 
         \sine_gen.n2700_adj_422 , \sine_gen.n379_adj_425 , 
         \sine_gen.n364_adj_424 , \sine_gen.n26792 , \sine_gen.n348_adj_427 , 
         \sine_gen.n1017_adj_428 , \sine_gen.n20462 , \sine_gen.n19654 , 
         \sine_gen.n2174_adj_426 , \sine_gen.n1835_adj_805 , \sine_gen.n25478 , 
         \sine_gen.n20984 , \sine_gen.n20983 , \sine_gen.n26786 , 
         \sine_gen.n21130 , \sine_gen.n21131 , \sine_gen.n26789 , 
         \sine_gen.n1451_adj_431 , \sine_gen.n1466_adj_432 , \sine_gen.n26780 , 
         \sine_gen.n1339_adj_93 , \sine_gen.n1371_adj_94 , \sine_gen.n26783 , 
         \sine_gen.n1466_adj_434 , \sine_gen.n1914 , \sine_gen.n15153 , 
         \sine_gen.n20345 , \sine_gen.n26774 , \sine_gen.n20475 , 
         \sine_gen.n21046 , \sine_gen.n21047 , \sine_gen.n26768 , 
         \sine_gen.n27080 , \sine_gen.n26771 , \sine_gen.n26759 , 
         \sine_gen.n20972 , \sine_gen.n20971 , \sine_gen.n27083 , 
         \sine_gen.n860_adj_443 , \sine_gen.n636 , \sine_gen.n428_adj_473 , 
         \sine_gen.n26762 , \sine_gen.n700_adj_445 , \sine_gen.n732_adj_446 , 
         \sine_gen.n26765 , \sine_gen.n21053 , \sine_gen.n21052 , 
         \sine_gen.n26756 , \sine_gen.n21056 , \sine_gen.n21055 , 
         \sine_gen.n20951 , \sine_gen.n20950 , \sine_gen.n26744 , 
         \sine_gen.n20944 , \sine_gen.n26747 , \sine_gen.n987_adj_461 , 
         \sine_gen.n1018_adj_462 , \sine_gen.n26738 , \sine_gen.n26741 , 
         \sine_gen.n924_adj_464 , \sine_gen.n27452 , \sine_gen.n25469 , 
         \sine_gen.n19829 , \sine_gen.n3067_adj_449 , \sine_gen.n25649 , 
         \sine_gen.n26732 , \sine_gen.n19825 , \sine_gen.n19826 , 
         \sine_gen.n20941 , \sine_gen.n26726 , \sine_gen.n15203 , 
         \sine_gen.n20504 , \sine_gen.n3195 , \sine_gen.n3164_adj_475 , 
         \sine_gen.n3163_adj_896 , \sine_gen.n26720 , \sine_gen.n3101_adj_369 , 
         \sine_gen.n3132 , \sine_gen.n20888 , \sine_gen.n20887 , 
         \sine_gen.n26714 , \sine_gen.n893_adj_791 , \sine_gen.n1020 , 
         \sine_gen.n21118 , \sine_gen.n21119 , \sine_gen.n25898 , 
         \sine_gen.n13982 , \sine_gen.n1770_adj_216 , \sine_gen.n14753 , 
         \sine_gen.n25682 , \sine_gen.n21172 , \sine_gen.n1324_adj_480 , 
         \sine_gen.n1339_adj_327 , \sine_gen.n26702 , \sine_gen.n1147_adj_281 , 
         \sine_gen.n1084_adj_279 , \sine_gen.n2553_adj_484 , 
         \sine_gen.n3960_adj_485 , \sine_gen.n26696 , \sine_gen.n2507_adj_922 , 
         \sine_gen.n20510 , \sine_gen.n20921 , \sine_gen.n20920 , 
         \sine_gen.n26690 , \sine_gen.n26693 , \sine_gen.n27188 , 
         \sine_gen.n26627 , \sine_gen.n20917 , \sine_gen.n20918 , 
         \sine_gen.n27191 , \sine_gen.n26678 , \sine_gen.n93 , \sine_gen.n78 , 
         \sine_gen.n1739_adj_491 , \sine_gen.n1931 , \sine_gen.n26672 , 
         \sine_gen.n20930 , \sine_gen.n20929 , \sine_gen.n25688 , 
         \sine_gen.n1882_adj_494 , \sine_gen.n549 , \sine_gen.n25691 , 
         \sine_gen.n20147 , \sine_gen.n20146 , \sine_gen.n14042 , 
         \sine_gen.n26666 , \sine_gen.n20787 , \sine_gen.n25481 , 
         \sine_gen.n13544 , \sine_gen.n1804_adj_808 , \sine_gen.n19808 , 
         \sine_gen.n21189 , \sine_gen.n26654 , \sine_gen.n20517 , 
         \sine_gen.n301_adj_181 , \sine_gen.n1612_adj_406 , \sine_gen.n25568 , 
         \sine_gen.n25997 , \sine_gen.n26648 , \sine_gen.n20509 , 
         \sine_gen.n3898_adj_325 , \sine_gen.n21165 , \sine_gen.n26651 , 
         \sine_gen.n20873 , \sine_gen.n20872 , \sine_gen.n3067_adj_322 , 
         \sine_gen.n26375 , \sine_gen.n26642 , \sine_gen.n21101 , 
         \sine_gen.n21100 , \sine_gen.n2174_adj_315 , \sine_gen.n26645 , 
         \sine_gen.n1914_adj_509 , \sine_gen.n2619_adj_511 , \sine_gen.n2490 , 
         \sine_gen.n26636 , \sine_gen.n2426 , \sine_gen.n2700_adj_512 , 
         \sine_gen.n26639 , \sine_gen.n2700_adj_518 , \sine_gen.n19933 , 
         \sine_gen.n21373 , \sine_gen.n20891 , \sine_gen.n20890 , 
         \sine_gen.n26624 , \sine_gen.n20882 , \sine_gen.n20881 , 
         \sine_gen.n20898 , \sine_gen.n21075 , \sine_gen.n26612 , 
         \sine_gen.n21012 , \sine_gen.n20994 , \sine_gen.n1549_adj_702 , 
         \sine_gen.n1564_adj_699 , \sine_gen.n27218 , \sine_gen.n21091 , 
         \sine_gen.n21092 , \sine_gen.n26606 , \sine_gen.n20869 , 
         \sine_gen.n20870 , \sine_gen.n26609 , \sine_gen.n1356_adj_197 , 
         \sine_gen.n1371_adj_527 , \sine_gen.n26600 , \sine_gen.n1402_adj_200 , 
         \sine_gen.n20537 , \sine_gen.n13628 , \sine_gen.n1580_adj_533 , 
         \sine_gen.n26594 , \sine_gen.n27350 , \sine_gen.n26597 , 
         \sine_gen.n25823 , \sine_gen.n14197 , \sine_gen.n1356_adj_164 , 
         \sine_gen.n27353 , \sine_gen.n19807 , \sine_gen.n26588 , 
         \sine_gen.n25433 , \sine_gen.n19799 , \sine_gen.n19931 , 
         \sine_gen.n26582 , \sine_gen.n19927 , \sine_gen.n19928 , 
         \sine_gen.n20866 , \sine_gen.n20252 , \sine_gen.n20251 , 
         \sine_gen.n26156 , \sine_gen.n2619 , \sine_gen.n26159 , 
         \sine_gen.n2490_adj_682 , \sine_gen.n26246 , \sine_gen.n19958 , 
         \sine_gen.n19957 , \sine_gen.n26576 , \sine_gen.n19924 , 
         \sine_gen.n19925 , \sine_gen.n26579 , \sine_gen.n19946 , 
         \sine_gen.n19945 , \sine_gen.n21112 , \sine_gen.n21113 , 
         \sine_gen.n476_adj_260 , \sine_gen.n221_adj_259 , \sine_gen.n26546 , 
         \sine_gen.n21106 , \sine_gen.n317_adj_256 , \sine_gen.n26549 , 
         \sine_gen.n26528 , \sine_gen.n3163_adj_558 , \sine_gen.n20018 , 
         \sine_gen.n25727 , \sine_gen.n19982 , \sine_gen.n26510 , 
         \sine_gen.n20857 , \sine_gen.n20858 , \sine_gen.n3945_adj_570 , 
         \sine_gen.n2843_adj_571 , \sine_gen.n26504 , \sine_gen.n20837 , 
         \sine_gen.n20836 , \sine_gen.n26498 , \sine_gen.n20024 , 
         \sine_gen.n25799 , \sine_gen.n20015 , \sine_gen.n25763 , 
         \sine_gen.n21361 , \sine_gen.n1785_adj_576 , \sine_gen.n26492 , 
         \sine_gen.n1658_adj_578 , \sine_gen.n1804_adj_355 , \sine_gen.n26495 , 
         \sine_gen.n20524 , \sine_gen.n20525 , \sine_gen.n4090 , 
         \sine_gen.n26129 , \sine_gen.n26486 , \sine_gen.n20588 , 
         \sine_gen.n20587 , \sine_gen.n20513 , \sine_gen.n3018_adj_582 , 
         \sine_gen.n20275 , \sine_gen.n19634 , \sine_gen.n236_adj_271 , 
         \sine_gen.n251 , \sine_gen.n26474 , \sine_gen.n20594 , 
         \sine_gen.n20593 , \sine_gen.n109_adj_139 , \sine_gen.n205_adj_584 , 
         \sine_gen.n26390 , \sine_gen.n2986_adj_585 , \sine_gen.n20273 , 
         \sine_gen.n20276 , \sine_gen.n26042 , \sine_gen.n1612_adj_586 , 
         \sine_gen.n26468 , \sine_gen.n699_adj_590 , \sine_gen.n3467_adj_591 , 
         \sine_gen.n26471 , \sine_gen.n26462 , \sine_gen.n221 , 
         \sine_gen.n2874_adj_594 , \sine_gen.n20285 , \sine_gen.n2010_adj_217 , 
         \sine_gen.n2025 , \sine_gen.n26456 , \sine_gen.n13962 , 
         \sine_gen.n168 , \sine_gen.n21227 , \sine_gen.n20625 , 
         \sine_gen.n379_adj_600 , \sine_gen.n251_adj_601 , \sine_gen.n26450 , 
         \sine_gen.n20728 , \sine_gen.n25418 , \sine_gen.n20729 , 
         \sine_gen.n109_adj_497 , \sine_gen.n236_adj_505 , \sine_gen.n25421 , 
         \sine_gen.n1898_adj_607 , \sine_gen.n1913_adj_608 , \sine_gen.n26438 , 
         \sine_gen.n26441 , \sine_gen.n1867_adj_356 , \sine_gen.n1739_adj_380 , 
         \sine_gen.n1916_adj_821 , \sine_gen.n25754 , \sine_gen.n1661 , 
         \sine_gen.n25631 , \sine_gen.n20617 , \sine_gen.n20073 , 
         \sine_gen.n3450_adj_194 , \sine_gen.n3419 , \sine_gen.n1324_adj_143 , 
         \sine_gen.n26420 , \sine_gen.n3356_adj_192 , \sine_gen.n572_adj_142 , 
         \sine_gen.n589_adj_112 , \sine_gen.n26423 , \sine_gen.n252 , 
         \sine_gen.n221_adj_190 , \sine_gen.n26414 , \sine_gen.n26417 , 
         \sine_gen.n25937 , \sine_gen.n189_adj_186 , \sine_gen.n413 , 
         \sine_gen.n19892 , \sine_gen.n19891 , \sine_gen.n26408 , 
         \sine_gen.n26411 , \sine_gen.n27326 , \sine_gen.n20608 , 
         \sine_gen.n20609 , \sine_gen.n27329 , \sine_gen.n380_adj_176 , 
         \sine_gen.n20847 , \sine_gen.n26402 , \sine_gen.n317_adj_173 , 
         \sine_gen.n286_adj_170 , \sine_gen.n26405 , \sine_gen.n2828_adj_623 , 
         \sine_gen.n2843_adj_598 , \sine_gen.n20284 , \sine_gen.n20353 , 
         \sine_gen.n20354 , \sine_gen.n26066 , \sine_gen.n443_adj_560 , 
         \sine_gen.n1850 , \sine_gen.n26396 , \sine_gen.n1324_adj_626 , 
         \sine_gen.n26399 , \sine_gen.n21066 , \sine_gen.n21003 , 
         \sine_gen.n142_adj_166 , \sine_gen.n27194 , \sine_gen.n15_adj_352 , 
         \sine_gen.n26393 , \sine_gen.n17917 , \sine_gen.n17916 , 
         \sine_gen.n26384 , \sine_gen.n19943 , \sine_gen.n19942 , 
         \sine_gen.n844 , \sine_gen.n2444_adj_641 , \sine_gen.n21159 , 
         \sine_gen.n20356 , \sine_gen.n20597 , \sine_gen.n20596 , 
         \sine_gen.n348_adj_163 , \sine_gen.n26378 , \sine_gen.n20555 , 
         \sine_gen.n20554 , \sine_gen.n26381 , \sine_gen.n19979 , 
         \sine_gen.n19978 , \sine_gen.n26372 , \sine_gen.n20584 , 
         \sine_gen.n20585 , \sine_gen.n2553_adj_648 , \sine_gen.n20249 , 
         \sine_gen.n20350 , \sine_gen.n20351 , \sine_gen.n26114 , 
         \sine_gen.n20573 , \sine_gen.n20572 , \sine_gen.n20267 , 
         \sine_gen.n20266 , \sine_gen.n2553 , \sine_gen.n3960 , 
         \sine_gen.n3961 , \sine_gen.n19994 , \sine_gen.n19993 , 
         \sine_gen.n26354 , \sine_gen.n26357 , \sine_gen.n20578 , 
         \sine_gen.n20579 , \sine_gen.n380 , \sine_gen.n20853 , 
         \sine_gen.n26348 , \sine_gen.n286 , \sine_gen.n317_adj_138 , 
         \sine_gen.n26351 , \sine_gen.n20003 , \sine_gen.n20002 , 
         \sine_gen.n26342 , \sine_gen.n26111 , \sine_gen.n127 , 
         \sine_gen.n26150 , \sine_gen.n20569 , \sine_gen.n20570 , 
         \sine_gen.n26153 , \sine_gen.n507_adj_128 , \sine_gen.n476_adj_131 , 
         \sine_gen.n93_adj_126 , \sine_gen.n506_adj_127 , \sine_gen.n26336 , 
         \sine_gen.n26339 , \sine_gen.n444_adj_124 , \sine_gen.n158 , 
         \sine_gen.n20612 , \sine_gen.n507 , \sine_gen.n476_adj_121 , 
         \sine_gen.n26330 , \sine_gen.n26333 , \sine_gen.n444 , 
         \sine_gen.n2507_adj_658 , \sine_gen.n20012 , \sine_gen.n20011 , 
         \sine_gen.n26324 , \sine_gen.n20560 , \sine_gen.n20561 , 
         \sine_gen.n382 , \sine_gen.n14118 , \sine_gen.n13688 , 
         \sine_gen.n14951 , \sine_gen.n26318 , \sine_gen.n26321 , 
         \sine_gen.n27056 , \sine_gen.n3835 , \sine_gen.n21174 , 
         \sine_gen.n3643 , \sine_gen.n27059 , \sine_gen.n1274_adj_664 , 
         \sine_gen.n1259_adj_663 , \sine_gen.n26306 , \sine_gen.n27347 , 
         \sine_gen.n26309 , \sine_gen.n3355 , \sine_gen.n20021 , 
         \sine_gen.n20020 , \sine_gen.n26294 , \sine_gen.n893_adj_734 , 
         \sine_gen.n1020_adj_668 , \sine_gen.n20518 , \sine_gen.n20519 , 
         \sine_gen.n26072 , \sine_gen.n27476 , \sine_gen.n20501 , 
         \sine_gen.n20500 , \sine_gen.n26288 , \sine_gen.n25847 , 
         \sine_gen.n1150_adj_671 , \sine_gen.n25976 , \sine_gen.n20497 , 
         \sine_gen.n20498 , \sine_gen.n25979 , \sine_gen.n26282 , 
         \sine_gen.n21175 , \sine_gen.n3898 , \sine_gen.n26285 , 
         \sine_gen.n20456 , \sine_gen.n20455 , \sine_gen.n26276 , 
         \sine_gen.n20438 , \sine_gen.n20437 , \sine_gen.n1356_adj_96 , 
         \sine_gen.n1676_adj_95 , \sine_gen.n26279 , \sine_gen.n17937 , 
         \sine_gen.n17938 , \sine_gen.n1387 , \sine_gen.n1356 , 
         \sine_gen.n26270 , \sine_gen.n20483 , \sine_gen.n20482 , 
         \sine_gen.n1405 , \sine_gen.n20471 , \sine_gen.n26243 , 
         \sine_gen.n476 , \sine_gen.n26264 , \sine_gen.n20461 , 
         \sine_gen.n317 , \sine_gen.n26267 , \sine_gen.n26252 , 
         \sine_gen.n236_adj_681 , \sine_gen.n26255 , \sine_gen.n2426_adj_686 , 
         \sine_gen.n26249 , \sine_gen.n26240 , \sine_gen.n397_adj_688 , 
         \sine_gen.n412_adj_468 , \sine_gen.n20117 , \sine_gen.n20116 , 
         \sine_gen.n1770_adj_88 , \sine_gen.n26234 , \sine_gen.n20434 , 
         \sine_gen.n26237 , \sine_gen.n20446 , \sine_gen.n20447 , 
         \sine_gen.n1770_adj_86 , \sine_gen.n26228 , \sine_gen.n20443 , 
         \sine_gen.n20444 , \sine_gen.n1788 , \sine_gen.n20440 , 
         \sine_gen.n20441 , \sine_gen.n26222 , \sine_gen.n20263 , 
         \sine_gen.n20264 , \sine_gen.n26225 , \sine_gen.n20141 , 
         \sine_gen.n20140 , \sine_gen.n26216 , \sine_gen.n20431 , 
         \sine_gen.n1916 , \sine_gen.n20347 , \sine_gen.n20348 , 
         \sine_gen.n2556_adj_721 , \sine_gen.n20150 , \sine_gen.n20149 , 
         \sine_gen.n26210 , \sine_gen.n25751 , \sine_gen.n2556_adj_693 , 
         \sine_gen.n20429 , \sine_gen.n25832 , \sine_gen.n20159 , 
         \sine_gen.n20158 , \sine_gen.n26204 , \sine_gen.n2685 , 
         \sine_gen.n25766 , \sine_gen.n2812 , \sine_gen.n20426 , 
         \sine_gen.n20425 , \sine_gen.n25769 , \sine_gen.n20164 , 
         \sine_gen.n20165 , \sine_gen.n26198 , \sine_gen.n20170 , 
         \sine_gen.n20171 , \sine_gen.n2411_adj_523 , \sine_gen.n3993_adj_973 , 
         \sine_gen.n2427_adj_524 , \sine_gen.n2396_adj_242 , \sine_gen.n27302 , 
         \sine_gen.n20201 , \sine_gen.n20200 , \sine_gen.n26192 , 
         \sine_gen.n20344 , \sine_gen.n26195 , \sine_gen.n26162 , 
         \sine_gen.n3994_adj_701 , \sine_gen.n4025_adj_714 , 
         \sine_gen.n3993_adj_700 , \sine_gen.n26165 , \sine_gen.n2573_adj_241 , 
         \sine_gen.n2395 , \sine_gen.n2810_adj_771 , \sine_gen.n20909 , 
         \sine_gen.n20174 , \sine_gen.n20173 , \sine_gen.n26186 , 
         \sine_gen.n20417 , \sine_gen.n20416 , \sine_gen.n2940 , 
         \sine_gen.n20186 , \sine_gen.n20185 , \sine_gen.n3018_adj_430 , 
         \sine_gen.n26180 , \sine_gen.n20374 , \sine_gen.n20375 , 
         \sine_gen.n26174 , \sine_gen.n1850_adj_705 , \sine_gen.n443_adj_141 , 
         \sine_gen.n26177 , \sine_gen.n379_adj_709 , \sine_gen.n26168 , 
         \sine_gen.n541 , \sine_gen.n236_adj_710 , \sine_gen.n26171 , 
         \sine_gen.n4057_adj_713 , \sine_gen.n26063 , \sine_gen.n158_adj_725 , 
         \sine_gen.n444_adj_739 , \sine_gen.n26060 , \sine_gen.n4024 , 
         \sine_gen.n26144 , \sine_gen.n397_adj_196 , \sine_gen.n653_adj_718 , 
         \sine_gen.n26147 , \sine_gen.n15_adj_719 , \sine_gen.n26138 , 
         \sine_gen.n188_adj_269 , \sine_gen.n93_adj_637 , \sine_gen.n20670 , 
         \sine_gen.n20365 , \sine_gen.n20366 , \sine_gen.n1435 , 
         \sine_gen.n3576_adj_404 , \sine_gen.n26132 , \sine_gen.n26135 , 
         \sine_gen.n25553 , \sine_gen.n20363 , \sine_gen.n20362 , 
         \sine_gen.n20210 , \sine_gen.n20209 , \sine_gen.n26126 , 
         \sine_gen.n20215 , \sine_gen.n20216 , \sine_gen.n20222 , 
         \sine_gen.n20221 , \sine_gen.n26120 , \sine_gen.n27311 , 
         \sine_gen.n26123 , \sine_gen.n20357 , \sine_gen.n252_adj_723 , 
         \sine_gen.n221_adj_722 , \sine_gen.n236 , \sine_gen.n251_adj_659 , 
         \sine_gen.n26108 , \sine_gen.n189_adj_724 , \sine_gen.n3960_adj_263 , 
         \sine_gen.n3961_adj_264 , \sine_gen.n4025_adj_561 , 
         \sine_gen.n1931_adj_726 , \sine_gen.n1739_adj_727 , \sine_gen.n20606 , 
         \sine_gen.n1914_adj_875 , \sine_gen.n19625 , \sine_gen.n20615 , 
         \sine_gen.n20248 , \sine_gen.n26096 , \sine_gen.n20330 , 
         \sine_gen.n20329 , \sine_gen.n2685_adj_732 , \sine_gen.n3960_adj_482 , 
         \sine_gen.n3961_adj_483 , \sine_gen.n3228_adj_704 , \sine_gen.n20659 , 
         \sine_gen.n923_adj_350 , \sine_gen.n939_adj_146 , \sine_gen.n26090 , 
         \sine_gen.n731 , \sine_gen.n26093 , \sine_gen.n20312 , 
         \sine_gen.n20311 , \sine_gen.n26084 , \sine_gen.n20300 , 
         \sine_gen.n20299 , \sine_gen.n26087 , \sine_gen.n1946_adj_370 , 
         \sine_gen.n26078 , \sine_gen.n1770_adj_531 , \sine_gen.n26081 , 
         \sine_gen.n765_adj_735 , \sine_gen.n25931 , \sine_gen.n14120 , 
         \sine_gen.n14122 , \sine_gen.n25928 , \sine_gen.n26075 , 
         \sine_gen.n2940_adj_736 , \sine_gen.n507_adj_738 , 
         \sine_gen.n476_adj_737 , \sine_gen.n20359 , \sine_gen.n20360 , 
         \sine_gen.n26054 , \sine_gen.n26057 , \sine_gen.n27293 , 
         \sine_gen.n20368 , \sine_gen.n20369 , \sine_gen.n19937 , 
         \sine_gen.n20384 , \sine_gen.n20383 , \sine_gen.n26048 , 
         \sine_gen.n20269 , \sine_gen.n20270 , \sine_gen.n1549 , 
         \sine_gen.n26051 , \sine_gen.n20272 , \sine_gen.n3067_adj_741 , 
         \sine_gen.n20317 , \sine_gen.n20318 , \sine_gen.n26036 , 
         \sine_gen.n26039 , \sine_gen.n20336 , \sine_gen.n20335 , 
         \sine_gen.n20000 , \sine_gen.n20458 , \sine_gen.n20459 , 
         \sine_gen.n26030 , \sine_gen.n26033 , \sine_gen.n20486 , 
         \sine_gen.n20485 , \sine_gen.n20279 , \sine_gen.n20278 , 
         \sine_gen.n26024 , \sine_gen.n20291 , \sine_gen.n20290 , 
         \sine_gen.n26027 , \sine_gen.n20257 , \sine_gen.n20258 , 
         \sine_gen.n26018 , \sine_gen.n3579_adj_750 , \sine_gen.n20255 , 
         \sine_gen.n25580 , \sine_gen.n13536 , \sine_gen.n26012 , 
         \sine_gen.n27359 , \sine_gen.n26015 , \sine_gen.n986_adj_753 , 
         \sine_gen.n27506 , \sine_gen.n14210 , \sine_gen.n14_adj_744 , 
         \sine_gen.n26006 , \sine_gen.n14212 , \sine_gen.n172_adj_756 , 
         \sine_gen.n26009 , \sine_gen.n20213 , \sine_gen.n20212 , 
         \sine_gen.n2682_adj_743 , \sine_gen.n26000 , \sine_gen.n20197 , 
         \sine_gen.n20198 , \sine_gen.n2507_adj_755 , \sine_gen.n2573_adj_230 , 
         \sine_gen.n26003 , \sine_gen.n14749 , \sine_gen.n2426_adj_761 , 
         \sine_gen.n2619_adj_323 , \sine_gen.n20218 , \sine_gen.n3898_adj_762 , 
         \sine_gen.n25454 , \sine_gen.n12622 , \sine_gen.n15094 , 
         \sine_gen.n25457 , \sine_gen.n3993_adj_765 , \sine_gen.n25994 , 
         \sine_gen.n4024_adj_760 , \sine_gen.n2426_adj_766 , \sine_gen.n14947 , 
         \sine_gen.n20591 , \sine_gen.n20590 , \sine_gen.n25988 , 
         \sine_gen.n20182 , \sine_gen.n20183 , \sine_gen.n2573_adj_707 , 
         \sine_gen.n25991 , \sine_gen.n2300_adj_961 , \sine_gen.n20531 , 
         \sine_gen.n20530 , \sine_gen.n25982 , \sine_gen.n25985 , 
         \sine_gen.n20219 , \sine_gen.n19883 , \sine_gen.n1532_adj_769 , 
         \sine_gen.n20548 , \sine_gen.n20549 , \sine_gen.n25970 , 
         \sine_gen.n20203 , \sine_gen.n20204 , \sine_gen.n2573_adj_869 , 
         \sine_gen.n25973 , \sine_gen.n25811 , \sine_gen.n1978 , 
         \sine_gen.n1947_adj_834 , \sine_gen.n25808 , \sine_gen.n25964 , 
         \sine_gen.n25967 , \sine_gen.n1661_adj_774 , \sine_gen.n19910 , 
         \sine_gen.n20566 , \sine_gen.n20567 , \sine_gen.n2843_adj_952 , 
         \sine_gen.n25958 , \sine_gen.n20195 , \sine_gen.n20194 , 
         \sine_gen.n25961 , \sine_gen.n20603 , \sine_gen.n20602 , 
         \sine_gen.n25952 , \sine_gen.n25955 , \sine_gen.n20192 , 
         \sine_gen.n20191 , \sine_gen.n20924 , \sine_gen.n20188 , 
         \sine_gen.n20189 , \sine_gen.n25946 , \sine_gen.n20179 , 
         \sine_gen.n20180 , \sine_gen.n25949 , \sine_gen.n20576 , 
         \sine_gen.n20575 , \sine_gen.n1309_adj_944 , \sine_gen.n1530_adj_947 , 
         \sine_gen.n25940 , \sine_gen.n20536 , \sine_gen.n1340_adj_945 , 
         \sine_gen.n25943 , \sine_gen.n20633 , \sine_gen.n20632 , 
         \sine_gen.n15_adj_547 , \sine_gen.n109_adj_174 , \sine_gen.n25934 , 
         \sine_gen.n20176 , \sine_gen.n20177 , \sine_gen.n157_adj_168 , 
         \sine_gen.n699 , \sine_gen.n2174_adj_781 , \sine_gen.n2301_adj_814 , 
         \sine_gen.n14270 , \sine_gen.n2110_adj_780 , \sine_gen.n25835 , 
         \sine_gen.n14987 , \sine_gen.n14124 , \sine_gen.n605_adj_783 , 
         \sine_gen.n13620 , \sine_gen.n25922 , \sine_gen.n25925 , 
         \sine_gen.n1116_adj_784 , \sine_gen.n1101_adj_785 , \sine_gen.n20660 , 
         \sine_gen.n25916 , \sine_gen.n25919 , \sine_gen.n20168 , 
         \sine_gen.n19889 , \sine_gen.n20138 , \sine_gen.n20137 , 
         \sine_gen.n25910 , \sine_gen.n20132 , \sine_gen.n20131 , 
         \sine_gen.n25913 , \sine_gen.n25907 , \sine_gen.n25904 , 
         \sine_gen.n1947_adj_787 , \sine_gen.n19675 , \sine_gen.n1379 , 
         \sine_gen.n14110 , \sine_gen.n20613 , \sine_gen.n25901 , 
         \sine_gen.n19848 , \sine_gen.n765_adj_792 , \sine_gen.n17926 , 
         \sine_gen.n17925 , \sine_gen.n1356_adj_818 , \sine_gen.n1435_adj_873 , 
         \sine_gen.n25892 , \sine_gen.n20113 , \sine_gen.n20114 , 
         \sine_gen.n844_adj_901 , \sine_gen.n25895 , \sine_gen.n25886 , 
         \sine_gen.n1101_adj_799 , \sine_gen.n1116_adj_798 , \sine_gen.n20709 , 
         \sine_gen.n2426_adj_796 , \sine_gen.n14847 , \sine_gen.n2427_adj_852 , 
         \sine_gen.n379_adj_175 , \sine_gen.n572_adj_188 , \sine_gen.n25880 , 
         \sine_gen.n25724 , \sine_gen.n20104 , \sine_gen.n20105 , 
         \sine_gen.n236_adj_187 , \sine_gen.n1947_adj_333 , \sine_gen.n19642 , 
         \sine_gen.n20777 , \sine_gen.n20776 , \sine_gen.n25874 , 
         \sine_gen.n25877 , \sine_gen.n25829 , \sine_gen.n20098 , 
         \sine_gen.n20099 , \sine_gen.n17923 , \sine_gen.n17922 , 
         \sine_gen.n25868 , \sine_gen.n25871 , \sine_gen.n20053 , 
         \sine_gen.n20054 , \sine_gen.n21279 , \sine_gen.n25865 , 
         \sine_gen.n20798 , \sine_gen.n20797 , \sine_gen.n25856 , 
         \sine_gen.n25859 , \sine_gen.n25775 , \sine_gen.n20048 , 
         \sine_gen.n20047 , \sine_gen.n20503 , \sine_gen.n20050 , 
         \sine_gen.n20051 , \sine_gen.n25844 , \sine_gen.n20491 , 
         \sine_gen.n20492 , \sine_gen.n20452 , \sine_gen.n20453 , 
         \sine_gen.n252_adj_924 , \sine_gen.n1580_adj_817 , \sine_gen.n25826 , 
         \sine_gen.n14213 , \sine_gen.n20063 , \sine_gen.n20062 , 
         \sine_gen.n25820 , \sine_gen.n20465 , \sine_gen.n20464 , 
         \sine_gen.n19672 , \sine_gen.n1372_adj_825 , \sine_gen.n1403_adj_826 , 
         \sine_gen.n1402_adj_550 , \sine_gen.n25814 , \sine_gen.n1309_adj_828 , 
         \sine_gen.n1340_adj_827 , \sine_gen.n251_adj_191 , \sine_gen.n25817 , 
         \sine_gen.n2010_adj_374 , \sine_gen.n2041_adj_833 , \sine_gen.n19694 , 
         \sine_gen.n20006 , \sine_gen.n25745 , \sine_gen.n3067_adj_912 , 
         \sine_gen.n25796 , \sine_gen.n19999 , \sine_gen.n2301_adj_907 , 
         \sine_gen.n2174_adj_909 , \sine_gen.n20008 , \sine_gen.n20009 , 
         \sine_gen.n25790 , \sine_gen.n25793 , \sine_gen.n893_adj_842 , 
         \sine_gen.n19988 , \sine_gen.n19987 , \sine_gen.n20894 , 
         \sine_gen.n2874_adj_845 , \sine_gen.n2538_adj_541 , \sine_gen.n25784 , 
         \sine_gen.n2843_adj_846 , \sine_gen.n2828_adj_847 , \sine_gen.n25787 , 
         \sine_gen.n19975 , \sine_gen.n19976 , \sine_gen.n2986_adj_899 , 
         \sine_gen.n25778 , \sine_gen.n25781 , \sine_gen.n2940_adj_889 , 
         \sine_gen.n19934 , \sine_gen.n2396_adj_851 , \sine_gen.n25772 , 
         \sine_gen.n2364_adj_853 , \sine_gen.n2333_adj_729 , 
         \sine_gen.n3067_adj_855 , \sine_gen.n3066_adj_892 , \sine_gen.n27389 , 
         \sine_gen.n17946 , \sine_gen.n17947 , \sine_gen.n3291_adj_885 , 
         \sine_gen.n3228_adj_884 , \sine_gen.n25760 , \sine_gen.n20289 , 
         \sine_gen.n3100_adj_928 , \sine_gen.n3085_adj_929 , \sine_gen.n27110 , 
         \sine_gen.n20616 , \sine_gen.n2300_adj_863 , \sine_gen.n21204 , 
         \sine_gen.n2299_adj_921 , \sine_gen.n2396_adj_460 , 
         \sine_gen.n2427_adj_867 , \sine_gen.n25748 , \sine_gen.n2333_adj_375 , 
         \sine_gen.n2364_adj_807 , \sine_gen.n20904 , \sine_gen.n25736 , 
         \sine_gen.n25625 , \sine_gen.n25739 , \sine_gen.n27494 , 
         \sine_gen.n19627 , \sine_gen.n3450_adj_865 , \sine_gen.n3419_adj_868 , 
         \sine_gen.n251_adj_215 , \sine_gen.n25730 , \sine_gen.n3356_adj_864 , 
         \sine_gen.n158_adj_879 , \sine_gen.n25733 , \sine_gen.n25379 , 
         \sine_gen.n764 , \sine_gen.n173 , \sine_gen.n25376 , \sine_gen.n653 , 
         \sine_gen.n19973 , \sine_gen.n19972 , \sine_gen.n93_adj_119 , 
         \sine_gen.n13448 , \sine_gen.n25718 , \sine_gen.n25721 , 
         \sine_gen.n893 , \sine_gen.n19969 , \sine_gen.n19970 , 
         \sine_gen.n25706 , \sine_gen.n2426_adj_859 , \sine_gen.n2700_adj_891 , 
         \sine_gen.n2490_adj_890 , \sine_gen.n25709 , \sine_gen.n20893 , 
         \sine_gen.n25700 , \sine_gen.n19906 , \sine_gen.n19907 , 
         \sine_gen.n25694 , \sine_gen.n1324_adj_466 , \sine_gen.n25697 , 
         \sine_gen.n21369 , \sine_gen.n443 , \sine_gen.n3834_adj_835 , 
         \sine_gen.n420_adj_829 , \sine_gen.n3833_adj_831 , \sine_gen.n21180 , 
         \sine_gen.n3643_adj_824 , \sine_gen.n25685 , \sine_gen.n17958 , 
         \sine_gen.n17959 , \sine_gen.n3291_adj_812 , \sine_gen.n3228_adj_811 , 
         \sine_gen.n25676 , \sine_gen.n20298 , \sine_gen.n20295 , 
         \sine_gen.n27098 , \sine_gen.n3100_adj_439 , \sine_gen.n3085_adj_459 , 
         \sine_gen.n25679 , \sine_gen.n20876 , \sine_gen.n20875 , 
         \sine_gen.n589_adj_244 , \sine_gen.n25670 , \sine_gen.n19921 , 
         \sine_gen.n19922 , \sine_gen.n25658 , \sine_gen.n25661 , 
         \sine_gen.n1498_adj_503 , \sine_gen.n1483_adj_506 , \sine_gen.n3018 , 
         \sine_gen.n3930_adj_803 , \sine_gen.n3961_adj_802 , 
         \sine_gen.n3960_adj_801 , \sine_gen.n25652 , \sine_gen.n21181 , 
         \sine_gen.n3898_adj_800 , \sine_gen.n25655 , \sine_gen.n19919 , 
         \sine_gen.n19918 , \sine_gen.n25646 , \sine_gen.n19915 , 
         \sine_gen.n19916 , \sine_gen.n17955 , \sine_gen.n17956 , 
         \sine_gen.n1387_adj_712 , \sine_gen.n25640 , \sine_gen.n19904 , 
         \sine_gen.n19903 , \sine_gen.n844_adj_218 , \sine_gen.n19794 , 
         \sine_gen.n20976 , \sine_gen.n955_adj_692 , \sine_gen.n924_adj_402 , 
         \sine_gen.n27224 , \sine_gen.n19909 , \sine_gen.n1612 , 
         \sine_gen.n25628 , \sine_gen.n20605 , \sine_gen.n25622 , 
         \sine_gen.n20910 , \sine_gen.n19898 , \sine_gen.n19897 , 
         \sine_gen.n25616 , \sine_gen.n25619 , \sine_gen.n19879 , 
         \sine_gen.n19880 , \sine_gen.n19862 , \sine_gen.n19861 , 
         \sine_gen.n25610 , \sine_gen.n25613 , \sine_gen.n20963 , 
         \sine_gen.n20999 , \sine_gen.n4057_adj_757 , \sine_gen.n3132_adj_754 , 
         \sine_gen.n4041_adj_233 , \sine_gen.n25604 , \sine_gen.n25607 , 
         \sine_gen.n3994_adj_908 , \sine_gen.n4025_adj_749 , \sine_gen.n20923 , 
         \sine_gen.n25598 , \sine_gen.n19882 , \sine_gen.n25601 , 
         \sine_gen.n1754 , \sine_gen.n3739 , \sine_gen.n20793 , 
         \sine_gen.n25592 , \sine_gen.n21342 , \sine_gen.n25595 , 
         \sine_gen.n19886 , \sine_gen.n19885 , \sine_gen.n2810_adj_895 , 
         \sine_gen.n21024 , \sine_gen.n27164 , \sine_gen.n3101_adj_294 , 
         \sine_gen.n25583 , \sine_gen.n17919 , \sine_gen.n17920 , 
         \sine_gen.n25574 , \sine_gen.n20017 , \sine_gen.n25577 , 
         \sine_gen.n285_adj_169 , \sine_gen.n27560 , \sine_gen.n27563 , 
         \sine_gen.n2986_adj_887 , \sine_gen.n27548 , \sine_gen.n2859_adj_916 , 
         \sine_gen.n27551 , \sine_gen.n2986_adj_474 , \sine_gen.n3001_adj_471 , 
         \sine_gen.n27542 , \sine_gen.n2955_adj_479 , \sine_gen.n2859_adj_504 , 
         \sine_gen.n27545 , \sine_gen.n20232 , \sine_gen.n20235 , 
         \sine_gen.n27248 , \sine_gen.n1356_adj_917 , \sine_gen.n25571 , 
         \sine_gen.n27536 , \sine_gen.n1691_adj_815 , \sine_gen.n13548 , 
         \sine_gen.n19640 , \sine_gen.n1564 , \sine_gen.n27530 , 
         \sine_gen.n1549_adj_502 , \sine_gen.n1595 , \sine_gen.n1580 , 
         \sine_gen.n27533 , \sine_gen.n20238 , \sine_gen.n27236 , 
         \sine_gen.n15247 , \sine_gen.n25565 , \sine_gen.n2828_adj_919 , 
         \sine_gen.n27524 , \sine_gen.n3993 , \sine_gen.n2444_adj_920 , 
         \sine_gen.n27527 , \sine_gen.n860_adj_690 , \sine_gen.n27518 , 
         \sine_gen.n732_adj_777 , \sine_gen.n700_adj_776 , 
         \sine_gen.n2828_adj_923 , \sine_gen.n15313 , \sine_gen.n764_adj_687 , 
         \sine_gen.n27485 , \sine_gen.n27482 , \sine_gen.n19796 , 
         \sine_gen.n3419_adj_684 , \sine_gen.n3450_adj_683 , \sine_gen.n25550 , 
         \sine_gen.n3356_adj_679 , \sine_gen.n1371_adj_866 , \sine_gen.n27500 , 
         \sine_gen.n1324_adj_880 , \sine_gen.n27503 , \sine_gen.n20097 , 
         \sine_gen.n21038 , \sine_gen.n21037 , \sine_gen.n25544 , 
         \sine_gen.n20262 , \sine_gen.n27152 , \sine_gen.n25547 , 
         \sine_gen.n27488 , \sine_gen.n20796 , \sine_gen.n653_adj_902 , 
         \sine_gen.n285_adj_655 , \sine_gen.n20948 , \sine_gen.n20947 , 
         \sine_gen.n25538 , \sine_gen.n19849 , \sine_gen.n19850 , 
         \sine_gen.n27470 , \sine_gen.n20123 , \sine_gen.n20122 , 
         \sine_gen.n205_adj_930 , \sine_gen.n25406 , \sine_gen.n27464 , 
         \sine_gen.n2859_adj_226 , \sine_gen.n2986_adj_250 , 
         \sine_gen.n3001_adj_448 , \sine_gen.n27467 , \sine_gen.n25532 , 
         \sine_gen.n25409 , \sine_gen.n19790 , \sine_gen.n20850 , 
         \sine_gen.n380_adj_657 , \sine_gen.n27458 , \sine_gen.n317_adj_656 , 
         \sine_gen.n286_adj_319 , \sine_gen.n27461 , \sine_gen.n20481 , 
         \sine_gen.n13958 , \sine_gen.n20808 , \sine_gen.n252_adj_646 , 
         \sine_gen.n221_adj_651 , \sine_gen.n251_adj_645 , 
         \sine_gen.n236_adj_644 , \sine_gen.n25526 , \sine_gen.n25529 , 
         \sine_gen.n158_adj_630 , \sine_gen.n189_adj_632 , \sine_gen.n27446 , 
         \sine_gen.n2859_adj_195 , \sine_gen.n2955 , \sine_gen.n3001_adj_542 , 
         \sine_gen.n2986 , \sine_gen.n27449 , \sine_gen.n507_adj_639 , 
         \sine_gen.n476_adj_643 , \sine_gen.n506_adj_638 , \sine_gen.n27440 , 
         \sine_gen.n27443 , \sine_gen.n444_adj_635 , \sine_gen.n20954 , 
         \sine_gen.n20953 , \sine_gen.n13522 , \sine_gen.n19628 , 
         \sine_gen.n25520 , \sine_gen.n19841 , \sine_gen.n19840 , 
         \sine_gen.n2828_adj_778 , \sine_gen.n3148_adj_574 , \sine_gen.n27434 , 
         \sine_gen.n3993_adj_933 , \sine_gen.n2444_adj_795 , \sine_gen.n20814 , 
         \sine_gen.n142 , \sine_gen.n605_adj_844 , \sine_gen.n27422 , 
         \sine_gen.n20820 , \sine_gen.n379_adj_140 , \sine_gen.n25514 , 
         \sine_gen.n25517 , \sine_gen.n14851 , \sine_gen.n14050 , 
         \sine_gen.n20225 , \sine_gen.n27416 , \sine_gen.n954_adj_893 , 
         \sine_gen.n20136 , \sine_gen.n15285 , \sine_gen.n25442 , 
         \sine_gen.n507_adj_611 , \sine_gen.n476_adj_617 , \sine_gen.n25508 , 
         \sine_gen.n25511 , \sine_gen.n444_adj_606 , \sine_gen.n3576_adj_938 , 
         \sine_gen.n27410 , \sine_gen.n27413 , \sine_gen.n3530_adj_939 , 
         \sine_gen.n27404 , \sine_gen.n764_adj_935 , \sine_gen.n27407 , 
         \sine_gen.n653_adj_822 , \sine_gen.n3834_adj_602 , \sine_gen.n25502 , 
         \sine_gen.n20224 , \sine_gen.n3643_adj_593 , \sine_gen.n14243 , 
         \sine_gen.n25505 , \sine_gen.n285_adj_137 , \sine_gen.n27398 , 
         \sine_gen.n27401 , \sine_gen.n2300_adj_942 , \sine_gen.n27392 , 
         \sine_gen.n2700_adj_742 , \sine_gen.n2859 , \sine_gen.n3001 , 
         \sine_gen.n2986_adj_334 , \sine_gen.n27395 , \sine_gen.n2986_adj_433 , 
         \sine_gen.n27386 , \sine_gen.n2955_adj_435 , \sine_gen.n2859_adj_444 , 
         \sine_gen.n13988 , \sine_gen.n605_adj_589 , \sine_gen.n25496 , 
         \sine_gen.n13986 , \sine_gen.n13984 , \sine_gen.n25499 , 
         \sine_gen.n1259_adj_886 , \sine_gen.n1274_adj_882 , \sine_gen.n27380 , 
         \sine_gen.n20145 , \sine_gen.n25430 , \sine_gen.n27374 , 
         \sine_gen.n412_adj_401 , \sine_gen.n397 , \sine_gen.n19835 , 
         \sine_gen.n19834 , \sine_gen.n25490 , \sine_gen.n25493 , 
         \sine_gen.n27260 , \sine_gen.n19832 , \sine_gen.n19831 , 
         \sine_gen.n27263 , \sine_gen.n3148_adj_183 , \sine_gen.n2828 , 
         \sine_gen.n27368 , \sine_gen.n3993_adj_390 , \sine_gen.n2444_adj_764 , 
         \sine_gen.n27371 , \sine_gen.n923_adj_898 , \sine_gen.n939_adj_897 , 
         \sine_gen.n27362 , \sine_gen.n20154 , \sine_gen.n27356 , 
         \sine_gen.n908_adj_900 , \sine_gen.n19689 , \sine_gen.n3018_adj_951 , 
         \sine_gen.n27344 , \sine_gen.n954_adj_351 , \sine_gen.n19949 , 
         \sine_gen.n4090_adj_556 , \sine_gen.n27338 , \sine_gen.n20867 , 
         \sine_gen.n27332 , \sine_gen.n20163 , \sine_gen.n2986_adj_950 , 
         \sine_gen.n2636_adj_324 , \sine_gen.n2810 , \sine_gen.n19814 , 
         \sine_gen.n19813 , \sine_gen.n25472 , \sine_gen.n25475 , 
         \sine_gen.n20208 , \sine_gen.n19811 , \sine_gen.n19810 , 
         \sine_gen.n1722_adj_959 , \sine_gen.n1707_adj_667 , \sine_gen.n27320 , 
         \sine_gen.n1676_adj_960 , \sine_gen.n1691_adj_678 , \sine_gen.n20864 , 
         \sine_gen.n20863 , \sine_gen.n2396_adj_654 , \sine_gen.n2427_adj_530 , 
         \sine_gen.n27308 , \sine_gen.n2333_adj_361 , \sine_gen.n2364_adj_525 , 
         \sine_gen.n2364_adj_243 , \sine_gen.n2333_adj_522 , 
         \sine_gen.n2010_adj_360 , \sine_gen.n2041_adj_520 , \sine_gen.n25460 , 
         \sine_gen.n25463 , \sine_gen.n1978_adj_964 , \sine_gen.n1947_adj_500 , 
         \sine_gen.n19874 , \sine_gen.n19953 , \sine_gen.n27296 , 
         \sine_gen.n19871 , \sine_gen.n3450_adj_489 , \sine_gen.n3419_adj_495 , 
         \sine_gen.n30_adj_185 , \sine_gen.n27290 , \sine_gen.n3356_adj_487 , 
         \sine_gen.n2475_adj_371 , \sine_gen.n2380_adj_968 , \sine_gen.n27284 , 
         \sine_gen.n2444_adj_514 , \sine_gen.n21190 , \sine_gen.n27287 , 
         \sine_gen.n1342 , \sine_gen.n23 , \sine_gen.n23_adj_970 , 
         \sine_gen.n23_adj_969 , \sine_gen.n975 , \sine_gen.n3960_adj_221 , 
         \sine_gen.n3961_adj_222 , \sine_gen.n3450_adj_467 , 
         \sine_gen.n3419_adj_472 , \sine_gen.n27278 , \sine_gen.n158_adj_674 , 
         \sine_gen.n3356_adj_465 , \sine_gen.n572 , \sine_gen.n19895 , 
         \sine_gen.n27272 , \sine_gen.n19901 , \sine_gen.n1340 , 
         \sine_gen.n968 , \sine_gen.n1530_adj_458 , \sine_gen.n27266 , 
         \sine_gen.n27269 , \sine_gen.n1467_adj_442 , \sine_gen.n20969 , 
         \sine_gen.n20968 , \sine_gen.n25448 , \sine_gen.n19787 , 
         \sine_gen.n19786 , \sine_gen.n25451 , \sine_gen.n19692 , 
         \sine_gen.n20412 , \sine_gen.n27254 , \sine_gen.n27257 , 
         \sine_gen.n11828 , \sine_gen.n943 , \sine_gen.n1580_adj_728 , 
         \sine_gen.n25445 , \sine_gen.n27242 , \sine_gen.n1658 , 
         \sine_gen.n25436 , \sine_gen.n25439 , \sine_gen.n3290 , 
         \sine_gen.n1018_adj_405 , \sine_gen.n987_adj_407 , 
         \sine_gen.n1595_adj_691 , \sine_gen.n1580_adj_696 , 
         \sine_gen.n221_adj_398 , \sine_gen.n252_adj_394 , 
         \sine_gen.n251_adj_393 , \sine_gen.n236_adj_392 , \sine_gen.n27212 , 
         \sine_gen.n27215 , \sine_gen.n158_adj_382 , \sine_gen.n189_adj_388 , 
         \sine_gen.n507_adj_364 , \sine_gen.n476_adj_378 , \sine_gen.n27206 , 
         \sine_gen.n27209 , \sine_gen.n444_adj_359 , \sine_gen.n14092 , 
         \sine_gen.n2906 , \sine_gen.n21125 , \sine_gen.n21124 , 
         \sine_gen.n1451 , \sine_gen.n25424 , \sine_gen.n25427 , 
         \sine_gen.n21085 , \sine_gen.n21086 , \sine_gen.n3067_adj_321 , 
         \sine_gen.n3066_adj_320 , \sine_gen.n1466 , \sine_gen.n27182 , 
         \sine_gen.n21035 , \sine_gen.n27176 , \sine_gen.n21017 , 
         \sine_gen.n892 , \sine_gen.n699_adj_661 , \sine_gen.n14058 , 
         \sine_gen.n891 , \sine_gen.n3164 , \sine_gen.n3195_adj_977 , 
         \sine_gen.n3163_adj_297 , \sine_gen.n20672 , \sine_gen.n20671 , 
         \sine_gen.n25412 , \sine_gen.n20635 , \sine_gen.n20636 , 
         \sine_gen.n15159 , \sine_gen.n620 , \sine_gen.n157_adj_252 , 
         \sine_gen.n13460 , \sine_gen.n1580_adj_978 , \sine_gen.n27143 , 
         \sine_gen.n1277_adj_248 , \sine_gen.n27131 , \sine_gen.n27122 , 
         \sine_gen.n78_adj_130 , \sine_gen.n2538_adj_507 , 
         \sine_gen.n2553_adj_980 , \sine_gen.n27116 , \sine_gen.n27119 , 
         \sine_gen.n2507_adj_510 , \sine_gen.n2426_adj_936 , \sine_gen.n2556 , 
         \sine_gen.n21026 , \sine_gen.n25388 , \sine_gen.n25391 , 
         \sine_gen.n21043 , \sine_gen.n21044 , \sine_gen.n3116_adj_926 , 
         \sine_gen.n27104 , \sine_gen.n27107 , \sine_gen.n3116_adj_373 , 
         \sine_gen.n3131 , \sine_gen.n1514_adj_843 , \sine_gen.n25382 , 
         \sine_gen.n25385 , \sine_gen.n1483_adj_857 , \sine_gen.n1498_adj_849 , 
         \sine_gen.n1532 , \sine_gen.n27092 , \sine_gen.n1754_adj_354 , 
         \sine_gen.n1770_adj_499 , \sine_gen.n20307 , \sine_gen.n1259_adj_613 , 
         \sine_gen.n1274_adj_603 , \sine_gen.n27074 , \sine_gen.n27077 , 
         \sine_gen.n1243_adj_618 , \sine_gen.n27068 , \sine_gen.n27071 , 
         \sine_gen.n27062 , \sine_gen.n3163_adj_301 , \sine_gen.n3148_adj_308 , 
         \sine_gen.n20061 , \sine_gen.n25370 , \sine_gen.n20046 , \comp3.n4 , 
         n19650, \tw_gen.n18 , \tw_gen.n20 , \tw_gen.n16 , \tw_gen.n18051 , 
         \tw_gen.n14 , \tw_gen.n15 , \tw_gen.n18102 , \tri_wave[4] , 
         \comp2.n10 , n18068, \comp3.n10 , \tri_wave[8] , \comp3.n18 , 
         \tw_gen.n13941 , \comp1.n18 , Va_c_N_77, Va_c, \comp1.n10 , 
         \comp2.n18 , Vb_c_N_80, \sine_gen.n1324 , \sine_gen.n2809_adj_456 , 
         \sine_gen.n2794 , \sine_gen.n1274 , \sine_gen.n1259 , 
         \sine_gen.n1804 , \sine_gen.n41 , \sine_gen.n635 , \sine_gen.n1913 , 
         \sine_gen.n1898 , \sine_gen.n1867 , \sine_gen.n1739 , 
         \sine_gen.n3851 , \sine_gen.n2299_adj_904 , \sine_gen.n3945 , 
         \sine_gen.n2843 , \sine_gen.n1676_adj_85 , \sine_gen.n1691 , 
         \sine_gen.n1707 , \sine_gen.n1722 , \sine_gen.n2380_adj_731 , 
         \sine_gen.n1946_adj_372 , \sine_gen.n1804_adj_87 , \sine_gen.n13632 , 
         \sine_gen.n2778 , \sine_gen.n3530_adj_409 , \sine_gen.n1785_adj_770 , 
         \sine_gen.n316 , \sine_gen.n635_adj_567 , \sine_gen.n1147_adj_90 , 
         \sine_gen.n1084_adj_91 , \sine_gen.n1069_adj_102 , 
         \sine_gen.n1324_adj_92 , \sine_gen.n2763 , \sine_gen.n1116_adj_97 , 
         \sine_gen.n2636 , \sine_gen.n859_adj_101 , \sine_gen.n1038_adj_100 , 
         \sine_gen.n954 , \sine_gen.n1017_adj_103 , \sine_gen.n971_adj_104 , 
         \sine_gen.n1116_adj_105 , \sine_gen.n604 , \sine_gen.n589_adj_106 , 
         \sine_gen.n939 , \sine_gen.n2906_adj_437 , \sine_gen.n1002 , 
         \sine_gen.n986_adj_107 , \sine_gen.n4025_adj_665 , \sine_gen.n21365 , 
         \sine_gen.n13 , \sine_gen.n2041 , \sine_gen.n2922 , 
         \sine_gen.n2843_adj_204 , \sine_gen.n669_adj_782 , \sine_gen.n14025 , 
         \sine_gen.n1101 , \sine_gen.n14247 , \sine_gen.n2746_adj_111 , 
         \sine_gen.n2715_adj_165 , \sine_gen.n2731_adj_150 , \sine_gen.n285 , 
         \sine_gen.n270 , \sine_gen.n78_adj_113 , \sine_gen.n61 , 
         \sine_gen.n379_adj_114 , \sine_gen.n348_adj_115 , \sine_gen.n205 , 
         \sine_gen.n301_adj_117 , \sine_gen.n428_adj_116 , 
         \sine_gen.n316_adj_120 , \sine_gen.n986_adj_118 , \sine_gen.n506 , 
         \sine_gen.n188 , \sine_gen.n428_adj_122 , \sine_gen.n301_adj_123 , 
         \sine_gen.n316_adj_129 , \sine_gen.n2395_adj_708 , \sine_gen.n3834 , 
         \sine_gen.n15 , \sine_gen.n30 , \sine_gen.n46 , 
         \sine_gen.n954_adj_134 , \sine_gen.n939_adj_147 , 
         \sine_gen.n109_adj_135 , \sine_gen.n93_adj_136 , \sine_gen.n19847 , 
         \sine_gen.n605_adj_932 , \sine_gen.n20852 , \sine_gen.n20851 , 
         \sine_gen.n1371_adj_144 , \sine_gen.n78_adj_160 , 
         \sine_gen.n1324_adj_145 , \sine_gen.n1514 , \sine_gen.n1483 , 
         \sine_gen.n1498 , \sine_gen.n1514_adj_715 , \sine_gen.n2843_adj_151 , 
         \sine_gen.n15299 , \sine_gen.n2778_adj_154 , \sine_gen.n2715_adj_156 , 
         \sine_gen.n2763_adj_300 , \sine_gen.n1212_adj_694 , 
         \sine_gen.n2700_adj_180 , \sine_gen.n189 , \sine_gen.n2874 , 
         \sine_gen.n605_adj_862 , \sine_gen.n20845 , \sine_gen.n20846 , 
         \sine_gen.n3100 , \sine_gen.n3085_adj_179 , \sine_gen.n3116 , 
         \sine_gen.n923 , \sine_gen.n908 , \sine_gen.n316_adj_255 , 
         \sine_gen.n3163_adj_184 , \sine_gen.n205_adj_189 , 
         \sine_gen.n236_adj_198 , \sine_gen.n3467 , \sine_gen.n2682_adj_203 , 
         \sine_gen.n2619_adj_239 , \sine_gen.n2667_adj_213 , 
         \sine_gen.n2828_adj_225 , \sine_gen.n20306 , \sine_gen.n2010 , 
         \sine_gen.n1658_adj_481 , \sine_gen.n173_adj_207 , 
         \sine_gen.n189_adj_677 , \sine_gen.n14186 , \sine_gen.n3897 , 
         \sine_gen.n15062 , \sine_gen.n3116_adj_573 , \sine_gen.n2636_adj_220 , 
         \sine_gen.n2588_adj_284 , \sine_gen.n14164 , \sine_gen.n333 , 
         \sine_gen.n3930_adj_227 , \sine_gen.n13698 , \sine_gen.n3833 , 
         \sine_gen.n3834_adj_234 , \sine_gen.n19686 , \sine_gen.n3835_adj_236 , 
         \sine_gen.n2604_adj_258 , \sine_gen.n13_adj_519 , \sine_gen.n3576 , 
         \sine_gen.n1612_adj_266 , \sine_gen.n3834_adj_245 , 
         \sine_gen.n3835_adj_246 , \sine_gen.n20997 , \sine_gen.n19784 , 
         \sine_gen.n2809_adj_249 , \sine_gen.n412 , \sine_gen.n2794_adj_257 , 
         \sine_gen.n3227 , \sine_gen.n19783 , \sine_gen.n1371_adj_488 , 
         \sine_gen.n1549_adj_265 , \sine_gen.n3243 , \sine_gen.n189_adj_270 , 
         \sine_gen.n2778_adj_275 , \sine_gen.n3530 , \sine_gen.n173_adj_338 , 
         \sine_gen.n1038_adj_276 , \sine_gen.n859_adj_277 , 
         \sine_gen.n1069_adj_278 , \sine_gen.n954_adj_767 , 
         \sine_gen.n1017_adj_280 , \sine_gen.n1116_adj_283 , 
         \sine_gen.n971_adj_282 , \sine_gen.n2573_adj_295 , \sine_gen.n14172 , 
         \sine_gen.n14017 , \sine_gen.n701_adj_850 , \sine_gen.n699_adj_816 , 
         \sine_gen.n653_adj_823 , \sine_gen.n173_adj_631 , 
         \sine_gen.n765_adj_854 , \sine_gen.n3067 , \sine_gen.n3066 , 
         \sine_gen.n3085_adj_292 , \sine_gen.n3243_adj_296 , 
         \sine_gen.n3259_adj_819 , \sine_gen.n1549_adj_298 , 
         \sine_gen.n1612_adj_299 , \sine_gen.n653_adj_303 , \sine_gen.n14206 , 
         \sine_gen.n53 , \sine_gen.n2715_adj_305 , \sine_gen.n2700_adj_304 , 
         \sine_gen.n2731_adj_306 , \sine_gen.n2746_adj_307 , \sine_gen.n2538 , 
         \sine_gen.n2553_adj_856 , \sine_gen.n19860 , \sine_gen.n19648 , 
         \sine_gen.n26525 , \sine_gen.n3994 , \sine_gen.n2426_adj_872 , 
         \sine_gen.n2507_adj_316 , \sine_gen.n605_adj_318 , \sine_gen.n14116 , 
         \sine_gen.n1946 , \sine_gen.n1483_adj_330 , \sine_gen.n1498_adj_331 , 
         \sine_gen.n14166 , \sine_gen.n14208 , \sine_gen.n3227_adj_336 , 
         \sine_gen.n2573_adj_340 , \sine_gen.n2588_adj_341 , 
         \sine_gen.n2604_adj_342 , \sine_gen.n2619_adj_343 , 
         \sine_gen.n2667_adj_344 , \sine_gen.n2682_adj_345 , 
         \sine_gen.n2636_adj_347 , \sine_gen.n1754_adj_365 , 
         \sine_gen.n908_adj_349 , \sine_gen.n986_adj_353 , 
         \sine_gen.n428_adj_357 , \sine_gen.n61_adj_358 , 
         \sine_gen.n78_adj_451 , \sine_gen.n2475 , \sine_gen.n2380_adj_871 , 
         \sine_gen.n93_adj_362 , \sine_gen.n348_adj_363 , 
         \sine_gen.n1739_adj_379 , \sine_gen.n1804_adj_366 , 
         \sine_gen.n1867_adj_367 , \sine_gen.n3085_adj_368 , 
         \sine_gen.n2475_adj_376 , \sine_gen.n475 , \sine_gen.n188_adj_377 , 
         \sine_gen.n30_adj_381 , \sine_gen.n14190 , \sine_gen.n53_adj_876 , 
         \sine_gen.n14126 , \sine_gen.n14192 , \sine_gen.n14196 , 
         \sine_gen.n204_adj_943 , \sine_gen.n173_adj_387 , \sine_gen.n14194 , 
         \sine_gen.n14_adj_836 , \sine_gen.n172_adj_940 , 
         \sine_gen.n3945_adj_391 , \sine_gen.n379_adj_597 , 
         \sine_gen.n204_adj_647 , \sine_gen.n14056 , \sine_gen.n220 , 
         \sine_gen.n205_adj_397 , \sine_gen.n14222 , \sine_gen.n53_adj_838 , 
         \sine_gen.n13990 , \sine_gen.n14224 , \sine_gen.n14228 , 
         \sine_gen.n204 , \sine_gen.n14226 , \sine_gen.n14 , \sine_gen.n172 , 
         \sine_gen.n3851_adj_403 , \sine_gen.n3467_adj_411 , 
         \sine_gen.n3163_adj_412 , \sine_gen.n3131_adj_416 , 
         \sine_gen.n3148_adj_415 , \sine_gen.n3116_adj_417 , \sine_gen.n20915 , 
         \sine_gen.n20849 , \sine_gen.n20848 , \sine_gen.n3100_adj_423 , 
         \sine_gen.n2874_adj_441 , \sine_gen.n3085_adj_429 , \sine_gen.n2411 , 
         \sine_gen.n20411 , \sine_gen.n19665 , \sine_gen.n2922_adj_436 , 
         \sine_gen.n2843_adj_450 , \sine_gen.n15_adj_438 , 
         \sine_gen.n46_adj_440 , \sine_gen.n109_adj_447 , \sine_gen.n14048 , 
         \sine_gen.n1274_adj_532 , \sine_gen.n2828_adj_452 , \sine_gen.n27479 , 
         \sine_gen.n3994_adj_918 , \sine_gen.n1212_adj_927 , 
         \sine_gen.n2922_adj_486 , \sine_gen.n2843_adj_508 , 
         \sine_gen.n2906_adj_490 , \sine_gen.n2874_adj_498 , 
         \sine_gen.n1913_adj_493 , \sine_gen.n1898_adj_492 , 
         \sine_gen.n3243_adj_496 , \sine_gen.n2828_adj_515 , \sine_gen.n19952 , 
         \sine_gen.n19637 , \sine_gen.n2411_adj_521 , \sine_gen.n2317 , 
         \sine_gen.n2426_adj_529 , \sine_gen.n2411_adj_528 , 
         \sine_gen.n1259_adj_543 , \sine_gen.n3085_adj_534 , 
         \sine_gen.n3100_adj_535 , \sine_gen.n1691_adj_537 , 
         \sine_gen.n1676_adj_536 , \sine_gen.n3131_adj_539 , 
         \sine_gen.n3116_adj_538 , \sine_gen.n1722_adj_546 , 
         \sine_gen.n1707_adj_540 , \sine_gen.n3148_adj_544 , 
         \sine_gen.n3163_adj_545 , \sine_gen.n1243 , \sine_gen.n1595_adj_548 , 
         \sine_gen.n1580_adj_551 , \sine_gen.n1466_adj_566 , 
         \sine_gen.n3930_adj_549 , \sine_gen.n1564_adj_555 , 
         \sine_gen.n1498_adj_559 , \sine_gen.n1549_adj_557 , \sine_gen.n14024 , 
         \sine_gen.n1483_adj_562 , \sine_gen.n13957 , \sine_gen.n2619_adj_746 , 
         \sine_gen.n1931_adj_563 , \sine_gen.n1739_adj_564 , 
         \sine_gen.n1754_adj_773 , \sine_gen.n3100_adj_569 , 
         \sine_gen.n3085_adj_568 , \sine_gen.n3163_adj_575 , 
         \sine_gen.n1356_adj_581 , \sine_gen.n1371_adj_579 , 
         \sine_gen.n1339_adj_592 , \sine_gen.n589_adj_587 , 
         \sine_gen.n604_adj_588 , \sine_gen.n699_adj_614 , 
         \sine_gen.n1324_adj_599 , \sine_gen.n285_adj_596 , 
         \sine_gen.n270_adj_595 , \sine_gen.n2395_adj_870 , 
         \sine_gen.n428_adj_604 , \sine_gen.n61_adj_605 , 
         \sine_gen.n78_adj_906 , \sine_gen.n93_adj_609 , 
         \sine_gen.n348_adj_610 , \sine_gen.n892_adj_976 , 
         \sine_gen.n891_adj_975 , \sine_gen.n188_adj_615 , 
         \sine_gen.n475_adj_616 , \sine_gen.n412_adj_685 , 
         \sine_gen.n653_adj_619 , \sine_gen.n1804_adj_621 , 
         \sine_gen.n2538_adj_620 , \sine_gen.n2553_adj_858 , 
         \sine_gen.n1835_adj_622 , \sine_gen.n2507_adj_624 , 
         \sine_gen.n475_adj_625 , \sine_gen.n188_adj_676 , 
         \sine_gen.n1691_adj_627 , \sine_gen.n1785_adj_672 , 
         \sine_gen.n30_adj_628 , \sine_gen.n412_adj_629 , \sine_gen.n27697 , 
         \sine_gen.n14_adj_955 , \sine_gen.n701 , \sine_gen.n765 , 
         \sine_gen.n301_adj_634 , \sine_gen.n428_adj_633 , 
         \sine_gen.n316_adj_642 , \sine_gen.n2636_adj_636 , 
         \sine_gen.n428_adj_640 , \sine_gen.n379_adj_860 , 
         \sine_gen.n205_adj_649 , \sine_gen.n220_adj_650 , \sine_gen.n20480 , 
         \sine_gen.n605_adj_653 , \sine_gen.n669 , \sine_gen.n20246 , 
         \sine_gen.n20247 , \sine_gen.n1707_adj_660 , \sine_gen.n220_adj_669 , 
         \sine_gen.n1274_adj_745 , \sine_gen.n1754_adj_673 , 
         \sine_gen.n252_adj_675 , \sine_gen.n173_adj_680 , \sine_gen.n13614 , 
         \sine_gen.n701_adj_974 , \sine_gen.n19845 , \sine_gen.n20942 , 
         \sine_gen.n2317_adj_697 , \sine_gen.n3291_adj_703 , 
         \sine_gen.n3290_adj_949 , \sine_gen.n3259_adj_711 , 
         \sine_gen.n1483_adj_716 , \sine_gen.n1498_adj_717 , \sine_gen.n21356 , 
         \sine_gen.n2301_adj_733 , \sine_gen.n19638 , \sine_gen.n2731_adj_740 , 
         \sine_gen.n19967 , \sine_gen.n19968 , \sine_gen.n2553_adj_747 , 
         \sine_gen.n1259_adj_759 , \sine_gen.n2538_adj_751 , 
         \sine_gen.n4024_adj_748 , \sine_gen.n13530 , \sine_gen.n19676 , 
         \sine_gen.n2380_adj_768 , \sine_gen.n2459 , \sine_gen.n1243_adj_763 , 
         \sine_gen.n1707_adj_775 , \sine_gen.n476_adj_832 , 
         \sine_gen.n2553_adj_786 , \sine_gen.n2459_adj_794 , 
         \sine_gen.n2538_adj_788 , \sine_gen.n19644 , \sine_gen.n1002_adj_793 , 
         \sine_gen.n986_adj_797 , \sine_gen.n939_adj_806 , 
         \sine_gen.n1785_adj_809 , \sine_gen.n1754_adj_810 , 
         \sine_gen.n1707_adj_813 , \sine_gen.n892_adj_839 , 
         \sine_gen.n891_adj_837 , \sine_gen.n14239 , \sine_gen.n1549_adj_830 , 
         \sine_gen.n20381 , \sine_gen.n20382 , \sine_gen.n20388 , 
         \sine_gen.n14094 , \sine_gen.n14093 , \sine_gen.n669_adj_840 , 
         \sine_gen.n173_adj_841 , \sine_gen.n189_adj_925 , \sine_gen.n20387 , 
         \sine_gen.n2317_adj_848 , \sine_gen.n285_adj_874 , 
         \sine_gen.n270_adj_881 , \sine_gen.n3227_adj_883 , 
         \sine_gen.n3259_adj_888 , \sine_gen.n21168 , \sine_gen.n20477 , 
         \sine_gen.n20478 , \sine_gen.n15_adj_914 , \sine_gen.n109_adj_903 , 
         \sine_gen.n2300_adj_905 , \sine_gen.n19658 , \sine_gen.n46_adj_910 , 
         \sine_gen.n13980 , \sine_gen.n635_adj_913 , \sine_gen.n21375 , 
         \sine_gen.n15098 , \sine_gen.n15_adj_957 , \sine_gen.n13_adj_956 , 
         \sine_gen.n21350 , \sine_gen.n21358 , \sine_gen.n3930_adj_946 , 
         \sine_gen.n1467_adj_948 , \sine_gen.n2874_adj_953 , 
         \sine_gen.n2553_adj_954 , \sine_gen.n2459_adj_962 , 
         \sine_gen.n2538_adj_958 , \sine_gen.n12216 , \sine_gen.n19632 , 
         \sine_gen.n19682 , \sine_gen.n16 , \sine_gen.n19700 , 
         \sine_gen.n16_adj_971 , \sine_gen.n10 , \sine_gen.n15_adj_963 , 
         \sine_gen.n14_adj_965 , \sine_gen.n13_adj_966 , \sine_gen.n19698 , 
         \sine_gen.n1506[11]$n0 , \sine_wave3[11] , Vc_c_N_83, Vc_c, Vb_c, 
         \tw_gen.n18070 ;

  tw_gen_SLICE_0 \tw_gen.SLICE_0 ( .DI1(\tw_gen.count_10__N_24[11] ), 
    .DI0(\tw_gen.count_10__N_24[10] ), .D1(\tw_gen.n27972 ), 
    .C1(\tw_gen.n1348 ), .B1(\count[10] ), .D0(\tw_gen.n17816 ), 
    .C0(\tw_gen.n1348 ), .B0(\count[9] ), .CLK(clk_c), .CIN0(\tw_gen.n17816 ), 
    .CIN1(\tw_gen.n27972 ), .Q0(\count[9] ), .Q1(\count[10] ), 
    .F0(\tw_gen.count_10__N_24[10] ), .F1(\tw_gen.count_10__N_24[11] ), 
    .COUT0(\tw_gen.n27972 ));
  tw_gen_SLICE_1 \tw_gen.SLICE_1 ( .DI1(\tw_gen.count_10__N_24[9] ), 
    .DI0(\tw_gen.count_10__N_24[8] ), .D1(\tw_gen.n27969 ), 
    .C1(\tw_gen.n1348 ), .B1(\tw_gen.count[8]_2 ), .D0(\tw_gen.n17814 ), 
    .C0(\tw_gen.n1348 ), .B0(\count[7] ), .CLK(clk_c), .CIN0(\tw_gen.n17814 ), 
    .CIN1(\tw_gen.n27969 ), .Q0(\count[7] ), .Q1(\tw_gen.count[8]_2 ), 
    .F0(\tw_gen.count_10__N_24[8] ), .F1(\tw_gen.count_10__N_24[9] ), 
    .COUT1(\tw_gen.n17816 ), .COUT0(\tw_gen.n27969 ));
  tw_gen_SLICE_2 \tw_gen.SLICE_2 ( .DI1(\tw_gen.count_10__N_24[7] ), 
    .DI0(\tw_gen.count_10__N_24[6] ), .D1(\tw_gen.n27966 ), 
    .C1(\tw_gen.n1348 ), .B1(\count[6] ), .D0(\tw_gen.n17812 ), 
    .C0(\tw_gen.n1348 ), .B0(\count[5] ), .CLK(clk_c), .CIN0(\tw_gen.n17812 ), 
    .CIN1(\tw_gen.n27966 ), .Q0(\count[5] ), .Q1(\count[6] ), 
    .F0(\tw_gen.count_10__N_24[6] ), .F1(\tw_gen.count_10__N_24[7] ), 
    .COUT1(\tw_gen.n17814 ), .COUT0(\tw_gen.n27966 ));
  tw_gen_SLICE_3 \tw_gen.SLICE_3 ( .DI1(\tw_gen.count_10__N_24[5] ), 
    .DI0(\tw_gen.count_10__N_24[4] ), .D1(\tw_gen.n27963 ), 
    .C1(\tw_gen.n1348 ), .B1(\tw_gen.count[4]_2 ), .D0(\tw_gen.n17810 ), 
    .C0(\tw_gen.n1348 ), .B0(\count[3] ), .CLK(clk_c), .CIN0(\tw_gen.n17810 ), 
    .CIN1(\tw_gen.n27963 ), .Q0(\count[3] ), .Q1(\tw_gen.count[4]_2 ), 
    .F0(\tw_gen.count_10__N_24[4] ), .F1(\tw_gen.count_10__N_24[5] ), 
    .COUT1(\tw_gen.n17812 ), .COUT0(\tw_gen.n27963 ));
  tw_gen_SLICE_4 \tw_gen.SLICE_4 ( .DI1(\tw_gen.count_10__N_24[3] ), 
    .DI0(\tw_gen.count_10__N_24[2] ), .D1(\tw_gen.n27960 ), 
    .C1(\tw_gen.n1348 ), .B1(\count[2] ), .D0(\tw_gen.n17808 ), 
    .C0(\tw_gen.n1348 ), .B0(\count[1] ), .CLK(clk_c), .CIN0(\tw_gen.n17808 ), 
    .CIN1(\tw_gen.n27960 ), .Q0(\count[1] ), .Q1(\count[2] ), 
    .F0(\tw_gen.count_10__N_24[2] ), .F1(\tw_gen.count_10__N_24[3] ), 
    .COUT1(\tw_gen.n17810 ), .COUT0(\tw_gen.n27960 ));
  tw_gen_SLICE_5 \tw_gen.SLICE_5 ( .DI1(\tw_gen.count_10__N_24[1] ), 
    .D1(\tw_gen.n27894 ), .C1(\tw_gen.direction ), .B1(\count[0] ), 
    .B0(\tw_gen.n1348 ), .CLK(clk_c), .CIN1(\tw_gen.n27894 ), .Q1(\count[0] ), 
    .F1(\tw_gen.count_10__N_24[1] ), .COUT1(\tw_gen.n17808 ), 
    .COUT0(\tw_gen.n27894 ));
  sine_gen_SLICE_6 \sine_gen.SLICE_6 ( .DI1(\sine_gen.address3_11__N_63[10] ), 
    .DI0(\sine_gen.address3_11__N_63[9] ), .D1(\sine_gen.n27954 ), 
    .C1(\sine_gen.address3[10] ), .B1(\sine_gen.n1506[11] ), 
    .D0(\sine_gen.n17790 ), .C0(\sine_gen.address3[9] ), 
    .B0(\sine_gen.n1506[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17790 ), 
    .CIN1(\sine_gen.n27954 ), .Q0(\sine_gen.address3[9] ), 
    .Q1(\sine_gen.address3[10] ), .F0(\sine_gen.address3_11__N_63[9] ), 
    .F1(\sine_gen.address3_11__N_63[10] ), .COUT1(\sine_gen.n17792 ), 
    .COUT0(\sine_gen.n27954 ));
  sine_gen_SLICE_7 \sine_gen.SLICE_7 ( .DI1(\sine_gen.n53_2[0] ), 
    .D1(\sine_gen.n27903 ), .C1(\sine_gen.address1[0] ), .B1(VCC_net), 
    .CE(\sine_gen.n13955 ), .CLK(clk_c), .CIN1(\sine_gen.n27903 ), 
    .Q1(\sine_gen.address1[0] ), .F1(\sine_gen.n53_2[0] ), 
    .COUT1(\sine_gen.n17820 ), .COUT0(\sine_gen.n27903 ));
  sine_gen_SLICE_8 \sine_gen.SLICE_8 ( .DI1(\sine_gen.address2_11__N_51[6] ), 
    .DI0(\sine_gen.address2_11__N_51[5] ), .D1(\sine_gen.n27930 ), 
    .C1(\sine_gen.address2[6] ), .B1(\sine_gen.n1521[11] ), 
    .D0(\sine_gen.n17799 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.n1521[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17799 ), 
    .CIN1(\sine_gen.n27930 ), .Q0(\sine_gen.address2[5] ), 
    .Q1(\sine_gen.address2[6] ), .F0(\sine_gen.address2_11__N_51[5] ), 
    .F1(\sine_gen.address2_11__N_51[6] ), .COUT1(\sine_gen.n17801 ), 
    .COUT0(\sine_gen.n27930 ));
  sine_gen_SLICE_9 \sine_gen.SLICE_9 ( .DI1(\sine_gen.address2_11__N_51[4] ), 
    .DI0(\sine_gen.address2_11__N_51[3] ), .D1(\sine_gen.n27927 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n1521[11] ), 
    .D0(\sine_gen.n17797 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.n1521[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17797 ), 
    .CIN1(\sine_gen.n27927 ), .Q0(\sine_gen.address2[3] ), 
    .Q1(\sine_gen.address2[4] ), .F0(\sine_gen.address2_11__N_51[3] ), 
    .F1(\sine_gen.address2_11__N_51[4] ), .COUT1(\sine_gen.n17799 ), 
    .COUT0(\sine_gen.n27927 ));
  sine_gen_SLICE_10 \sine_gen.SLICE_10 ( .DI1(\sine_gen.address3_11__N_63[8] ), 
    .DI0(\sine_gen.address3_11__N_63[7] ), .D1(\sine_gen.n27951 ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.n1506[11] ), 
    .D0(\sine_gen.n17788 ), .C0(\sine_gen.address3[7] ), 
    .B0(\sine_gen.n1506[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17788 ), 
    .CIN1(\sine_gen.n27951 ), .Q0(\sine_gen.address3[7] ), 
    .Q1(\sine_gen.address3[8] ), .F0(\sine_gen.address3_11__N_63[7] ), 
    .F1(\sine_gen.address3_11__N_63[8] ), .COUT1(\sine_gen.n17790 ), 
    .COUT0(\sine_gen.n27951 ));
  sine_gen_SLICE_11 \sine_gen.SLICE_11 ( .DI1(\sine_gen.address2_11__N_51[2] ), 
    .DI0(\sine_gen.address2_11__N_51[1] ), .D1(\sine_gen.n27924 ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.n1521[11] ), 
    .D0(\sine_gen.n17795 ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.n1521[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17795 ), 
    .CIN1(\sine_gen.n27924 ), .Q0(\sine_gen.address2[1] ), 
    .Q1(\sine_gen.address2[2] ), .F0(\sine_gen.address2_11__N_51[1] ), 
    .F1(\sine_gen.address2_11__N_51[2] ), .COUT1(\sine_gen.n17797 ), 
    .COUT0(\sine_gen.n27924 ));
  sine_gen_SLICE_12 \sine_gen.SLICE_12 ( .DI1(\sine_gen.address3_11__N_63[6] ), 
    .DI0(\sine_gen.address3_11__N_63[5] ), .D1(\sine_gen.n27948 ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.n1506[11] ), 
    .D0(\sine_gen.n17786 ), .C0(\sine_gen.address3[5] ), 
    .B0(\sine_gen.n1506[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17786 ), 
    .CIN1(\sine_gen.n27948 ), .Q0(\sine_gen.address3[5] ), 
    .Q1(\sine_gen.address3[6] ), .F0(\sine_gen.address3_11__N_63[5] ), 
    .F1(\sine_gen.address3_11__N_63[6] ), .COUT1(\sine_gen.n17788 ), 
    .COUT0(\sine_gen.n27948 ));
  sine_gen_SLICE_13 \sine_gen.SLICE_13 ( .DI1(\sine_gen.address3_11__N_63[2] ), 
    .DI0(\sine_gen.address3_11__N_63[1] ), .D1(\sine_gen.n27942 ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.n1506[11] ), 
    .D0(\sine_gen.n17782 ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.n1506[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17782 ), 
    .CIN1(\sine_gen.n27942 ), .Q0(\sine_gen.address3[1] ), 
    .Q1(\sine_gen.address3[2] ), .F0(\sine_gen.address3_11__N_63[1] ), 
    .F1(\sine_gen.address3_11__N_63[2] ), .COUT1(\sine_gen.n17784 ), 
    .COUT0(\sine_gen.n27942 ));
  sine_gen_SLICE_14 \sine_gen.SLICE_14 ( .DI1(\sine_gen.address2_11__N_51[0] ), 
    .D1(\sine_gen.n27900 ), .C1(\sine_gen.address2[0] ), 
    .B1(\sine_gen.n13955 ), .CLK(clk_c), .CIN1(\sine_gen.n27900 ), 
    .Q1(\sine_gen.address2[0] ), .F1(\sine_gen.address2_11__N_51[0] ), 
    .COUT1(\sine_gen.n17795 ), .COUT0(\sine_gen.n27900 ));
  sine_gen_SLICE_15 \sine_gen.SLICE_15 ( 
    .DI0(\sine_gen.address2_11__N_51[11] ), .D1(\sine_gen.n27939 ), 
    .D0(\sine_gen.n17805 ), .C0(\sine_gen.address2[11] ), 
    .B0(\sine_gen.n1521[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17805 ), 
    .CIN1(\sine_gen.n27939 ), .Q0(\sine_gen.address2[11] ), 
    .F0(\sine_gen.address2_11__N_51[11] ), .COUT0(\sine_gen.n27939 ));
  sine_gen_SLICE_16 \sine_gen.SLICE_16 ( .DI0(\sine_gen.n53_2[11] ), 
    .D1(\sine_gen.n27921 ), .D0(\sine_gen.n17830 ), 
    .C0(\sine_gen.address1[11] ), .B0(\sine_gen.n1177 ), 
    .CE(\sine_gen.n13955 ), .CLK(clk_c), .CIN0(\sine_gen.n17830 ), 
    .CIN1(\sine_gen.n27921 ), .Q0(\sine_gen.address1[11] ), 
    .F0(\sine_gen.n53_2[11] ), .COUT0(\sine_gen.n27921 ));
  sine_gen_SLICE_17 \sine_gen.SLICE_17 ( 
    .DI0(\sine_gen.address3_11__N_63[11] ), .D1(\sine_gen.n27957 ), 
    .D0(\sine_gen.n17792 ), .C0(\sine_gen.address3[11] ), 
    .B0(\sine_gen.n1506[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17792 ), 
    .CIN1(\sine_gen.n27957 ), .Q0(\sine_gen.address3[11] ), 
    .F0(\sine_gen.address3_11__N_63[11] ), .COUT0(\sine_gen.n27957 ));
  sine_gen_SLICE_18 \sine_gen.SLICE_18 ( .DI1(\sine_gen.address3_11__N_63[0] ), 
    .D1(\sine_gen.n27897 ), .C1(\sine_gen.address3[0] ), 
    .B1(\sine_gen.n13955 ), .CLK(clk_c), .CIN1(\sine_gen.n27897 ), 
    .Q1(\sine_gen.address3[0] ), .F1(\sine_gen.address3_11__N_63[0] ), 
    .COUT1(\sine_gen.n17782 ), .COUT0(\sine_gen.n27897 ));
  sine_gen_SLICE_19 \sine_gen.SLICE_19 ( .DI1(\sine_gen.address3_11__N_63[4] ), 
    .DI0(\sine_gen.address3_11__N_63[3] ), .D1(\sine_gen.n27945 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n1506[11] ), 
    .D0(\sine_gen.n17784 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.n1506[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17784 ), 
    .CIN1(\sine_gen.n27945 ), .Q0(\sine_gen.address3[3] ), 
    .Q1(\sine_gen.address3[4] ), .F0(\sine_gen.address3_11__N_63[3] ), 
    .F1(\sine_gen.address3_11__N_63[4] ), .COUT1(\sine_gen.n17786 ), 
    .COUT0(\sine_gen.n27945 ));
  sine_gen_SLICE_20 \sine_gen.SLICE_20 ( 
    .DI1(\sine_gen.address2_11__N_51[10] ), 
    .DI0(\sine_gen.address2_11__N_51[9] ), .D1(\sine_gen.n27936 ), 
    .C1(\sine_gen.address2[10] ), .B1(\sine_gen.n1521[11] ), 
    .D0(\sine_gen.n17803 ), .C0(\sine_gen.address2[9] ), 
    .B0(\sine_gen.n1521[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17803 ), 
    .CIN1(\sine_gen.n27936 ), .Q0(\sine_gen.address2[9] ), 
    .Q1(\sine_gen.address2[10] ), .F0(\sine_gen.address2_11__N_51[9] ), 
    .F1(\sine_gen.address2_11__N_51[10] ), .COUT1(\sine_gen.n17805 ), 
    .COUT0(\sine_gen.n27936 ));
  sine_gen_SLICE_21 \sine_gen.SLICE_21 ( .DI1(\sine_gen.n53_2[10] ), 
    .DI0(\sine_gen.n53_2[9] ), .D1(\sine_gen.n27918 ), 
    .C1(\sine_gen.address1[10] ), .B1(\sine_gen.n1177 ), 
    .D0(\sine_gen.n17828 ), .C0(\sine_gen.address1[9] ), .B0(\sine_gen.n1177 ), 
    .CE(\sine_gen.n13955 ), .CLK(clk_c), .CIN0(\sine_gen.n17828 ), 
    .CIN1(\sine_gen.n27918 ), .Q0(\sine_gen.address1[9] ), 
    .Q1(\sine_gen.address1[10] ), .F0(\sine_gen.n53_2[9] ), 
    .F1(\sine_gen.n53_2[10] ), .COUT1(\sine_gen.n17830 ), 
    .COUT0(\sine_gen.n27918 ));
  sine_gen_SLICE_22 \sine_gen.SLICE_22 ( .DI1(\sine_gen.n53_2[8] ), 
    .DI0(\sine_gen.n53_2[7] ), .D1(\sine_gen.n27915 ), 
    .C1(\sine_gen.address1[8] ), .B1(\sine_gen.n1177 ), .D0(\sine_gen.n17826 ), 
    .C0(\sine_gen.address1[7] ), .B0(\sine_gen.n1177 ), .CE(\sine_gen.n13955 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n17826 ), .CIN1(\sine_gen.n27915 ), 
    .Q0(\sine_gen.address1[7] ), .Q1(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n53_2[7] ), .F1(\sine_gen.n53_2[8] ), 
    .COUT1(\sine_gen.n17828 ), .COUT0(\sine_gen.n27915 ));
  sine_gen_SLICE_23 \sine_gen.SLICE_23 ( .DI1(\sine_gen.n53_2[6] ), 
    .DI0(\sine_gen.n53_2[5] ), .D1(\sine_gen.n27912 ), 
    .C1(\sine_gen.address1[6] ), .B1(\sine_gen.n1177 ), .D0(\sine_gen.n17824 ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.n1177 ), .CE(\sine_gen.n13955 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n17824 ), .CIN1(\sine_gen.n27912 ), 
    .Q0(\sine_gen.address1[5] ), .Q1(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n53_2[5] ), .F1(\sine_gen.n53_2[6] ), 
    .COUT1(\sine_gen.n17826 ), .COUT0(\sine_gen.n27912 ));
  sine_gen_SLICE_24 \sine_gen.SLICE_24 ( .DI1(\sine_gen.n53_2[4] ), 
    .DI0(\sine_gen.n53_2[3] ), .D1(\sine_gen.n27909 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n1177 ), .D0(\sine_gen.n17822 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n1177 ), .CE(\sine_gen.n13955 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n17822 ), .CIN1(\sine_gen.n27909 ), 
    .Q0(\sine_gen.address1[3] ), .Q1(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n53_2[3] ), .F1(\sine_gen.n53_2[4] ), 
    .COUT1(\sine_gen.n17824 ), .COUT0(\sine_gen.n27909 ));
  sine_gen_SLICE_25 \sine_gen.SLICE_25 ( .DI1(\sine_gen.n53_2[2] ), 
    .DI0(\sine_gen.n53_2[1] ), .D1(\sine_gen.n27906 ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.n1177 ), .D0(\sine_gen.n17820 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.n1177 ), .CE(\sine_gen.n13955 ), 
    .CLK(clk_c), .CIN0(\sine_gen.n17820 ), .CIN1(\sine_gen.n27906 ), 
    .Q0(\sine_gen.address1[1] ), .Q1(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n53_2[1] ), .F1(\sine_gen.n53_2[2] ), 
    .COUT1(\sine_gen.n17822 ), .COUT0(\sine_gen.n27906 ));
  sine_gen_SLICE_26 \sine_gen.SLICE_26 ( .DI1(\sine_gen.address2_11__N_51[8] ), 
    .DI0(\sine_gen.address2_11__N_51[7] ), .D1(\sine_gen.n27933 ), 
    .C1(\sine_gen.address2[8] ), .B1(\sine_gen.n1521[11] ), 
    .D0(\sine_gen.n17801 ), .C0(\sine_gen.address2[7] ), 
    .B0(\sine_gen.n1521[11] ), .CLK(clk_c), .CIN0(\sine_gen.n17801 ), 
    .CIN1(\sine_gen.n27933 ), .Q0(\sine_gen.address2[7] ), 
    .Q1(\sine_gen.address2[8] ), .F0(\sine_gen.address2_11__N_51[7] ), 
    .F1(\sine_gen.address2_11__N_51[8] ), .COUT1(\sine_gen.n17803 ), 
    .COUT0(\sine_gen.n27933 ));
  sine_gen_SLICE_28 \sine_gen.SLICE_28 ( .DI1(\sine_gen.n21[2] ), 
    .DI0(\sine_gen.n21[3] ), .D1(\sine_gen.state[1] ), 
    .B1(\sine_gen.state[2] ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.state[3] ), .A0(\sine_gen.state[2] ), .CE(\sine_gen.n13956 ), 
    .LSR(\sine_gen.n14283 ), .CLK(clk_c), .Q0(\sine_gen.state[3] ), 
    .Q1(\sine_gen.state[2] ), .F0(\sine_gen.n21[3] ), .F1(\sine_gen.n21[2] ));
  sine_gen_SLICE_29 \sine_gen.SLICE_29 ( .DI1(\sine_gen.n1313 ), 
    .DI0(\sine_gen.n663 ), .B1(\sine_gen.state[1] ), .A1(\sine_gen.state[0] ), 
    .B0(\sine_gen.state[0] ), .CE(\sine_gen.n13956 ), .LSR(\sine_gen.n14283 ), 
    .CLK(clk_c), .Q0(\sine_gen.state[0] ), .Q1(\sine_gen.state[1] ), 
    .F0(\sine_gen.n663 ), .F1(\sine_gen.n1313 ));
  sine_gen_SLICE_33 \sine_gen.SLICE_33 ( .DI1(\sine_gen.n26633 ), 
    .DI0(\sine_gen.n1521[11]$n1 ), .D1(\sine_gen.n20906 ), 
    .C1(\sine_gen.address2[11] ), .B1(\sine_gen.n26630 ), 
    .A1(\sine_gen.n20905 ), .D0(\sine_gen.state[1] ), .C0(\sine_gen.state[3] ), 
    .B0(\sine_gen.state[2] ), .A0(\sine_gen.state[0] ), .LSR(\sine_gen.n995 ), 
    .CLK(clk_c), .Q0(\sine_wave2[11] ), .Q1(\sine_wave2[8] ), 
    .F0(\sine_gen.n1521[11]$n1 ), .F1(\sine_gen.n26633 ));
  sine_gen_SLICE_35 \sine_gen.SLICE_35 ( .DI1(\sine_gen.n25397 ), 
    .DI0(\sine_gen.n25559 ), .D1(\sine_gen.n20990 ), .C1(\sine_gen.n20989 ), 
    .B1(\sine_gen.n25394 ), .A1(\sine_gen.address2[11] ), 
    .D0(\sine_gen.n19853 ), .C0(\sine_gen.address2[11] ), 
    .B0(\sine_gen.n25535 ), .A0(\sine_gen.n25556 ), .LSR(\sine_gen.n995 ), 
    .CLK(clk_c), .Q0(\sine_wave2[4] ), .Q1(\sine_wave2[0] ), 
    .F0(\sine_gen.n25559 ), .F1(\sine_gen.n25397 ));
  sine_gen_SLICE_36 \sine_gen.SLICE_36 ( .DI1(\sine_gen.n4095 ), 
    .DI0(\sine_gen.n1338[0] ), .D1(\sine_gen.n25373 ), 
    .C1(\sine_gen.address1[11] ), .A1(\sine_gen.n27497 ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.state[3] ), .A0(\sine_gen.state[2] ), .LSR(\sine_gen.n995 ), 
    .CLK(clk_c), .Q0(\sine_wave1[11] ), .Q1(\sine_wave1[8] ), 
    .F0(\sine_gen.n1338[0] ), .F1(\sine_gen.n4095 ));
  sine_gen_SLICE_38 \sine_gen.SLICE_38 ( .DI1(\sine_gen.n25715 ), 
    .DI0(\sine_gen.n25805 ), .D1(\sine_gen.n25703 ), .C1(\sine_gen.n19964 ), 
    .B1(\sine_gen.n25712 ), .A1(\sine_gen.address1[11] ), 
    .D0(\sine_gen.n25802 ), .C0(\sine_gen.address1[11] ), 
    .B0(\sine_gen.n20827 ), .A0(\sine_gen.n20828 ), .LSR(\sine_gen.n995 ), 
    .CLK(clk_c), .Q0(\sine_wave1[4] ), .Q1(\sine_wave1[0] ), 
    .F0(\sine_gen.n25805 ), .F1(\sine_gen.n25715 ));
  sine_gen_SLICE_39 \sine_gen.SLICE_39 ( .DI0(\sine_gen.n27089 ), 
    .D0(\sine_gen.n21014 ), .C0(\sine_gen.n26909 ), .B0(\sine_gen.n27086 ), 
    .A0(\sine_gen.address3[11] ), .LSR(\sine_gen.n995 ), .CLK(clk_c), 
    .Q0(\sine_wave3[8] ), .F0(\sine_gen.n27089 ));
  sine_gen_SLICE_41 \sine_gen.SLICE_41 ( .DI1(\sine_gen.n26369 ), 
    .DI0(\sine_gen.n27233 ), .D1(\sine_gen.n20564 ), .C1(\sine_gen.n26366 ), 
    .B1(\sine_gen.address3[11] ), .A1(\sine_gen.n20563 ), 
    .D0(\sine_gen.n20912 ), .C0(\sine_gen.address3[11] ), 
    .B0(\sine_gen.n27230 ), .A0(\sine_gen.n20911 ), .LSR(\sine_gen.n995 ), 
    .CLK(clk_c), .Q0(\sine_wave3[4] ), .Q1(\sine_wave3[0] ), 
    .F0(\sine_gen.n27233 ), .F1(\sine_gen.n26369 ));
  sine_gen_SLICE_44 \sine_gen.SLICE_44 ( .D0(\sine_gen.n3356 ), 
    .C0(\sine_gen.n3450 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27158 ));
  sine_gen_SLICE_45 \sine_gen.SLICE_45 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3387_adj_972 ), .B1(\sine_gen.n3356 ), 
    .A1(\sine_gen.n27158 ), .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n4016 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n3148_adj_235 ), 
    .F0(\sine_gen.n3387_adj_972 ), .F1(\sine_gen.n21030 ));
  sine_gen_SLICE_46 \sine_gen.SLICE_46 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3291_adj_453 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3228_adj_454 ), .D0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n412_adj_513 ), .A0(\sine_gen.n173_adj_268 ), 
    .F0(\sine_gen.n3291_adj_453 ), .F1(\sine_gen.n26750 ));
  sine_gen_SLICE_47 \sine_gen.SLICE_47 ( .D0(\sine_gen.n26750 ), 
    .C0(\sine_gen.n3259_adj_455 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n3228_adj_454 ), .F0(\sine_gen.n26753 ));
  sine_gen_SLICE_48 \sine_gen.SLICE_48 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1785 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1785 ), .F1(\sine_gen.n20432 ));
  sine_gen_SLICE_50 \sine_gen.SLICE_50 ( .D1(\sine_gen.n3228_adj_478 ), 
    .C1(\sine_gen.n3291_adj_477 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n3290_adj_894 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n315 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3291_adj_477 ), 
    .F1(\sine_gen.n26708 ));
  sine_gen_SLICE_51 \sine_gen.SLICE_51 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26711 ), .B1(\sine_gen.n26723 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n3259_adj_348 ), 
    .B0(\sine_gen.n26708 ), .A0(\sine_gen.n3228_adj_478 ), 
    .F0(\sine_gen.n26711 ), .F1(\sine_gen.n20998 ));
  sine_gen_SLICE_52 \sine_gen.SLICE_52 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n3291_adj_339 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n3228_adj_337 ), .F0(\sine_gen.n26684 ));
  sine_gen_SLICE_53 \sine_gen.SLICE_53 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n3259_adj_335 ), .B0(\sine_gen.n3228_adj_337 ), 
    .A0(\sine_gen.n26684 ), .F0(\sine_gen.n26687 ));
  sine_gen_SLICE_54 \sine_gen.SLICE_54 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1356_adj_501 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1387_adj_329 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1387_adj_329 ), 
    .F1(\sine_gen.n26660 ));
  sine_gen_SLICE_55 \sine_gen.SLICE_55 ( .D1(\sine_gen.n26705 ), 
    .C1(\sine_gen.n26663 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n26660 ), 
    .B0(\sine_gen.n1356_adj_501 ), .A0(\sine_gen.n1371_adj_326 ), 
    .F0(\sine_gen.n26663 ), .F1(\sine_gen.n1405_adj_820 ));
  sine_gen_SLICE_56 \sine_gen.SLICE_56 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.address3[6] ), .B1(\sine_gen.n3356_adj_110 ), 
    .A1(\sine_gen.n3450_adj_516 ), .D0(\sine_gen.n3537 ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n3690 ), .F0(\sine_gen.n3450_adj_516 ), 
    .F1(\sine_gen.n26312 ));
  sine_gen_SLICE_57 \sine_gen.SLICE_57 ( .D1(\sine_gen.n26312 ), 
    .C1(\sine_gen.n3387_adj_662 ), .B1(\sine_gen.n3356_adj_110 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n315 ), .B0(\sine_gen.n4016_adj_517 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3387_adj_662 ), 
    .F1(\sine_gen.n26315 ));
  sine_gen_SLICE_58 \sine_gen.SLICE_58 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.n1785_adj_526 ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1785_adj_526 ), 
    .F1(\sine_gen.n20945 ));
  sine_gen_SLICE_60 \sine_gen.SLICE_60 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3291_adj_273 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n3228_adj_272 ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n859_adj_167 ), .A0(\sine_gen.n157 ), 
    .F0(\sine_gen.n3291_adj_273 ), .F1(\sine_gen.n26564 ));
  sine_gen_SLICE_61 \sine_gen.SLICE_61 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26567 ), .B1(\sine_gen.n26183 ), .D0(\sine_gen.n26564 ), 
    .C0(\sine_gen.n3259_adj_267 ), .B0(\sine_gen.n3228_adj_272 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26567 ), 
    .F1(\sine_gen.n20512 ));
  sine_gen_SLICE_62 \sine_gen.SLICE_62 ( .D1(\sine_gen.n2715_adj_421 ), 
    .C1(\sine_gen.n2380 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2380 ), .F1(\sine_gen.n26540 ));
  sine_gen_SLICE_63 \sine_gen.SLICE_63 ( .D1(\sine_gen.n19998 ), 
    .C1(\sine_gen.n17954 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n2778_adj_552 ), 
    .C0(\sine_gen.n26540 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2715_adj_421 ), .F0(\sine_gen.n17954 ), 
    .F1(\sine_gen.n25466 ));
  sine_gen_SLICE_64 \sine_gen.SLICE_64 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n3482 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3482 ), .F1(\sine_gen.n20254 ));
  sine_gen_SLICE_66 \sine_gen.SLICE_66 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n3291 ), .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n3228 ), 
    .F0(\sine_gen.n26516 ));
  sine_gen_SLICE_67 \sine_gen.SLICE_67 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n3259 ), .B0(\sine_gen.n26516 ), .A0(\sine_gen.n3228 ), 
    .F0(\sine_gen.n26519 ));
  sine_gen_SLICE_68 \sine_gen.SLICE_68 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2715_adj_205 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n2380_adj_580 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2380_adj_580 ), 
    .F1(\sine_gen.n26480 ));
  sine_gen_SLICE_69 \sine_gen.SLICE_69 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n17933 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n20334 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n26480 ), .B0(\sine_gen.n2715_adj_205 ), 
    .A0(\sine_gen.n2778_adj_583 ), .F0(\sine_gen.n17933 ), 
    .F1(\sine_gen.n25742 ));
  sine_gen_SLICE_70 \sine_gen.SLICE_70 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3387 ), .B1(\sine_gen.n26300 ), 
    .A1(\sine_gen.n3356_adj_666 ), .D0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n3148_adj_108 ), .A0(\sine_gen.n2444 ), 
    .F0(\sine_gen.n3387 ), .F1(\sine_gen.n26303 ));
  sine_gen_SLICE_71 \sine_gen.SLICE_71 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3450_adj_752 ), .B1(\sine_gen.n3356_adj_666 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.n108 ), .B0(\sine_gen.n7 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n3450_adj_752 ), .F1(\sine_gen.n26300 ));
  sine_gen_SLICE_72 \sine_gen.SLICE_72 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3643_adj_878 ), .A1(\sine_gen.n15195 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.n3817 ), 
    .F0(\sine_gen.n3643_adj_878 ), .F1(\sine_gen.n21031 ));
  sine_gen_SLICE_73 \sine_gen.SLICE_73 ( .D1(\sine_gen.n3832_adj_979 ), 
    .C1(\sine_gen.n3817 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3817 ), .F1(\sine_gen.n25400 ));
  sine_gen_SLICE_74 \sine_gen.SLICE_74 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n3482_adj_758 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3482_adj_758 ), 
    .F1(\sine_gen.n20962 ));
  sine_gen_SLICE_76 \sine_gen.SLICE_76 ( .D0(\sine_gen.n3291_adj_698 ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n3228_adj_915 ), .F0(\sine_gen.n27554 ));
  sine_gen_SLICE_77 \sine_gen.SLICE_77 ( .D1(\sine_gen.n27554 ), 
    .C1(\sine_gen.n3228_adj_915 ), .B1(\sine_gen.n3259_adj_695 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n3306 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3913 ), .F0(\sine_gen.n3228_adj_915 ), 
    .F1(\sine_gen.n17963 ));
  sine_gen_SLICE_78 \sine_gen.SLICE_78 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3643_adj_931 ), .B1(\sine_gen.n15145 ), 
    .D0(\sine_gen.n3627 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3643_adj_931 ), .F1(\sine_gen.n20533 ));
  sine_gen_SLICE_79 \sine_gen.SLICE_79 ( .D1(\sine_gen.n3832_adj_934 ), 
    .C1(\sine_gen.n3627 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3627 ), .F1(\sine_gen.n27428 ));
  sine_gen_SLICE_80 \sine_gen.SLICE_80 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n3482_adj_937 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3482_adj_937 ), 
    .F1(\sine_gen.n20167 ));
  sine_gen_SLICE_82 \sine_gen.SLICE_82 ( .C1(\sine_gen.n3643_adj_720 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n15167 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.n3627_adj_772 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n3643_adj_720 ), .F1(\sine_gen.n20056 ));
  sine_gen_SLICE_83 \sine_gen.SLICE_83 ( .D1(\sine_gen.n3832 ), 
    .C1(\sine_gen.n3627_adj_772 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3627_adj_772 ), 
    .F1(\sine_gen.n27512 ));
  sine_gen_SLICE_84 \sine_gen.SLICE_84 ( .C1(\sine_gen.n4057 ), 
    .B1(\sine_gen.n15255 ), .A1(\sine_gen.address2[5] ), .D0(\sine_gen.n108 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n4041 ), .F0(\sine_gen.n4057 ), .F1(\sine_gen.n20228 ));
  sine_gen_SLICE_85 \sine_gen.SLICE_85 ( .D1(\sine_gen.n3212_adj_328 ), 
    .C1(\sine_gen.n4041 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n4041 ), .F1(\sine_gen.n4088_adj_670 ));
  sine_gen_SLICE_86 \sine_gen.SLICE_86 ( .D1(\sine_gen.n27050 ), 
    .C1(\sine_gen.n3163 ), .B1(\sine_gen.n3148 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3163 ), .F1(\sine_gen.n20304 ));
  sine_gen_SLICE_87 \sine_gen.SLICE_87 ( .D1(\sine_gen.n3001_adj_911 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n109_adj_89 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3001_adj_911 ), 
    .F1(\sine_gen.n27050 ));
  sine_gen_SLICE_88 \sine_gen.SLICE_88 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n108 ), .A1(\sine_gen.n3085 ), 
    .D0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n108 ), .F1(\sine_gen.n3101 ));
  sine_gen_SLICE_89 \sine_gen.SLICE_89 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3085 ), .F1(\sine_gen.n1371 ));
  sine_gen_SLICE_90 \sine_gen.SLICE_90 ( .D0(\sine_gen.n26957 ), 
    .C0(\sine_gen.n3579 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.address2[7] ), .F0(\sine_gen.n27044 ));
  sine_gen_SLICE_91 \sine_gen.SLICE_91 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n3197 ), .B1(\sine_gen.n27044 ), .A1(\sine_gen.n26753 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n20854 ), 
    .B0(\sine_gen.n27314 ), .A0(\sine_gen.n20855 ), .F0(\sine_gen.n3197 ), 
    .F1(\sine_gen.n27047 ));
  sine_gen_SLICE_92 \sine_gen.SLICE_92 ( .D1(\sine_gen.n1084 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n1069 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1069 ), .F1(\sine_gen.n27038 ));
  sine_gen_SLICE_93 \sine_gen.SLICE_93 ( .D1(\sine_gen.n859 ), 
    .C1(\sine_gen.n1038 ), .B1(\sine_gen.n27038 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1038 ), .F1(\sine_gen.n27041 ));
  sine_gen_SLICE_94 \sine_gen.SLICE_94 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n15175 ), .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n109 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n15175 ), .F1(\sine_gen.n26558 ));
  sine_gen_SLICE_95 \sine_gen.SLICE_95 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n19817 ), .B1(\sine_gen.n19816 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n428 ), .C0(\sine_gen.n26558 ), 
    .B0(\sine_gen.n1084_adj_457 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n19817 ), .F1(\sine_gen.n25562 ));
  sine_gen_SLICE_96 \sine_gen.SLICE_96 ( .D1(\sine_gen.n1770 ), 
    .C1(\sine_gen.n26618 ), .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n1676 ), 
    .D0(\sine_gen.n15175 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n1371 ), .F0(\sine_gen.n26618 ), 
    .F1(\sine_gen.n20529 ));
  sine_gen_SLICE_98 \sine_gen.SLICE_98 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1017 ), .B1(\sine_gen.n1147 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1017 ), .F1(\sine_gen.n27032 ));
  sine_gen_SLICE_99 \sine_gen.SLICE_99 ( .D1(\sine_gen.n27041 ), 
    .C1(\sine_gen.n27035 ), .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n971 ), 
    .C0(\sine_gen.n27032 ), .B0(\sine_gen.n1116 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n27035 ), .F1(\sine_gen.n1150_adj_247 ));
  sine_gen_SLICE_100 \sine_gen.SLICE_100 ( .D1(\sine_gen.n379 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n364 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n364 ), .F1(\sine_gen.n27026 ));
  sine_gen_SLICE_101 \sine_gen.SLICE_101 ( .D1(\sine_gen.n27026 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n1017_adj_98 ), 
    .A1(\sine_gen.n348 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1017_adj_98 ), 
    .F1(\sine_gen.n21107 ));
  sine_gen_SLICE_102 \sine_gen.SLICE_102 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n2651 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2651 ), .F1(\sine_gen.n3930 ));
  sine_gen_SLICE_104 \sine_gen.SLICE_104 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n2427 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n2396 ), 
    .F0(\sine_gen.n27020 ));
  sine_gen_SLICE_105 \sine_gen.SLICE_105 ( .D1(\sine_gen.n2364 ), 
    .C1(\sine_gen.n2333 ), .B1(\sine_gen.n27020 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.n14111 ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2333 ), .F1(\sine_gen.n27023 ));
  sine_gen_SLICE_106 \sine_gen.SLICE_106 ( .D1(\sine_gen.n2731 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n2746 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2731 ), .F1(\sine_gen.n27014 ));
  sine_gen_SLICE_107 \sine_gen.SLICE_107 ( .D1(\sine_gen.n2715 ), 
    .C1(\sine_gen.n2700 ), .B1(\sine_gen.n27014 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2700 ), .F1(\sine_gen.n20310 ));
  sine_gen_SLICE_108 \sine_gen.SLICE_108 ( .D1(\sine_gen.n26552 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n3898_adj_109 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n15016 ), .B0(\sine_gen.n13704 ), .A0(\sine_gen.n12893 ), 
    .F0(\sine_gen.n3898_adj_109 ), .F1(\sine_gen.n26555 ));
  sine_gen_SLICE_110 \sine_gen.SLICE_110 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26363 ), .B1(\sine_gen.n26387 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.n20522 ), 
    .C0(\sine_gen.n20521 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26360 ), .F0(\sine_gen.n26363 ), .F1(\sine_gen.n27008 ));
  sine_gen_SLICE_111 \sine_gen.SLICE_111 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n1150 ), .B0(\sine_gen.n1277 ), .A0(\sine_gen.n27008 ), 
    .F0(\sine_gen.n27011 ));
  sine_gen_SLICE_112 \sine_gen.SLICE_112 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n605 ), .B1(\sine_gen.n636_adj_125 ), 
    .A1(\sine_gen.address2[6] ), .C0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n589 ), .A0(\sine_gen.n30_adj_229 ), .F0(\sine_gen.n605 ), 
    .F1(\sine_gen.n27002 ));
  sine_gen_SLICE_113 \sine_gen.SLICE_113 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n21117 ), .B1(\sine_gen.n25634 ), .A1(\sine_gen.n14026 ), 
    .D0(\sine_gen.n573 ), .C0(\sine_gen.n542 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n27002 ), .F0(\sine_gen.n21117 ), .F1(\sine_gen.n25637 ));
  sine_gen_SLICE_114 \sine_gen.SLICE_114 ( .D1(\sine_gen.n1947 ), 
    .C1(\sine_gen.n27134 ), .B1(\sine_gen.n19630 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n588 ), .C0(\sine_gen.n13974 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n27134 ), .F1(\sine_gen.n20283 ));
  sine_gen_SLICE_116 \sine_gen.SLICE_116 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.n2110 ), .B1(\sine_gen.address2[0] ), .A1(\sine_gen.n14266 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n14883 ), 
    .B0(\sine_gen.n14043 ), .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2110 ), 
    .F1(\sine_gen.n2174_adj_982 ));
  sine_gen_SLICE_118 \sine_gen.SLICE_118 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n2300 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n2299 ), .B0(\sine_gen.address2[1] ), .A0(\sine_gen.n21185 ), 
    .F0(\sine_gen.n2300 ), .F1(\sine_gen.n2301_adj_983 ));
  sine_gen_SLICE_119 \sine_gen.SLICE_119 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.n12620 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .F0(\sine_gen.n12620 ), .F1(\sine_gen.n2299 ));
  sine_gen_SLICE_120 \sine_gen.SLICE_120 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n939_adj_148 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n954_adj_149 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n939_adj_148 ), 
    .F1(\sine_gen.n26996 ));
  sine_gen_SLICE_121 \sine_gen.SLICE_121 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n26996 ), .B0(\sine_gen.n589_adj_152 ), 
    .A0(\sine_gen.n604_adj_153 ), .F0(\sine_gen.n26999 ), 
    .F1(\sine_gen.n604_adj_153 ));
  sine_gen_SLICE_122 \sine_gen.SLICE_122 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25403 ), .B1(\sine_gen.n3739_adj_804 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n25400 ), .B0(\sine_gen.n3306 ), .A0(\sine_gen.n12214 ), 
    .F0(\sine_gen.n25403 ), .F1(\sine_gen.n25862 ));
  sine_gen_SLICE_124 \sine_gen.SLICE_124 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2794_adj_155 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n2809 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2794_adj_155 ), 
    .F1(\sine_gen.n26990 ));
  sine_gen_SLICE_125 \sine_gen.SLICE_125 ( .D1(\sine_gen.n20310 ), 
    .C1(\sine_gen.n20316 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n2763_adj_158 ), 
    .C0(\sine_gen.n26990 ), .B0(\sine_gen.n2778_adj_157 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n20316 ), 
    .F1(\sine_gen.n25664 ));
  sine_gen_SLICE_126 \sine_gen.SLICE_126 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1002_adj_159 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n1017 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1002_adj_159 ), 
    .F1(\sine_gen.n26984 ));
  sine_gen_SLICE_127 \sine_gen.SLICE_127 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n26987 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n26999 ), .D0(\sine_gen.n26984 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n986_adj_161 ), 
    .A0(\sine_gen.n971 ), .F0(\sine_gen.n26987 ), .F1(\sine_gen.n27170 ));
  sine_gen_SLICE_128 \sine_gen.SLICE_128 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2396_adj_171 ), .B1(\sine_gen.n2427_adj_172 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2396_adj_171 ), 
    .F1(\sine_gen.n26978 ));
  sine_gen_SLICE_129 \sine_gen.SLICE_129 ( .D1(\sine_gen.n26978 ), 
    .C1(\sine_gen.n2333_adj_178 ), .B1(\sine_gen.n2364_adj_177 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n2333_adj_178 ), 
    .F1(\sine_gen.n26981 ));
  sine_gen_SLICE_130 \sine_gen.SLICE_130 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2604 ), .B1(\sine_gen.n2619_adj_182 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2604 ), .F1(\sine_gen.n26972 ));
  sine_gen_SLICE_131 \sine_gen.SLICE_131 ( .D1(\sine_gen.n20325 ), 
    .C1(\sine_gen.address1[7] ), .B1(\sine_gen.n25664 ), 
    .A1(\sine_gen.n20328 ), .D0(\sine_gen.n2588 ), .C0(\sine_gen.n26972 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n2573 ), .F0(\sine_gen.n20325 ), 
    .F1(\sine_gen.n25667 ));
  sine_gen_SLICE_132 \sine_gen.SLICE_132 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2667 ), .B1(\sine_gen.n2682 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2667 ), .F1(\sine_gen.n26966 ));
  sine_gen_SLICE_133 \sine_gen.SLICE_133 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2636_adj_199 ), .B1(\sine_gen.n2588 ), 
    .A1(\sine_gen.n26966 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2636_adj_199 ), 
    .F1(\sine_gen.n20328 ));
  sine_gen_SLICE_134 \sine_gen.SLICE_134 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2731_adj_201 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2573_adj_202 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2731_adj_201 ), 
    .F1(\sine_gen.n26960 ));
  sine_gen_SLICE_135 \sine_gen.SLICE_135 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n26960 ), .B0(\sine_gen.n2700_adj_206 ), 
    .A0(\sine_gen.n2715_adj_205 ), .F0(\sine_gen.n20334 ));
  sine_gen_SLICE_136 \sine_gen.SLICE_136 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3419_adj_208 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3450_adj_209 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n1165 ), .A0(\sine_gen.n30_adj_317 ), 
    .F0(\sine_gen.n3419_adj_208 ), .F1(\sine_gen.n26954 ));
  sine_gen_SLICE_137 \sine_gen.SLICE_137 ( .D0(\sine_gen.n26954 ), 
    .C0(\sine_gen.n3356_adj_211 ), .B0(\sine_gen.n413_adj_210 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26957 ));
  sine_gen_SLICE_138 \sine_gen.SLICE_138 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n26432 ), .B1(\sine_gen.n2507_adj_212 ), 
    .A1(\sine_gen.n15263 ), .D0(\sine_gen.n2283_adj_553 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n2682_adj_612 ), .F0(\sine_gen.n26432 ), 
    .F1(\sine_gen.n20028 ));
  sine_gen_SLICE_140 \sine_gen.SLICE_140 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20817 ), .B1(\sine_gen.n3706 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n3212 ), .C0(\sine_gen.n27428 ), .B0(\sine_gen.n12881 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n20817 ), 
    .F1(\sine_gen.n26948 ));
  sine_gen_SLICE_141 \sine_gen.SLICE_141 ( .D0(\sine_gen.n21340 ), 
    .C0(\sine_gen.n20533 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n26948 ), .F0(\sine_gen.n26951 ));
  sine_gen_SLICE_142 \sine_gen.SLICE_142 ( .D1(\sine_gen.n252_adj_224 ), 
    .C1(\sine_gen.n221_adj_223 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n93_adj_288 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n109_adj_162 ), 
    .F0(\sine_gen.n221_adj_223 ), .F1(\sine_gen.n26942 ));
  sine_gen_SLICE_143 \sine_gen.SLICE_143 ( .D1(\sine_gen.n25415 ), 
    .C1(\sine_gen.n26945 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n158_adj_232 ), .C0(\sine_gen.n189_adj_231 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n26942 ), 
    .F0(\sine_gen.n26945 ), .F1(\sine_gen.n20935 ));
  sine_gen_SLICE_144 \sine_gen.SLICE_144 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n15263 ), .B1(\sine_gen.n2619_adj_228 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n15263 ), 
    .F1(\sine_gen.n26534 ));
  sine_gen_SLICE_145 \sine_gen.SLICE_145 ( .D1(\sine_gen.n26507 ), 
    .C1(\sine_gen.n26537 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n27200 ), .D0(\sine_gen.n3851_adj_554 ), 
    .C0(\sine_gen.n26534 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2283_adj_553 ), .F0(\sine_gen.n26537 ), 
    .F1(\sine_gen.n27203 ));
  sine_gen_SLICE_146 \sine_gen.SLICE_146 ( .D1(\sine_gen.n4025 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n15076 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n3148_adj_235 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3306 ), .F0(\sine_gen.n4025 ), 
    .F1(\sine_gen.n21025 ));
  sine_gen_SLICE_148 \sine_gen.SLICE_148 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n2010_adj_237 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2025_adj_238 ), .F0(\sine_gen.n26936 ));
  sine_gen_SLICE_149 \sine_gen.SLICE_149 ( .D1(\sine_gen.n21142 ), 
    .C1(\sine_gen.n14030 ), .B1(\sine_gen.n26936 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.n21223 ), .A0(\sine_gen.n69 ), 
    .F0(\sine_gen.n14030 ), .F1(\sine_gen.n26939 ));
  sine_gen_SLICE_150 \sine_gen.SLICE_150 ( .D1(\sine_gen.n25484 ), 
    .C1(\sine_gen.n3612 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n3643_adj_565 ), .D0(\sine_gen.n13704 ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.n1882 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n3612 ), .F1(\sine_gen.n25487 ));
  sine_gen_SLICE_151 \sine_gen.SLICE_151 ( .D1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1882 ), .F1(\sine_gen.n12 ));
  sine_gen_SLICE_152 \sine_gen.SLICE_152 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1835 ), .B1(\sine_gen.n13704 ), .A1(\sine_gen.address3[2] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1835 ), .F1(\sine_gen.n20435 ));
  sine_gen_SLICE_154 \sine_gen.SLICE_154 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n349 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n380_adj_251 ), .F0(\sine_gen.n26930 ));
  sine_gen_SLICE_155 \sine_gen.SLICE_155 ( .D1(\sine_gen.n26930 ), 
    .C1(\sine_gen.n317_adj_253 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n636_adj_254 ), .D0(\sine_gen.n316_adj_779 ), 
    .C0(\sine_gen.n301 ), .B0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n317_adj_253 ), .F1(\sine_gen.n26933 ));
  sine_gen_SLICE_156 \sine_gen.SLICE_156 ( .C1(\sine_gen.n4041_adj_99 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n3212 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n4041_adj_99 ), .F1(\sine_gen.n4088 ));
  sine_gen_SLICE_157 \sine_gen.SLICE_157 ( .C1(\sine_gen.address3[5] ), 
    .B1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n4088 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n26522 ), 
    .F1(\sine_gen.n14103 ));
  sine_gen_SLICE_158 \sine_gen.SLICE_158 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n17964 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n17965 ), .F0(\sine_gen.n26924 ));
  sine_gen_SLICE_159 \sine_gen.SLICE_159 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n21007 ), .B0(\sine_gen.n26924 ), .A0(\sine_gen.n21008 ), 
    .F0(\sine_gen.n26927 ));
  sine_gen_SLICE_160 \sine_gen.SLICE_160 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.n20978 ), 
    .A0(\sine_gen.n20977 ), .F0(\sine_gen.n26918 ));
  sine_gen_SLICE_161 \sine_gen.SLICE_161 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n20965 ), .B1(\sine_gen.n26918 ), .A1(\sine_gen.n20966 ), 
    .C0(\sine_gen.n2301_adj_877 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n19666 ), .F0(\sine_gen.n20965 ), .F1(\sine_gen.n26921 ));
  sine_gen_SLICE_162 \sine_gen.SLICE_162 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2427_adj_262 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n2396_adj_261 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n2411_adj_861 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.n7 ), .F0(\sine_gen.n2427_adj_262 ), .F1(\sine_gen.n26912 ));
  sine_gen_SLICE_163 \sine_gen.SLICE_163 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n26912 ), .B1(\sine_gen.n2333_adj_286 ), 
    .A1(\sine_gen.n2364_adj_285 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.n13748 ), .F0(\sine_gen.n2364_adj_285 ), 
    .F1(\sine_gen.n26915 ));
  sine_gen_SLICE_164 \sine_gen.SLICE_164 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.n12214 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .F0(\sine_gen.n12214 ), 
    .F1(\sine_gen.n2299_adj_287 ));
  sine_gen_SLICE_165 \sine_gen.SLICE_165 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2300_adj_289 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.n21152 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.n2299_adj_287 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n2300_adj_289 ), 
    .F1(\sine_gen.n2301 ));
  sine_gen_SLICE_166 \sine_gen.SLICE_166 ( .D1(\sine_gen.n14262 ), 
    .C1(\sine_gen.n2110_adj_290 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.n13975 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.n14770 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n2110_adj_290 ), 
    .F1(\sine_gen.n2174 ));
  sine_gen_SLICE_168 \sine_gen.SLICE_168 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n20939 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n20938 ), .F0(\sine_gen.n26906 ));
  sine_gen_SLICE_169 \sine_gen.SLICE_169 ( .D0(\sine_gen.n26906 ), 
    .C0(\sine_gen.n20935 ), .B0(\sine_gen.address3[9] ), 
    .A0(\sine_gen.n20936 ), .F0(\sine_gen.n26909 ));
  sine_gen_SLICE_170 \sine_gen.SLICE_170 ( .D0(\sine_gen.n26615 ), 
    .C0(\sine_gen.n20885 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n26900 ));
  sine_gen_SLICE_171 \sine_gen.SLICE_171 ( .D0(\sine_gen.n26900 ), 
    .C0(\sine_gen.n19912 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n19913 ), .F0(\sine_gen.n19964 ));
  sine_gen_SLICE_172 \sine_gen.SLICE_172 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n15221 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n157_adj_291 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n15221 ), 
    .F1(\sine_gen.n26258 ));
  sine_gen_SLICE_173 \sine_gen.SLICE_173 ( .D1(\sine_gen.n19839 ), 
    .C1(\sine_gen.n20658 ), .B1(\sine_gen.n25838 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n15_adj_476 ), 
    .C0(\sine_gen.n26258 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n30_adj_469 ), .F0(\sine_gen.n20658 ), 
    .F1(\sine_gen.n25841 ));
  sine_gen_SLICE_174 \sine_gen.SLICE_174 ( .D1(\sine_gen.n19866 ), 
    .C1(\sine_gen.n20628 ), .B1(\sine_gen.n25850 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n781 ), .C0(\sine_gen.n26444 ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n15221 ), 
    .F0(\sine_gen.n20628 ), .F1(\sine_gen.n25853 ));
  sine_gen_SLICE_175 \sine_gen.SLICE_175 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1165_adj_408 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n30_adj_469 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n30_adj_469 ), 
    .F1(\sine_gen.n26444 ));
  sine_gen_SLICE_176 \sine_gen.SLICE_176 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n26894 ), .B1(\sine_gen.n732 ), .A1(\sine_gen.n700 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n860 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n636_adj_254 ), 
    .F0(\sine_gen.n26894 ), .F1(\sine_gen.n26897 ));
  sine_gen_SLICE_178 \sine_gen.SLICE_178 ( .D1(\sine_gen.n2507 ), 
    .C1(\sine_gen.n26888 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2573_adj_202 ), .D0(\sine_gen.n2283 ), 
    .C0(\sine_gen.n2619_adj_302 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26888 ), 
    .F1(\sine_gen.n20394 ));
  sine_gen_SLICE_180 \sine_gen.SLICE_180 ( .D1(\sine_gen.n1018 ), 
    .C1(\sine_gen.n987 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n15_adj_274 ), .B0(\sine_gen.n986 ), .F0(\sine_gen.n987 ), 
    .F1(\sine_gen.n26882 ));
  sine_gen_SLICE_181 \sine_gen.SLICE_181 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26885 ), .B1(\sine_gen.n26897 ), .D0(\sine_gen.n26882 ), 
    .C0(\sine_gen.n924 ), .B0(\sine_gen.n955 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n26885 ), .F1(\sine_gen.n20939 ));
  sine_gen_SLICE_182 \sine_gen.SLICE_182 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n1244 ), .B1(\sine_gen.n1275 ), .A1(\sine_gen.address3[5] ), 
    .D0(\sine_gen.n1529 ), .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n668 ), 
    .F0(\sine_gen.n1244 ), .F1(\sine_gen.n26876 ));
  sine_gen_SLICE_183 \sine_gen.SLICE_183 ( .D0(\sine_gen.n955 ), 
    .C0(\sine_gen.n1212 ), .B0(\sine_gen.n26876 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n26879 ));
  sine_gen_SLICE_184 \sine_gen.SLICE_184 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n2300_adj_309 ), .B1(\sine_gen.n3913 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[5] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n4016 ), .F0(\sine_gen.n2300_adj_309 ), 
    .F1(\sine_gen.n2301_adj_310 ));
  sine_gen_SLICE_186 \sine_gen.SLICE_186 ( .D1(\sine_gen.n3913 ), 
    .C1(\sine_gen.n3100_adj_293 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n3913 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n589_adj_311 ), .F0(\sine_gen.n20618 ), 
    .F1(\sine_gen.n15317 ));
  sine_gen_SLICE_187 \sine_gen.SLICE_187 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_469 ), .A1(\sine_gen.n589_adj_311 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n589_adj_311 ), .F1(\sine_gen.n605_adj_652 ));
  sine_gen_SLICE_188 \sine_gen.SLICE_188 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2300_adj_313 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.n13704 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n2299_adj_312 ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2300_adj_313 ), .F1(\sine_gen.n2301_adj_314 ));
  sine_gen_SLICE_189 \sine_gen.SLICE_189 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n2283_adj_967 ), .B1(\sine_gen.n69_adj_941 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2283_adj_967 ), 
    .F1(\sine_gen.n2299_adj_312 ));
  sine_gen_SLICE_190 \sine_gen.SLICE_190 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1403 ), .B1(\sine_gen.n1372 ), .A1(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n301 ), .B0(\sine_gen.n1402 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n1403 ), .F1(\sine_gen.n26870 ));
  sine_gen_SLICE_191 \sine_gen.SLICE_191 ( .D0(\sine_gen.n1340_adj_332 ), 
    .C0(\sine_gen.n26870 ), .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n1309 ), 
    .F0(\sine_gen.n26873 ));
  sine_gen_SLICE_192 \sine_gen.SLICE_192 ( .D1(\sine_gen.n20986 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n20987 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n1451_adj_572 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n1387_adj_577 ), 
    .F0(\sine_gen.n20987 ), .F1(\sine_gen.n26864 ));
  sine_gen_SLICE_193 \sine_gen.SLICE_193 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n26867 ), .B1(\sine_gen.n26927 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.n20981 ), 
    .C0(\sine_gen.n20980 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n26864 ), .F0(\sine_gen.n26867 ), .F1(\sine_gen.n27128 ));
  sine_gen_SLICE_194 \sine_gen.SLICE_194 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2444_adj_346 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.n21163 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2444_adj_346 ), 
    .F1(\sine_gen.n20428 ));
  sine_gen_SLICE_196 \sine_gen.SLICE_196 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1309 ), .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n1530 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n251_adj_193 ), 
    .B0(\sine_gen.n301 ), .F0(\sine_gen.n1309 ), .F1(\sine_gen.n26858 ));
  sine_gen_SLICE_197 \sine_gen.SLICE_197 ( .D1(\sine_gen.n26873 ), 
    .C1(\sine_gen.address3[8] ), .B1(\sine_gen.n26861 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n26858 ), .C0(\sine_gen.n1467 ), 
    .B0(\sine_gen.n1340_adj_332 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n26861 ), .F1(\sine_gen.n27140 ));
  sine_gen_SLICE_198 \sine_gen.SLICE_198 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.address1[1] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[5] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n14178 ), .F1(\sine_gen.n21211 ));
  sine_gen_SLICE_199 \sine_gen.SLICE_199 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n14178 ), .B1(\sine_gen.address1[3] ), .A1(\sine_gen.n130 ), 
    .C0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n130 ), .F1(\sine_gen.n14174 ));
  sine_gen_SLICE_200 \sine_gen.SLICE_200 ( .D1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n14182 ), .F1(\sine_gen.n21214 ));
  sine_gen_SLICE_201 \sine_gen.SLICE_201 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.n13748 ), .B1(\sine_gen.n14182 ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .F0(\sine_gen.n13748 ), 
    .F1(\sine_gen.n14168 ));
  sine_gen_SLICE_202 \sine_gen.SLICE_202 ( .C1(\sine_gen.address3[5] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n14188 ), .F1(\sine_gen.n21231 ));
  sine_gen_SLICE_203 \sine_gen.SLICE_203 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n13704 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n14188 ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n13704 ), 
    .F1(\sine_gen.n14160 ));
  sine_gen_SLICE_204 \sine_gen.SLICE_204 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n2427_adj_384 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n2396_adj_383 ), .F0(\sine_gen.n26852 ));
  sine_gen_SLICE_205 \sine_gen.SLICE_205 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2333_adj_386 ), .B1(\sine_gen.n26852 ), 
    .A1(\sine_gen.n2364_adj_385 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.n13975 ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2333_adj_386 ), 
    .F1(\sine_gen.n26855 ));
  sine_gen_SLICE_206 \sine_gen.SLICE_206 ( .D1(\sine_gen.n2507 ), 
    .C1(\sine_gen.n26846 ), .B1(\sine_gen.n15237 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n2283 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n2682_adj_389 ), .F0(\sine_gen.n26846 ), 
    .F1(\sine_gen.n20415 ));
  sine_gen_SLICE_208 \sine_gen.SLICE_208 ( .D1(\sine_gen.n2010_adj_395 ), 
    .C1(\sine_gen.n2025_adj_396 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2025_adj_396 ), 
    .F1(\sine_gen.n26840 ));
  sine_gen_SLICE_209 \sine_gen.SLICE_209 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n14099 ), .B1(\sine_gen.n21161 ), .A1(\sine_gen.n26840 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.n21219 ), 
    .B0(\sine_gen.n69_adj_941 ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n14099 ), .F1(\sine_gen.n26843 ));
  sine_gen_SLICE_210 \sine_gen.SLICE_210 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2427_adj_399 ), .B1(\sine_gen.n2396_adj_133 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n2411_adj_706 ), 
    .C0(\sine_gen.n3537 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2427_adj_399 ), 
    .F1(\sine_gen.n26834 ));
  sine_gen_SLICE_211 \sine_gen.SLICE_211 ( .D1(\sine_gen.n26834 ), 
    .C1(\sine_gen.n2364_adj_132 ), .B1(\sine_gen.n2333_adj_400 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n13704 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2364_adj_132 ), 
    .F1(\sine_gen.n26837 ));
  sine_gen_SLICE_212 \sine_gen.SLICE_212 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25589 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n25643 ), .D0(\sine_gen.n19856 ), .C0(\sine_gen.n19855 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n25586 ), 
    .F0(\sine_gen.n25589 ), .F1(\sine_gen.n26828 ));
  sine_gen_SLICE_213 \sine_gen.SLICE_213 ( .D1(\sine_gen.n26828 ), 
    .C1(\sine_gen.n26573 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n25673 ), .D0(\sine_gen.n19940 ), .C0(\sine_gen.n19939 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n26570 ), 
    .F0(\sine_gen.n26573 ), .F1(\sine_gen.n26831 ));
  sine_gen_SLICE_214 \sine_gen.SLICE_214 ( .D1(\sine_gen.n20620 ), 
    .C1(\sine_gen.n20621 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n3913 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.n1165_adj_408 ), .F0(\sine_gen.n20621 ), 
    .F1(\sine_gen.n26426 ));
  sine_gen_SLICE_215 \sine_gen.SLICE_215 ( .C1(\sine_gen.n1165_adj_408 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n572_adj_470 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1165_adj_408 ), .F1(\sine_gen.n955_adj_463 ));
  sine_gen_SLICE_216 \sine_gen.SLICE_216 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n3834_adj_410 ), .B1(\sine_gen.n420 ), 
    .A1(\sine_gen.address2[6] ), .C0(\sine_gen.n3833_adj_689 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n19660 ), 
    .F0(\sine_gen.n3834_adj_410 ), .F1(\sine_gen.n26822 ));
  sine_gen_SLICE_217 \sine_gen.SLICE_217 ( .D1(\sine_gen.n26822 ), 
    .C1(\sine_gen.n26105 ), .B1(\sine_gen.n20342 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n1882_adj_730 ), 
    .C0(\sine_gen.n26102 ), .B0(\sine_gen.n13608 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26105 ), 
    .F1(\sine_gen.n26825 ));
  sine_gen_SLICE_218 \sine_gen.SLICE_218 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.address1[8] ), .B0(\sine_gen.n20283 ), 
    .A0(\sine_gen.n25523 ), .F0(\sine_gen.n26816 ));
  sine_gen_SLICE_219 \sine_gen.SLICE_219 ( .D1(\sine_gen.n26816 ), 
    .C1(\sine_gen.n21042 ), .B1(\sine_gen.n25541 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n14229 ), .B0(\sine_gen.n1356_adj_789 ), 
    .A0(\sine_gen.n27146 ), .F0(\sine_gen.n21042 ), .F1(\sine_gen.n26819 ));
  sine_gen_SLICE_220 \sine_gen.SLICE_220 ( .C1(\sine_gen.n2300_adj_414 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n13608 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.n2299_adj_413 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n2300_adj_414 ), 
    .F1(\sine_gen.n2301_adj_418 ));
  sine_gen_SLICE_221 \sine_gen.SLICE_221 ( .D1(\sine_gen.n2283_adj_553 ), 
    .C1(\sine_gen.n69 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .F0(\sine_gen.n69 ), 
    .F1(\sine_gen.n2299_adj_413 ));
  sine_gen_SLICE_222 \sine_gen.SLICE_222 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n21020 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.n21019 ), .F0(\sine_gen.n26810 ));
  sine_gen_SLICE_223 \sine_gen.SLICE_223 ( .D0(\sine_gen.n21050 ), 
    .C0(\sine_gen.n21049 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.n26810 ), .F0(\sine_gen.n20989 ));
  sine_gen_SLICE_224 \sine_gen.SLICE_224 ( .D1(\sine_gen.n15_adj_240 ), 
    .C1(\sine_gen.n109 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n109 ), .F1(\sine_gen.n26804 ));
  sine_gen_SLICE_225 \sine_gen.SLICE_225 ( .D0(\sine_gen.n78_adj_219 ), 
    .C0(\sine_gen.n26804 ), .B0(\sine_gen.n205_adj_214 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n20451 ));
  sine_gen_SLICE_226 \sine_gen.SLICE_226 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2731_adj_419 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2573_adj_420 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2731_adj_419 ), 
    .F1(\sine_gen.n26798 ));
  sine_gen_SLICE_227 \sine_gen.SLICE_227 ( .D1(\sine_gen.n26798 ), 
    .C1(\sine_gen.n2700_adj_422 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2715_adj_421 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2700_adj_422 ), 
    .F1(\sine_gen.n19998 ));
  sine_gen_SLICE_228 \sine_gen.SLICE_228 ( .D1(\sine_gen.n379_adj_425 ), 
    .C1(\sine_gen.n364_adj_424 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n364_adj_424 ), .F1(\sine_gen.n26792 ));
  sine_gen_SLICE_229 \sine_gen.SLICE_229 ( .D1(\sine_gen.n348_adj_427 ), 
    .C1(\sine_gen.n1017_adj_428 ), .B1(\sine_gen.n26792 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1017_adj_428 ), 
    .F1(\sine_gen.n20462 ));
  sine_gen_SLICE_230 \sine_gen.SLICE_230 ( .D1(\sine_gen.n14266 ), 
    .C1(\sine_gen.n19654 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.n13608 ), .D0(\sine_gen.n14043 ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n19654 ), 
    .F1(\sine_gen.n2174_adj_426 ));
  sine_gen_SLICE_231 \sine_gen.SLICE_231 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n13608 ), .B1(\sine_gen.n1835_adj_805 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n13608 ), .F1(\sine_gen.n25478 ));
  sine_gen_SLICE_232 \sine_gen.SLICE_232 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20984 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20983 ), .F0(\sine_gen.n26786 ));
  sine_gen_SLICE_233 \sine_gen.SLICE_233 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n21130 ), .B0(\sine_gen.n21131 ), .A0(\sine_gen.n26786 ), 
    .F0(\sine_gen.n26789 ));
  sine_gen_SLICE_234 \sine_gen.SLICE_234 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1451_adj_431 ), .B1(\sine_gen.n1466_adj_432 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1451_adj_431 ), 
    .F1(\sine_gen.n26780 ));
  sine_gen_SLICE_235 \sine_gen.SLICE_235 ( .D1(\sine_gen.n1339_adj_93 ), 
    .C1(\sine_gen.n1371_adj_94 ), .B1(\sine_gen.n26780 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1371_adj_94 ), 
    .F1(\sine_gen.n26783 ));
  sine_gen_SLICE_236 \sine_gen.SLICE_236 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1466_adj_434 ), .B1(\sine_gen.n3537 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3537 ), .F1(\sine_gen.n1914 ));
  sine_gen_SLICE_237 \sine_gen.SLICE_237 ( .D1(\sine_gen.n1466_adj_434 ), 
    .C1(\sine_gen.address3[4] ), .A1(\sine_gen.n15153 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1466_adj_434 ), .F1(\sine_gen.n20345 ));
  sine_gen_SLICE_238 \sine_gen.SLICE_238 ( .D1(\sine_gen.n428 ), 
    .C1(\sine_gen.n78_adj_219 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n78_adj_219 ), 
    .F1(\sine_gen.n26774 ));
  sine_gen_SLICE_239 \sine_gen.SLICE_239 ( .D0(\sine_gen.n109 ), 
    .C0(\sine_gen.n348 ), .B0(\sine_gen.n26774 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20475 ));
  sine_gen_SLICE_240 \sine_gen.SLICE_240 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n21046 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n21047 ), .F0(\sine_gen.n26768 ));
  sine_gen_SLICE_241 \sine_gen.SLICE_241 ( .D1(\sine_gen.n27080 ), 
    .C1(\sine_gen.n26771 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.n26759 ), .D0(\sine_gen.n20972 ), .C0(\sine_gen.n20971 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n26768 ), 
    .F0(\sine_gen.n26771 ), .F1(\sine_gen.n27083 ));
  sine_gen_SLICE_242 \sine_gen.SLICE_242 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n860_adj_443 ), .B1(\sine_gen.n636 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.n428_adj_473 ), 
    .B0(\sine_gen.n781 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n860_adj_443 ), .F1(\sine_gen.n26762 ));
  sine_gen_SLICE_243 \sine_gen.SLICE_243 ( .D1(\sine_gen.n26762 ), 
    .C1(\sine_gen.n700_adj_445 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n732_adj_446 ), .D0(\sine_gen.n15221 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n781 ), 
    .F0(\sine_gen.n732_adj_446 ), .F1(\sine_gen.n26765 ));
  sine_gen_SLICE_244 \sine_gen.SLICE_244 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n21053 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n21052 ), .F0(\sine_gen.n26756 ));
  sine_gen_SLICE_245 \sine_gen.SLICE_245 ( .D0(\sine_gen.n21056 ), 
    .C0(\sine_gen.n21055 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n26756 ), .F0(\sine_gen.n26759 ));
  sine_gen_SLICE_246 \sine_gen.SLICE_246 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20951 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20950 ), .F0(\sine_gen.n26744 ));
  sine_gen_SLICE_247 \sine_gen.SLICE_247 ( .D0(\sine_gen.n26744 ), 
    .C0(\sine_gen.n20944 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20945 ), .F0(\sine_gen.n26747 ));
  sine_gen_SLICE_248 \sine_gen.SLICE_248 ( .D0(\sine_gen.n987_adj_461 ), 
    .C0(\sine_gen.n1018_adj_462 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26738 ));
  sine_gen_SLICE_249 \sine_gen.SLICE_249 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26741 ), .B1(\sine_gen.n26765 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n26738 ), 
    .C0(\sine_gen.n924_adj_464 ), .B0(\sine_gen.n955_adj_463 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26741 ), 
    .F1(\sine_gen.n27452 ));
  sine_gen_SLICE_250 \sine_gen.SLICE_250 ( .D1(\sine_gen.n25469 ), 
    .C1(\sine_gen.n19829 ), .B1(\sine_gen.address2[9] ), 
    .A1(\sine_gen.address2[8] ), .C0(\sine_gen.n3067_adj_449 ), 
    .B0(\sine_gen.n25649 ), .A0(\sine_gen.address2[7] ), 
    .F0(\sine_gen.n19829 ), .F1(\sine_gen.n26732 ));
  sine_gen_SLICE_251 \sine_gen.SLICE_251 ( .D1(\sine_gen.n26732 ), 
    .C1(\sine_gen.n19825 ), .B1(\sine_gen.address2[9] ), 
    .A1(\sine_gen.n19826 ), .C0(\sine_gen.n2301_adj_418 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n2174_adj_426 ), 
    .F0(\sine_gen.n19825 ), .F1(\sine_gen.n20941 ));
  sine_gen_SLICE_252 \sine_gen.SLICE_252 ( .D1(\sine_gen.n1165_adj_408 ), 
    .C1(\sine_gen.n26726 ), .B1(\sine_gen.n428_adj_473 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n109_adj_89 ), .B0(\sine_gen.n15203 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n26726 ), 
    .F1(\sine_gen.n20504 ));
  sine_gen_SLICE_254 \sine_gen.SLICE_254 ( .D1(\sine_gen.n3195 ), 
    .C1(\sine_gen.n3164_adj_475 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n3163_adj_896 ), 
    .C0(\sine_gen.n315 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3164_adj_475 ), 
    .F1(\sine_gen.n26720 ));
  sine_gen_SLICE_255 \sine_gen.SLICE_255 ( .D1(\sine_gen.n3212 ), 
    .B1(\sine_gen.n4041_adj_99 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n3101_adj_369 ), 
    .B0(\sine_gen.n26720 ), .A0(\sine_gen.n3132 ), .F0(\sine_gen.n26723 ), 
    .F1(\sine_gen.n3132 ));
  sine_gen_SLICE_256 \sine_gen.SLICE_256 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20888 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20887 ), .F0(\sine_gen.n26714 ));
  sine_gen_SLICE_257 \sine_gen.SLICE_257 ( .D1(\sine_gen.n893_adj_791 ), 
    .C1(\sine_gen.n1020 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n21118 ), .B0(\sine_gen.n26714 ), .A0(\sine_gen.n21119 ), 
    .F0(\sine_gen.n1020 ), .F1(\sine_gen.n25898 ));
  sine_gen_SLICE_258 \sine_gen.SLICE_258 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n13982 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n1770_adj_216 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.n130 ), .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n14753 ), 
    .F0(\sine_gen.n13982 ), .F1(\sine_gen.n25682 ));
  sine_gen_SLICE_259 \sine_gen.SLICE_259 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n14753 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n14753 ), 
    .F1(\sine_gen.n21172 ));
  sine_gen_SLICE_260 \sine_gen.SLICE_260 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1324_adj_480 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1339_adj_327 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1324_adj_480 ), 
    .F1(\sine_gen.n26702 ));
  sine_gen_SLICE_261 \sine_gen.SLICE_261 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n26702 ), .B0(\sine_gen.n1147_adj_281 ), 
    .A0(\sine_gen.n1084_adj_279 ), .F0(\sine_gen.n26705 ));
  sine_gen_SLICE_262 \sine_gen.SLICE_262 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2553_adj_484 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3960_adj_485 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2553_adj_484 ), 
    .F1(\sine_gen.n26696 ));
  sine_gen_SLICE_263 \sine_gen.SLICE_263 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n26696 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.n2507_adj_922 ), .F0(\sine_gen.n20510 ));
  sine_gen_SLICE_264 \sine_gen.SLICE_264 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20921 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20920 ), .F0(\sine_gen.n26690 ));
  sine_gen_SLICE_265 \sine_gen.SLICE_265 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n26693 ), .B1(\sine_gen.n27188 ), .A1(\sine_gen.n26627 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n20917 ), 
    .B0(\sine_gen.n26690 ), .A0(\sine_gen.n20918 ), .F0(\sine_gen.n26693 ), 
    .F1(\sine_gen.n27191 ));
  sine_gen_SLICE_266 \sine_gen.SLICE_266 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n109_adj_89 ), .B1(\sine_gen.n15_adj_476 ), 
    .A1(\sine_gen.address1[5] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n109_adj_89 ), .F1(\sine_gen.n26678 ));
  sine_gen_SLICE_267 \sine_gen.SLICE_267 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n26678 ), .B0(\sine_gen.n93 ), .A0(\sine_gen.n78 ), 
    .F0(\sine_gen.n19839 ));
  sine_gen_SLICE_268 \sine_gen.SLICE_268 ( .D1(\sine_gen.n1739_adj_491 ), 
    .C1(\sine_gen.n1931 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1931 ), .F1(\sine_gen.n26672 ));
  sine_gen_SLICE_269 \sine_gen.SLICE_269 ( .D1(\sine_gen.n20930 ), 
    .C1(\sine_gen.n20929 ), .B1(\sine_gen.n25688 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n26672 ), .B0(\sine_gen.n1882_adj_494 ), 
    .A0(\sine_gen.n549 ), .F0(\sine_gen.n20929 ), .F1(\sine_gen.n25691 ));
  sine_gen_SLICE_270 \sine_gen.SLICE_270 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20147 ), .B1(\sine_gen.n20146 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n69 ), .C0(\sine_gen.n14042 ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20147 ), .F1(\sine_gen.n26666 ));
  sine_gen_SLICE_271 \sine_gen.SLICE_271 ( .D1(\sine_gen.n20787 ), 
    .C1(\sine_gen.n25481 ), .B1(\sine_gen.n26666 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n13544 ), 
    .C0(\sine_gen.n25478 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n1804_adj_808 ), .F0(\sine_gen.n25481 ), 
    .F1(\sine_gen.n19808 ));
  sine_gen_SLICE_272 \sine_gen.SLICE_272 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n21189 ), .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1770 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1770 ), .F1(\sine_gen.n26654 ));
  sine_gen_SLICE_273 \sine_gen.SLICE_273 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20517 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n20529 ), .D0(\sine_gen.n301_adj_181 ), 
    .C0(\sine_gen.n26654 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n1612_adj_406 ), .F0(\sine_gen.n20517 ), 
    .F1(\sine_gen.n25568 ));
  sine_gen_SLICE_274 \sine_gen.SLICE_274 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n20228 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n25997 ), .F0(\sine_gen.n26648 ));
  sine_gen_SLICE_275 \sine_gen.SLICE_275 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20509 ), .B1(\sine_gen.n20510 ), .A1(\sine_gen.n26648 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n3898_adj_325 ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.n21165 ), 
    .F0(\sine_gen.n20509 ), .F1(\sine_gen.n26651 ));
  sine_gen_SLICE_276 \sine_gen.SLICE_276 ( .D1(\sine_gen.address3[9] ), 
    .C1(\sine_gen.n20873 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.n20872 ), .C0(\sine_gen.n3067_adj_322 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n26375 ), 
    .F0(\sine_gen.n20873 ), .F1(\sine_gen.n26642 ));
  sine_gen_SLICE_277 \sine_gen.SLICE_277 ( .D1(\sine_gen.n21101 ), 
    .C1(\sine_gen.n21100 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.n26642 ), .D0(\sine_gen.n2174_adj_315 ), 
    .C0(\sine_gen.n2301_adj_314 ), .B0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n21100 ), .F1(\sine_gen.n26645 ));
  sine_gen_SLICE_278 \sine_gen.SLICE_278 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n7 ), .B1(\sine_gen.n1371 ), .A1(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n7 ), 
    .F1(\sine_gen.n1914_adj_509 ));
  sine_gen_SLICE_280 \sine_gen.SLICE_280 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2619_adj_511 ), .B1(\sine_gen.n2490 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2619_adj_511 ), 
    .F1(\sine_gen.n26636 ));
  sine_gen_SLICE_281 \sine_gen.SLICE_281 ( .D1(\sine_gen.n2426 ), 
    .C1(\sine_gen.n2700_adj_512 ), .B1(\sine_gen.n26636 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2700_adj_512 ), .F1(\sine_gen.n26639 ));
  sine_gen_SLICE_282 \sine_gen.SLICE_282 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n4016_adj_517 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n2700_adj_518 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n4016_adj_517 ), .F1(\sine_gen.n19933 ));
  sine_gen_SLICE_283 \sine_gen.SLICE_283 ( .D1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2700_adj_518 ), .F1(\sine_gen.n21373 ));
  sine_gen_SLICE_284 \sine_gen.SLICE_284 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20891 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20890 ), .F0(\sine_gen.n26624 ));
  sine_gen_SLICE_285 \sine_gen.SLICE_285 ( .D0(\sine_gen.n20882 ), 
    .C0(\sine_gen.n20881 ), .B0(\sine_gen.n26624 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n26627 ));
  sine_gen_SLICE_286 \sine_gen.SLICE_286 ( .D0(\sine_gen.n20898 ), 
    .C0(\sine_gen.n21075 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26612 ));
  sine_gen_SLICE_287 \sine_gen.SLICE_287 ( .D1(\sine_gen.n21012 ), 
    .C1(\sine_gen.n20994 ), .B1(\sine_gen.n26612 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n1549_adj_702 ), 
    .C0(\sine_gen.n1564_adj_699 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n27218 ), .F0(\sine_gen.n20994 ), .F1(\sine_gen.n26615 ));
  sine_gen_SLICE_288 \sine_gen.SLICE_288 ( .D0(\sine_gen.n21091 ), 
    .C0(\sine_gen.n21092 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26606 ));
  sine_gen_SLICE_289 \sine_gen.SLICE_289 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20869 ), .B0(\sine_gen.n26606 ), .A0(\sine_gen.n20870 ), 
    .F0(\sine_gen.n26609 ));
  sine_gen_SLICE_290 \sine_gen.SLICE_290 ( .D1(\sine_gen.n1356_adj_197 ), 
    .C1(\sine_gen.n1371_adj_527 ), .B1(\sine_gen.n26600 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n781 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n1402_adj_200 ), .F0(\sine_gen.n26600 ), 
    .F1(\sine_gen.n20537 ));
  sine_gen_SLICE_292 \sine_gen.SLICE_292 ( .D1(\sine_gen.n13628 ), 
    .C1(\sine_gen.n1580_adj_533 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1580_adj_533 ), 
    .F1(\sine_gen.n26594 ));
  sine_gen_SLICE_293 \sine_gen.SLICE_293 ( .D1(\sine_gen.n27350 ), 
    .C1(\sine_gen.n26597 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.n25823 ), .D0(\sine_gen.n26594 ), .C0(\sine_gen.n14197 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n1356_adj_164 ), 
    .F0(\sine_gen.n26597 ), .F1(\sine_gen.n27353 ));
  sine_gen_SLICE_294 \sine_gen.SLICE_294 ( .D0(\sine_gen.n19807 ), 
    .C0(\sine_gen.n19808 ), .B0(\sine_gen.address2[8] ), 
    .A0(\sine_gen.address2[9] ), .F0(\sine_gen.n26588 ));
  sine_gen_SLICE_295 \sine_gen.SLICE_295 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n25433 ), .B0(\sine_gen.n26588 ), .A0(\sine_gen.n19799 ), 
    .F0(\sine_gen.n19853 ));
  sine_gen_SLICE_296 \sine_gen.SLICE_296 ( .D0(\sine_gen.n25667 ), 
    .C0(\sine_gen.n19931 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n26582 ));
  sine_gen_SLICE_297 \sine_gen.SLICE_297 ( .D1(\sine_gen.n26582 ), 
    .C1(\sine_gen.n19927 ), .B1(\sine_gen.address1[9] ), 
    .A1(\sine_gen.n19928 ), .C0(\sine_gen.n2301 ), .B0(\sine_gen.n2174 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n19927 ), 
    .F1(\sine_gen.n20866 ));
  sine_gen_SLICE_298 \sine_gen.SLICE_298 ( .D1(\sine_gen.n20252 ), 
    .C1(\sine_gen.n20251 ), .B1(\sine_gen.n26156 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n2619 ), 
    .C0(\sine_gen.n4016_adj_517 ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20251 ), 
    .F1(\sine_gen.n26159 ));
  sine_gen_SLICE_299 \sine_gen.SLICE_299 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2619 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n2490_adj_682 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2619 ), .F1(\sine_gen.n26246 ));
  sine_gen_SLICE_300 \sine_gen.SLICE_300 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n19958 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n19957 ), .F0(\sine_gen.n26576 ));
  sine_gen_SLICE_301 \sine_gen.SLICE_301 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n19924 ), .B0(\sine_gen.n26576 ), .A0(\sine_gen.n19925 ), 
    .F0(\sine_gen.n26579 ));
  sine_gen_SLICE_302 \sine_gen.SLICE_302 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n19946 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n19945 ), .F0(\sine_gen.n26570 ));
  sine_gen_SLICE_304 \sine_gen.SLICE_304 ( .D1(\sine_gen.n21112 ), 
    .C1(\sine_gen.n21113 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n476_adj_260 ), .A0(\sine_gen.n221_adj_259 ), 
    .F0(\sine_gen.n21113 ), .F1(\sine_gen.n26546 ));
  sine_gen_SLICE_305 \sine_gen.SLICE_305 ( .D1(\sine_gen.n21107 ), 
    .C1(\sine_gen.n21106 ), .B1(\sine_gen.n26546 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n317_adj_256 ), .A0(\sine_gen.n636_adj_125 ), 
    .F0(\sine_gen.n21106 ), .F1(\sine_gen.n26549 ));
  sine_gen_SLICE_306 \sine_gen.SLICE_306 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n26528 ), .B1(\sine_gen.n3148_adj_108 ), 
    .A1(\sine_gen.n3163_adj_558 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n26528 ), 
    .F1(\sine_gen.n20018 ));
  sine_gen_SLICE_308 \sine_gen.SLICE_308 ( .D0(\sine_gen.n25727 ), 
    .C0(\sine_gen.n19982 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n26510 ));
  sine_gen_SLICE_309 \sine_gen.SLICE_309 ( .D0(\sine_gen.n26510 ), 
    .C0(\sine_gen.n20857 ), .B0(\sine_gen.n20858 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n20827 ));
  sine_gen_SLICE_310 \sine_gen.SLICE_310 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3945_adj_570 ), .B1(\sine_gen.n2843_adj_571 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3945_adj_570 ), 
    .F1(\sine_gen.n26504 ));
  sine_gen_SLICE_311 \sine_gen.SLICE_311 ( .D0(\sine_gen.n2283_adj_553 ), 
    .C0(\sine_gen.n26504 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2507_adj_212 ), .F0(\sine_gen.n26507 ));
  sine_gen_SLICE_312 \sine_gen.SLICE_312 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n20837 ), .B0(\sine_gen.n20836 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n26498 ));
  sine_gen_SLICE_313 \sine_gen.SLICE_313 ( .D1(\sine_gen.address1[11] ), 
    .C1(\sine_gen.n20024 ), .B1(\sine_gen.address1[10] ), 
    .A1(\sine_gen.n25799 ), .D0(\sine_gen.n20015 ), .C0(\sine_gen.n25763 ), 
    .B0(\sine_gen.address1[9] ), .A0(\sine_gen.n26498 ), 
    .F0(\sine_gen.n20024 ), .F1(\sine_gen.n25802 ));
  sine_gen_SLICE_314 \sine_gen.SLICE_314 ( .D1(\sine_gen.n21361 ), 
    .C1(\sine_gen.n1785_adj_576 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1785_adj_576 ), 
    .F1(\sine_gen.n26492 ));
  sine_gen_SLICE_315 \sine_gen.SLICE_315 ( .D1(\sine_gen.n1658_adj_578 ), 
    .C1(\sine_gen.n1804_adj_355 ), .B1(\sine_gen.n26492 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1804_adj_355 ), 
    .F1(\sine_gen.n26495 ));
  sine_gen_SLICE_316 \sine_gen.SLICE_316 ( .D1(\sine_gen.n20524 ), 
    .C1(\sine_gen.n20525 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.address3[8] ), .C0(\sine_gen.n4090 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n26129 ), 
    .F0(\sine_gen.n20525 ), .F1(\sine_gen.n26486 ));
  sine_gen_SLICE_317 \sine_gen.SLICE_317 ( .D1(\sine_gen.address3[10] ), 
    .C1(\sine_gen.n20588 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.n20587 ), .D0(\sine_gen.n26486 ), .C0(\sine_gen.n20512 ), 
    .B0(\sine_gen.address3[9] ), .A0(\sine_gen.n20513 ), 
    .F0(\sine_gen.n20588 ), .F1(\sine_gen.n26366 ));
  sine_gen_SLICE_318 \sine_gen.SLICE_318 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3018_adj_582 ), .A1(\sine_gen.n3100_adj_293 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3018_adj_582 ), .F1(\sine_gen.n3259_adj_695 ));
  sine_gen_SLICE_319 \sine_gen.SLICE_319 ( .D1(\sine_gen.n549 ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.n3018_adj_582 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n20275 ), .F1(\sine_gen.n19634 ));
  sine_gen_SLICE_320 \sine_gen.SLICE_320 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n236_adj_271 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n251 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n236_adj_271 ), 
    .F1(\sine_gen.n26474 ));
  sine_gen_SLICE_321 \sine_gen.SLICE_321 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20594 ), .B1(\sine_gen.address3[7] ), 
    .A1(\sine_gen.n20593 ), .D0(\sine_gen.n109_adj_139 ), 
    .C0(\sine_gen.n26474 ), .B0(\sine_gen.n205_adj_584 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n20594 ), 
    .F1(\sine_gen.n26390 ));
  sine_gen_SLICE_322 \sine_gen.SLICE_322 ( .C1(\sine_gen.n2986_adj_585 ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2986_adj_585 ), .F1(\sine_gen.n20273 ));
  sine_gen_SLICE_323 \sine_gen.SLICE_323 ( .D1(\sine_gen.n20275 ), 
    .C1(\sine_gen.n20276 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n4016 ), 
    .C0(\sine_gen.n2986_adj_585 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20276 ), 
    .F1(\sine_gen.n26042 ));
  sine_gen_SLICE_324 \sine_gen.SLICE_324 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1165 ), .B1(\sine_gen.n1612_adj_586 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1165 ), .F1(\sine_gen.n26468 ));
  sine_gen_SLICE_325 \sine_gen.SLICE_325 ( .D1(\sine_gen.n699_adj_590 ), 
    .C1(\sine_gen.n3467_adj_591 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n26468 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3467_adj_591 ), 
    .F1(\sine_gen.n26471 ));
  sine_gen_SLICE_326 \sine_gen.SLICE_326 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n428_adj_473 ), .B1(\sine_gen.n78 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n78 ), .F1(\sine_gen.n26462 ));
  sine_gen_SLICE_327 \sine_gen.SLICE_327 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n93 ), .A1(\sine_gen.n109_adj_89 ), 
    .D0(\sine_gen.n348_adj_427 ), .C0(\sine_gen.n26462 ), 
    .B0(\sine_gen.n109_adj_89 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n19866 ), .F1(\sine_gen.n221 ));
  sine_gen_SLICE_328 \sine_gen.SLICE_328 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n2874_adj_594 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n4016 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n2874_adj_594 ), 
    .F1(\sine_gen.n20285 ));
  sine_gen_SLICE_330 \sine_gen.SLICE_330 ( .D1(\sine_gen.n2010_adj_217 ), 
    .C1(\sine_gen.n2025 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2025 ), .F1(\sine_gen.n26456 ));
  sine_gen_SLICE_331 \sine_gen.SLICE_331 ( .D1(\sine_gen.n26456 ), 
    .C1(\sine_gen.n13962 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n21172 ), .D0(\sine_gen.n168 ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.n21227 ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n13962 ), .F1(\sine_gen.n20625 ));
  sine_gen_SLICE_332 \sine_gen.SLICE_332 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n379_adj_600 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n251_adj_601 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n379_adj_600 ), 
    .F1(\sine_gen.n26450 ));
  sine_gen_SLICE_333 \sine_gen.SLICE_333 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20728 ), .B1(\sine_gen.n25418 ), .A1(\sine_gen.n20729 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n26450 ), 
    .B0(\sine_gen.n109_adj_497 ), .A0(\sine_gen.n236_adj_505 ), 
    .F0(\sine_gen.n20728 ), .F1(\sine_gen.n25421 ));
  sine_gen_SLICE_334 \sine_gen.SLICE_334 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1898_adj_607 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n1913_adj_608 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1898_adj_607 ), 
    .F1(\sine_gen.n26438 ));
  sine_gen_SLICE_335 \sine_gen.SLICE_335 ( .D1(\sine_gen.n26495 ), 
    .C1(\sine_gen.n26441 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n26438 ), 
    .B0(\sine_gen.n1867_adj_356 ), .A0(\sine_gen.n1739_adj_380 ), 
    .F0(\sine_gen.n26441 ), .F1(\sine_gen.n1916_adj_821 ));
  sine_gen_SLICE_337 \sine_gen.SLICE_337 ( .D1(\sine_gen.n25754 ), 
    .C1(\sine_gen.n1661 ), .B1(\sine_gen.address1[8] ), .A1(\sine_gen.n25631 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20617 ), 
    .B0(\sine_gen.n20618 ), .A0(\sine_gen.n26426 ), .F0(\sine_gen.n1661 ), 
    .F1(\sine_gen.n20073 ));
  sine_gen_SLICE_338 \sine_gen.SLICE_338 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n3450_adj_194 ), .B1(\sine_gen.n3419 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1324_adj_143 ), 
    .B0(\sine_gen.n251_adj_193 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n3450_adj_194 ), .F1(\sine_gen.n26420 ));
  sine_gen_SLICE_339 \sine_gen.SLICE_339 ( .D1(\sine_gen.n158_adj_232 ), 
    .C1(\sine_gen.n3356_adj_192 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n26420 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n572_adj_142 ), .A0(\sine_gen.n589_adj_112 ), 
    .F0(\sine_gen.n3356_adj_192 ), .F1(\sine_gen.n26423 ));
  sine_gen_SLICE_340 \sine_gen.SLICE_340 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n252 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n221_adj_190 ), .F0(\sine_gen.n26414 ));
  sine_gen_SLICE_341 \sine_gen.SLICE_341 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n26417 ), .B1(\sine_gen.n25937 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n189_adj_186 ), 
    .B0(\sine_gen.n413 ), .A0(\sine_gen.n26414 ), .F0(\sine_gen.n26417 ), 
    .F1(\sine_gen.n20857 ));
  sine_gen_SLICE_342 \sine_gen.SLICE_342 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n19892 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n19891 ), .F0(\sine_gen.n26408 ));
  sine_gen_SLICE_343 \sine_gen.SLICE_343 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n26411 ), .B1(\sine_gen.n26687 ), .A1(\sine_gen.n27326 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20608 ), 
    .B0(\sine_gen.n26408 ), .A0(\sine_gen.n20609 ), .F0(\sine_gen.n26411 ), 
    .F1(\sine_gen.n27329 ));
  sine_gen_SLICE_344 \sine_gen.SLICE_344 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n380_adj_176 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n20847 ), .F0(\sine_gen.n26402 ));
  sine_gen_SLICE_345 \sine_gen.SLICE_345 ( .D0(\sine_gen.n26402 ), 
    .C0(\sine_gen.n317_adj_173 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n286_adj_170 ), .F0(\sine_gen.n26405 ));
  sine_gen_SLICE_346 \sine_gen.SLICE_346 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2828_adj_623 ), .B1(\sine_gen.n2843_adj_598 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2828_adj_623 ), .F1(\sine_gen.n20284 ));
  sine_gen_SLICE_347 \sine_gen.SLICE_347 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20353 ), .B1(\sine_gen.n20354 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n2828_adj_623 ), .B0(\sine_gen.n3913 ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n20353 ), 
    .F1(\sine_gen.n26066 ));
  sine_gen_SLICE_348 \sine_gen.SLICE_348 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n443_adj_560 ), .B1(\sine_gen.n1850 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n443_adj_560 ), 
    .F1(\sine_gen.n26396 ));
  sine_gen_SLICE_349 \sine_gen.SLICE_349 ( .D0(\sine_gen.n1324_adj_626 ), 
    .C0(\sine_gen.n26396 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n1165_adj_408 ), .F0(\sine_gen.n26399 ));
  sine_gen_SLICE_351 \sine_gen.SLICE_351 ( .D1(\sine_gen.n21066 ), 
    .C1(\sine_gen.n21003 ), .B1(\sine_gen.n26390 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n142_adj_166 ), 
    .C0(\sine_gen.n27194 ), .B0(\sine_gen.n15_adj_352 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n21003 ), 
    .F1(\sine_gen.n26393 ));
  sine_gen_SLICE_352 \sine_gen.SLICE_352 ( .D0(\sine_gen.n17917 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n17916 ), .F0(\sine_gen.n26384 ));
  sine_gen_SLICE_353 \sine_gen.SLICE_353 ( .D1(\sine_gen.n19943 ), 
    .C1(\sine_gen.n19942 ), .B1(\sine_gen.n26384 ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.n251 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n844 ), .F0(\sine_gen.n19942 ), 
    .F1(\sine_gen.n26387 ));
  sine_gen_SLICE_354 \sine_gen.SLICE_354 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2444_adj_641 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.n21159 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2444_adj_641 ), 
    .F1(\sine_gen.n20356 ));
  sine_gen_SLICE_356 \sine_gen.SLICE_356 ( .D1(\sine_gen.n20597 ), 
    .C1(\sine_gen.n20596 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n348_adj_163 ), .A0(\sine_gen.n109_adj_162 ), 
    .F0(\sine_gen.n20596 ), .F1(\sine_gen.n26378 ));
  sine_gen_SLICE_357 \sine_gen.SLICE_357 ( .D0(\sine_gen.n20555 ), 
    .C0(\sine_gen.n20554 ), .B0(\sine_gen.n26378 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26381 ));
  sine_gen_SLICE_358 \sine_gen.SLICE_358 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n19979 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n19978 ), .F0(\sine_gen.n26372 ));
  sine_gen_SLICE_359 \sine_gen.SLICE_359 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20584 ), .B0(\sine_gen.n26372 ), .A0(\sine_gen.n20585 ), 
    .F0(\sine_gen.n26375 ));
  sine_gen_SLICE_360 \sine_gen.SLICE_360 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2553_adj_648 ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2553_adj_648 ), .F1(\sine_gen.n20249 ));
  sine_gen_SLICE_361 \sine_gen.SLICE_361 ( .D1(\sine_gen.n20350 ), 
    .C1(\sine_gen.n20351 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.n4016 ), .B0(\sine_gen.n2553_adj_648 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20351 ), 
    .F1(\sine_gen.n26114 ));
  sine_gen_SLICE_362 \sine_gen.SLICE_362 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n20573 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20572 ), .F0(\sine_gen.n26360 ));
  sine_gen_SLICE_364 \sine_gen.SLICE_364 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20267 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n20266 ), .D0(\sine_gen.n2553 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n4016_adj_517 ), 
    .F0(\sine_gen.n20267 ), .F1(\sine_gen.n26156 ));
  sine_gen_SLICE_365 \sine_gen.SLICE_365 ( .C1(\sine_gen.n2553 ), 
    .B1(\sine_gen.n3960 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2553 ), .F1(\sine_gen.n3961 ));
  sine_gen_SLICE_366 \sine_gen.SLICE_366 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n19994 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n19993 ), .F0(\sine_gen.n26354 ));
  sine_gen_SLICE_367 \sine_gen.SLICE_367 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n26357 ), .B1(\sine_gen.n26423 ), 
    .A1(\sine_gen.address3[8] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20578 ), .B0(\sine_gen.n26354 ), .A0(\sine_gen.n20579 ), 
    .F0(\sine_gen.n26357 ), .F1(\sine_gen.n27326 ));
  sine_gen_SLICE_368 \sine_gen.SLICE_368 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n380 ), .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n20853 ), 
    .F0(\sine_gen.n26348 ));
  sine_gen_SLICE_369 \sine_gen.SLICE_369 ( .D0(\sine_gen.n286 ), 
    .C0(\sine_gen.n317_adj_138 ), .B0(\sine_gen.n26348 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26351 ));
  sine_gen_SLICE_370 \sine_gen.SLICE_370 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20003 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20002 ), .F0(\sine_gen.n26342 ));
  sine_gen_SLICE_371 \sine_gen.SLICE_371 ( .D1(\sine_gen.n26111 ), 
    .C1(\sine_gen.n127 ), .B1(\sine_gen.n26150 ), .A1(\sine_gen.address3[8] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n20569 ), 
    .B0(\sine_gen.n26342 ), .A0(\sine_gen.n20570 ), .F0(\sine_gen.n127 ), 
    .F1(\sine_gen.n26153 ));
  sine_gen_SLICE_372 \sine_gen.SLICE_372 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n507_adj_128 ), .B1(\sine_gen.n476_adj_131 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n93_adj_126 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n506_adj_127 ), 
    .F0(\sine_gen.n507_adj_128 ), .F1(\sine_gen.n26336 ));
  sine_gen_SLICE_373 \sine_gen.SLICE_373 ( .D1(\sine_gen.n26351 ), 
    .C1(\sine_gen.n26339 ), .A1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.n26336 ), .C0(\sine_gen.n444_adj_124 ), .B0(\sine_gen.n158 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26339 ), 
    .F1(\sine_gen.n20612 ));
  sine_gen_SLICE_374 \sine_gen.SLICE_374 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n507 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n476_adj_121 ), .F0(\sine_gen.n26330 ));
  sine_gen_SLICE_375 \sine_gen.SLICE_375 ( .C1(\sine_gen.n26333 ), 
    .B1(\sine_gen.n26405 ), .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n413 ), 
    .C0(\sine_gen.n444 ), .B0(\sine_gen.n26330 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n26333 ), .F1(\sine_gen.n20858 ));
  sine_gen_SLICE_376 \sine_gen.SLICE_376 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n2507_adj_658 ), .B1(\sine_gen.n3913 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2507_adj_658 ), 
    .F1(\sine_gen.n20350 ));
  sine_gen_SLICE_378 \sine_gen.SLICE_378 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20012 ), .B0(\sine_gen.n20011 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n26324 ));
  sine_gen_SLICE_379 \sine_gen.SLICE_379 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20560 ), .B0(\sine_gen.n26324 ), .A0(\sine_gen.n20561 ), 
    .F0(\sine_gen.n382 ));
  sine_gen_SLICE_380 \sine_gen.SLICE_380 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n14118 ), .B1(\sine_gen.n13688 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.n13704 ), .B0(\sine_gen.n14951 ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n14118 ), 
    .F1(\sine_gen.n26318 ));
  sine_gen_SLICE_381 \sine_gen.SLICE_381 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n26321 ), .B1(\sine_gen.n27056 ), .A1(\sine_gen.n3835 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n21174 ), .B0(\sine_gen.n3643 ), 
    .A0(\sine_gen.n26318 ), .F0(\sine_gen.n26321 ), .F1(\sine_gen.n27059 ));
  sine_gen_SLICE_382 \sine_gen.SLICE_382 ( .D1(\sine_gen.n1274_adj_664 ), 
    .C1(\sine_gen.n1259_adj_663 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1259_adj_663 ), 
    .F1(\sine_gen.n26306 ));
  sine_gen_SLICE_383 \sine_gen.SLICE_383 ( .D1(\sine_gen.n27347 ), 
    .C1(\sine_gen.n26309 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n26306 ), .B0(\sine_gen.n3355 ), 
    .A0(\sine_gen.n859_adj_167 ), .F0(\sine_gen.n26309 ), 
    .F1(\sine_gen.n1277 ));
  sine_gen_SLICE_384 \sine_gen.SLICE_384 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n20021 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20020 ), .F0(\sine_gen.n26294 ));
  sine_gen_SLICE_385 \sine_gen.SLICE_385 ( .D1(\sine_gen.n893_adj_734 ), 
    .C1(\sine_gen.n1020_adj_668 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20518 ), .B0(\sine_gen.n26294 ), .A0(\sine_gen.n20519 ), 
    .F0(\sine_gen.n1020_adj_668 ), .F1(\sine_gen.n26072 ));
  sine_gen_SLICE_387 \sine_gen.SLICE_387 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n4088_adj_670 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27476 ));
  sine_gen_SLICE_388 \sine_gen.SLICE_388 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n20501 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20500 ), .F0(\sine_gen.n26288 ));
  sine_gen_SLICE_389 \sine_gen.SLICE_389 ( .D1(\sine_gen.n25847 ), 
    .C1(\sine_gen.n1150_adj_671 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.n25976 ), .D0(\sine_gen.n26288 ), .C0(\sine_gen.n20497 ), 
    .B0(\sine_gen.n20498 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n1150_adj_671 ), .F1(\sine_gen.n25979 ));
  sine_gen_SLICE_390 \sine_gen.SLICE_390 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n3961 ), .B0(\sine_gen.n3930 ), .A0(\sine_gen.address3[6] ), 
    .F0(\sine_gen.n26282 ));
  sine_gen_SLICE_391 \sine_gen.SLICE_391 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n21175 ), .B1(\sine_gen.n26282 ), .A1(\sine_gen.n3898 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.n315 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n21175 ), 
    .F1(\sine_gen.n26285 ));
  sine_gen_SLICE_392 \sine_gen.SLICE_392 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20456 ), .B1(\sine_gen.n20455 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n3537 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.n1529 ), .F0(\sine_gen.n20456 ), .F1(\sine_gen.n26276 ));
  sine_gen_SLICE_393 \sine_gen.SLICE_393 ( .D1(\sine_gen.n20438 ), 
    .C1(\sine_gen.n20437 ), .B1(\sine_gen.n26276 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1356_adj_96 ), 
    .C0(\sine_gen.n1676_adj_95 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20437 ), .F1(\sine_gen.n26279 ));
  sine_gen_SLICE_394 \sine_gen.SLICE_394 ( .D1(\sine_gen.n17937 ), 
    .C1(\sine_gen.n17938 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n1387 ), 
    .C0(\sine_gen.address3[4] ), .A0(\sine_gen.n1356 ), .F0(\sine_gen.n17938 ), 
    .F1(\sine_gen.n26270 ));
  sine_gen_SLICE_395 \sine_gen.SLICE_395 ( .D0(\sine_gen.n20483 ), 
    .C0(\sine_gen.n20482 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26270 ), .F0(\sine_gen.n1405 ));
  sine_gen_SLICE_396 \sine_gen.SLICE_396 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20471 ), .B1(\sine_gen.n26243 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n221 ), .C0(\sine_gen.n476 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n20471 ), 
    .F1(\sine_gen.n26264 ));
  sine_gen_SLICE_397 \sine_gen.SLICE_397 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20461 ), .B1(\sine_gen.n20462 ), .A1(\sine_gen.n26264 ), 
    .C0(\sine_gen.n317 ), .B0(\sine_gen.address1[5] ), .A0(\sine_gen.n636 ), 
    .F0(\sine_gen.n20461 ), .F1(\sine_gen.n26267 ));
  sine_gen_SLICE_398 \sine_gen.SLICE_398 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n379_adj_425 ), .B1(\sine_gen.n572_adj_470 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n379_adj_425 ), 
    .F1(\sine_gen.n26252 ));
  sine_gen_SLICE_399 \sine_gen.SLICE_399 ( .D0(\sine_gen.n364_adj_424 ), 
    .C0(\sine_gen.n26252 ), .B0(\sine_gen.n236_adj_681 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26255 ));
  sine_gen_SLICE_401 \sine_gen.SLICE_401 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2426_adj_686 ), .B1(\sine_gen.n26246 ), 
    .A1(\sine_gen.n2700_adj_518 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2426_adj_686 ), 
    .F1(\sine_gen.n26249 ));
  sine_gen_SLICE_402 \sine_gen.SLICE_402 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n428_adj_473 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n443_adj_560 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n428_adj_473 ), 
    .F1(\sine_gen.n26240 ));
  sine_gen_SLICE_403 \sine_gen.SLICE_403 ( .D0(\sine_gen.n397_adj_688 ), 
    .C0(\sine_gen.n26240 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n412_adj_468 ), .F0(\sine_gen.n26243 ));
  sine_gen_SLICE_404 \sine_gen.SLICE_404 ( .D1(\sine_gen.n20117 ), 
    .C1(\sine_gen.n20116 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .C0(\sine_gen.n1770_adj_88 ), 
    .B0(\sine_gen.n1882 ), .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n20116 ), 
    .F1(\sine_gen.n26234 ));
  sine_gen_SLICE_405 \sine_gen.SLICE_405 ( .D0(\sine_gen.n26234 ), 
    .C0(\sine_gen.n20434 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20435 ), .F0(\sine_gen.n26237 ));
  sine_gen_SLICE_406 \sine_gen.SLICE_406 ( .D1(\sine_gen.n20446 ), 
    .C1(\sine_gen.n20447 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n1785 ), .A0(\sine_gen.n1770_adj_86 ), 
    .F0(\sine_gen.n20447 ), .F1(\sine_gen.n26228 ));
  sine_gen_SLICE_407 \sine_gen.SLICE_407 ( .D0(\sine_gen.n26228 ), 
    .C0(\sine_gen.n20443 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20444 ), .F0(\sine_gen.n1788 ));
  sine_gen_SLICE_408 \sine_gen.SLICE_408 ( .D0(\sine_gen.n20440 ), 
    .C0(\sine_gen.n20441 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26222 ));
  sine_gen_SLICE_409 \sine_gen.SLICE_409 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20263 ), .B0(\sine_gen.n26222 ), .A0(\sine_gen.n20264 ), 
    .F0(\sine_gen.n26225 ));
  sine_gen_SLICE_410 \sine_gen.SLICE_410 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20141 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20140 ), .F0(\sine_gen.n26216 ));
  sine_gen_SLICE_411 \sine_gen.SLICE_411 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20431 ), .B0(\sine_gen.n26216 ), .A0(\sine_gen.n20432 ), 
    .F0(\sine_gen.n1916 ));
  sine_gen_SLICE_413 \sine_gen.SLICE_413 ( .D1(\sine_gen.n26114 ), 
    .C1(\sine_gen.n20347 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n20348 ), .D0(\sine_gen.n2619_adj_511 ), 
    .C0(\sine_gen.n4016 ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20347 ), 
    .F1(\sine_gen.n2556_adj_721 ));
  sine_gen_SLICE_414 \sine_gen.SLICE_414 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20150 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20149 ), .F0(\sine_gen.n26210 ));
  sine_gen_SLICE_415 \sine_gen.SLICE_415 ( .D1(\sine_gen.n25751 ), 
    .C1(\sine_gen.n2556_adj_693 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n20429 ), 
    .C0(\sine_gen.n20428 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26210 ), .F0(\sine_gen.n2556_adj_693 ), 
    .F1(\sine_gen.n25832 ));
  sine_gen_SLICE_416 \sine_gen.SLICE_416 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n20159 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20158 ), .F0(\sine_gen.n26204 ));
  sine_gen_SLICE_417 \sine_gen.SLICE_417 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n2685 ), .B1(\sine_gen.n25766 ), .A1(\sine_gen.n2812 ), 
    .D0(\sine_gen.n20426 ), .C0(\sine_gen.n20425 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n26204 ), .F0(\sine_gen.n2685 ), 
    .F1(\sine_gen.n25769 ));
  sine_gen_SLICE_418 \sine_gen.SLICE_418 ( .D0(\sine_gen.n20164 ), 
    .C0(\sine_gen.n20165 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26198 ));
  sine_gen_SLICE_419 \sine_gen.SLICE_419 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20170 ), .B0(\sine_gen.n26198 ), .A0(\sine_gen.n20171 ), 
    .F0(\sine_gen.n2812 ));
  sine_gen_SLICE_420 \sine_gen.SLICE_420 ( .C1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[2] ), .A1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2411_adj_523 ), .F1(\sine_gen.n3993_adj_973 ));
  sine_gen_SLICE_421 \sine_gen.SLICE_421 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2427_adj_524 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2396_adj_242 ), .D0(\sine_gen.n2411_adj_523 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n3913 ), .F0(\sine_gen.n2427_adj_524 ), 
    .F1(\sine_gen.n27302 ));
  sine_gen_SLICE_422 \sine_gen.SLICE_422 ( .D1(\sine_gen.n20201 ), 
    .C1(\sine_gen.n20200 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n301 ), 
    .C0(\sine_gen.address3[4] ), .A0(\sine_gen.n986 ), .F0(\sine_gen.n20200 ), 
    .F1(\sine_gen.n26192 ));
  sine_gen_SLICE_423 \sine_gen.SLICE_423 ( .D1(\sine_gen.n26192 ), 
    .C1(\sine_gen.n20344 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n20345 ), .D0(\sine_gen.n1676_adj_95 ), 
    .B0(\sine_gen.n13688 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20344 ), .F1(\sine_gen.n26195 ));
  sine_gen_SLICE_424 \sine_gen.SLICE_424 ( .D1(\sine_gen.n26162 ), 
    .C1(\sine_gen.n3994_adj_701 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n4025_adj_714 ), .D0(\sine_gen.n4016_adj_517 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.n3993_adj_700 ), .F0(\sine_gen.n3994_adj_701 ), 
    .F1(\sine_gen.n26165 ));
  sine_gen_SLICE_425 \sine_gen.SLICE_425 ( .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3993_adj_700 ), 
    .F1(\sine_gen.n3832_adj_934 ));
  sine_gen_SLICE_426 \sine_gen.SLICE_426 ( .C1(\sine_gen.n2573_adj_241 ), 
    .B1(\sine_gen.n2395 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2573_adj_241 ), .F1(\sine_gen.n2396_adj_242 ));
  sine_gen_SLICE_427 \sine_gen.SLICE_427 ( .D1(\sine_gen.n15317 ), 
    .C1(\sine_gen.n2810_adj_771 ), .B1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n3913 ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n2573_adj_241 ), 
    .F0(\sine_gen.n2810_adj_771 ), .F1(\sine_gen.n20909 ));
  sine_gen_SLICE_428 \sine_gen.SLICE_428 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n20174 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20173 ), .F0(\sine_gen.n26186 ));
  sine_gen_SLICE_429 \sine_gen.SLICE_429 ( .D0(\sine_gen.n20417 ), 
    .C0(\sine_gen.n20416 ), .B0(\sine_gen.n26186 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n2940 ));
  sine_gen_SLICE_430 \sine_gen.SLICE_430 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20186 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n20185 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n109_adj_139 ), .A0(\sine_gen.n3018_adj_430 ), 
    .F0(\sine_gen.n20186 ), .F1(\sine_gen.n26180 ));
  sine_gen_SLICE_431 \sine_gen.SLICE_431 ( .D0(\sine_gen.n26180 ), 
    .C0(\sine_gen.n20374 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20375 ), .F0(\sine_gen.n26183 ));
  sine_gen_SLICE_432 \sine_gen.SLICE_432 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n26174 ), .B1(\sine_gen.n1529 ), 
    .A1(\sine_gen.n1324_adj_143 ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1850_adj_705 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n443_adj_141 ), .F0(\sine_gen.n26174 ), 
    .F1(\sine_gen.n26177 ));
  sine_gen_SLICE_434 \sine_gen.SLICE_434 ( .D1(\sine_gen.n572_adj_142 ), 
    .C1(\sine_gen.n379_adj_709 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n379_adj_709 ), 
    .F1(\sine_gen.n26168 ));
  sine_gen_SLICE_435 \sine_gen.SLICE_435 ( .D0(\sine_gen.n541 ), 
    .C0(\sine_gen.n26168 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n236_adj_710 ), .F0(\sine_gen.n26171 ));
  sine_gen_SLICE_436 \sine_gen.SLICE_436 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n4057_adj_713 ), .B1(\sine_gen.n3132 ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n4041_adj_99 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n3690 ), 
    .F0(\sine_gen.n4057_adj_713 ), .F1(\sine_gen.n26162 ));
  sine_gen_SLICE_440 \sine_gen.SLICE_440 ( .D1(\sine_gen.n26063 ), 
    .C1(\sine_gen.address3[7] ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.n382 ), .D0(\sine_gen.n158_adj_725 ), 
    .C0(\sine_gen.n444_adj_739 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n26060 ), .F0(\sine_gen.n26063 ), .F1(\sine_gen.n26150 ));
  sine_gen_SLICE_442 \sine_gen.SLICE_442 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n4024 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n315 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n4024 ), .F1(\sine_gen.n4025_adj_714 ));
  sine_gen_SLICE_444 \sine_gen.SLICE_444 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n668 ), .B1(\sine_gen.n443_adj_141 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n668 ), .F1(\sine_gen.n26144 ));
  sine_gen_SLICE_445 \sine_gen.SLICE_445 ( .D0(\sine_gen.n397_adj_196 ), 
    .C0(\sine_gen.n26144 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n653_adj_718 ), .F0(\sine_gen.n26147 ));
  sine_gen_SLICE_446 \sine_gen.SLICE_446 ( .D1(\sine_gen.n15_adj_719 ), 
    .C1(\sine_gen.n109_adj_497 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n109_adj_497 ), 
    .F1(\sine_gen.n26138 ));
  sine_gen_SLICE_447 \sine_gen.SLICE_447 ( .D0(\sine_gen.n188_adj_269 ), 
    .C0(\sine_gen.n26138 ), .B0(\sine_gen.n93_adj_637 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n20670 ));
  sine_gen_SLICE_448 \sine_gen.SLICE_448 ( .D1(\sine_gen.n20365 ), 
    .C1(\sine_gen.n20366 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n1435 ), 
    .C0(\sine_gen.n3576_adj_404 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20366 ), .F1(\sine_gen.n26132 ));
  sine_gen_SLICE_449 \sine_gen.SLICE_449 ( .C1(\sine_gen.n26135 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n25553 ), 
    .D0(\sine_gen.n20363 ), .C0(\sine_gen.n20362 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n26132 ), 
    .F0(\sine_gen.n26135 ), .F1(\sine_gen.n20513 ));
  sine_gen_SLICE_450 \sine_gen.SLICE_450 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20210 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20209 ), .F0(\sine_gen.n26126 ));
  sine_gen_SLICE_451 \sine_gen.SLICE_451 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n26126 ), .B0(\sine_gen.n20215 ), .A0(\sine_gen.n20216 ), 
    .F0(\sine_gen.n26129 ));
  sine_gen_SLICE_452 \sine_gen.SLICE_452 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20222 ), .B0(\sine_gen.n20221 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n26120 ));
  sine_gen_SLICE_453 \sine_gen.SLICE_453 ( .D1(\sine_gen.n27311 ), 
    .C1(\sine_gen.n26123 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20357 ), 
    .B0(\sine_gen.n26120 ), .A0(\sine_gen.n20356 ), .F0(\sine_gen.n26123 ), 
    .F1(\sine_gen.n19928 ));
  sine_gen_SLICE_456 \sine_gen.SLICE_456 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n252_adj_723 ), .B1(\sine_gen.n221_adj_722 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n236 ), 
    .C0(\sine_gen.n251_adj_659 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n252_adj_723 ), .F1(\sine_gen.n26108 ));
  sine_gen_SLICE_457 \sine_gen.SLICE_457 ( .D0(\sine_gen.n26108 ), 
    .C0(\sine_gen.n189_adj_724 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n158_adj_725 ), .F0(\sine_gen.n26111 ));
  sine_gen_SLICE_458 \sine_gen.SLICE_458 ( .C1(\sine_gen.n3960_adj_263 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n3212 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3212 ), .F1(\sine_gen.n3961_adj_264 ));
  sine_gen_SLICE_459 \sine_gen.SLICE_459 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n315 ), .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n3212 ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n315 ), .F1(\sine_gen.n4025_adj_561 ));
  sine_gen_SLICE_460 \sine_gen.SLICE_460 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1931_adj_726 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n1739_adj_727 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1931_adj_726 ), 
    .F1(\sine_gen.n26102 ));
  sine_gen_SLICE_462 \sine_gen.SLICE_462 ( .C1(\sine_gen.n15203 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1371_adj_527 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1371_adj_527 ), .F1(\sine_gen.n20606 ));
  sine_gen_SLICE_463 \sine_gen.SLICE_463 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n1914_adj_875 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.n19625 ), .D0(\sine_gen.n1371_adj_527 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.n3913 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n1914_adj_875 ), 
    .F1(\sine_gen.n20615 ));
  sine_gen_SLICE_464 \sine_gen.SLICE_464 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n20249 ), .B0(\sine_gen.n20248 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26096 ));
  sine_gen_SLICE_465 \sine_gen.SLICE_465 ( .D1(\sine_gen.n20330 ), 
    .C1(\sine_gen.n20329 ), .B1(\sine_gen.n26096 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n2573_adj_241 ), .B0(\sine_gen.n2411_adj_523 ), 
    .F0(\sine_gen.n20329 ), .F1(\sine_gen.n2685_adj_732 ));
  sine_gen_SLICE_466 \sine_gen.SLICE_466 ( .D1(\sine_gen.n3960_adj_482 ), 
    .C1(\sine_gen.n3212_adj_328 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3212_adj_328 ), .F1(\sine_gen.n3961_adj_483 ));
  sine_gen_SLICE_467 \sine_gen.SLICE_467 ( .D1(\sine_gen.n2444 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.n7 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.n7 ), 
    .A0(\sine_gen.n3212_adj_328 ), .F0(\sine_gen.n3228_adj_704 ), 
    .F1(\sine_gen.n20659 ));
  sine_gen_SLICE_468 \sine_gen.SLICE_468 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n923_adj_350 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n939_adj_146 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n923_adj_350 ), 
    .F1(\sine_gen.n26090 ));
  sine_gen_SLICE_469 \sine_gen.SLICE_469 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n26090 ), .B0(\sine_gen.n844 ), .A0(\sine_gen.n731 ), 
    .F0(\sine_gen.n26093 ));
  sine_gen_SLICE_470 \sine_gen.SLICE_470 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20312 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20311 ), .F0(\sine_gen.n26084 ));
  sine_gen_SLICE_471 \sine_gen.SLICE_471 ( .D0(\sine_gen.n20300 ), 
    .C0(\sine_gen.n20299 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n26084 ), .F0(\sine_gen.n26087 ));
  sine_gen_SLICE_472 \sine_gen.SLICE_472 ( .D1(\sine_gen.n1946_adj_370 ), 
    .C1(\sine_gen.n26078 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n1770_adj_531 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n26078 ), 
    .F1(\sine_gen.n26081 ));
  sine_gen_SLICE_475 \sine_gen.SLICE_475 ( .D1(\sine_gen.n765_adj_735 ), 
    .C1(\sine_gen.n25931 ), .B1(\sine_gen.address3[8] ), 
    .A1(\sine_gen.n26072 ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n14120 ), .B0(\sine_gen.n14122 ), .A0(\sine_gen.n25928 ), 
    .F0(\sine_gen.n25931 ), .F1(\sine_gen.n26075 ));
  sine_gen_SLICE_477 \sine_gen.SLICE_477 ( .D0(\sine_gen.n26066 ), 
    .C0(\sine_gen.n20285 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n20284 ), .F0(\sine_gen.n2940_adj_736 ));
  sine_gen_SLICE_478 \sine_gen.SLICE_478 ( .D0(\sine_gen.n507_adj_738 ), 
    .C0(\sine_gen.address3[5] ), .B0(\sine_gen.n476_adj_737 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n26060 ));
  sine_gen_SLICE_480 \sine_gen.SLICE_480 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20359 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20360 ), .F0(\sine_gen.n26054 ));
  sine_gen_SLICE_481 \sine_gen.SLICE_481 ( .C1(\sine_gen.n26057 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n27293 ), 
    .D0(\sine_gen.n26054 ), .C0(\sine_gen.n20368 ), .B0(\sine_gen.n20369 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26057 ), 
    .F1(\sine_gen.n19937 ));
  sine_gen_SLICE_482 \sine_gen.SLICE_482 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20384 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n20383 ), .D0(\sine_gen.n443_adj_560 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n572_adj_470 ), 
    .F0(\sine_gen.n20384 ), .F1(\sine_gen.n26048 ));
  sine_gen_SLICE_483 \sine_gen.SLICE_483 ( .D1(\sine_gen.n26048 ), 
    .C1(\sine_gen.n20269 ), .B1(\sine_gen.n20270 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n15221 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n1549 ), .F0(\sine_gen.n20269 ), 
    .F1(\sine_gen.n26051 ));
  sine_gen_SLICE_485 \sine_gen.SLICE_485 ( .D1(\sine_gen.n26042 ), 
    .C1(\sine_gen.n20272 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n20273 ), .D0(\sine_gen.n4016 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n2700_adj_512 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n20272 ), .F1(\sine_gen.n3067_adj_741 ));
  sine_gen_SLICE_486 \sine_gen.SLICE_486 ( .D0(\sine_gen.n20317 ), 
    .C0(\sine_gen.n20318 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n26036 ));
  sine_gen_SLICE_487 \sine_gen.SLICE_487 ( .C1(\sine_gen.n26039 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n26855 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n20336 ), 
    .B0(\sine_gen.n26036 ), .A0(\sine_gen.n20335 ), .F0(\sine_gen.n26039 ), 
    .F1(\sine_gen.n20000 ));
  sine_gen_SLICE_488 \sine_gen.SLICE_488 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.address3[6] ), .B0(\sine_gen.n20458 ), 
    .A0(\sine_gen.n20459 ), .F0(\sine_gen.n26030 ));
  sine_gen_SLICE_489 \sine_gen.SLICE_489 ( .C1(\sine_gen.n26033 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n27023 ), 
    .D0(\sine_gen.n26030 ), .C0(\sine_gen.n20486 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n20485 ), 
    .F0(\sine_gen.n26033 ), .F1(\sine_gen.n21101 ));
  sine_gen_SLICE_490 \sine_gen.SLICE_490 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20279 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20278 ), .F0(\sine_gen.n26024 ));
  sine_gen_SLICE_491 \sine_gen.SLICE_491 ( .D0(\sine_gen.n20291 ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.n20290 ), 
    .A0(\sine_gen.n26024 ), .F0(\sine_gen.n26027 ));
  sine_gen_SLICE_492 \sine_gen.SLICE_492 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20257 ), .B1(\sine_gen.n20258 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n3913 ), .B0(\sine_gen.address1[3] ), .A0(\sine_gen.n4016 ), 
    .F0(\sine_gen.n20257 ), .F1(\sine_gen.n26018 ));
  sine_gen_SLICE_493 \sine_gen.SLICE_493 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n3579_adj_750 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n21030 ), .D0(\sine_gen.n26018 ), .C0(\sine_gen.n20254 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n20255 ), 
    .F0(\sine_gen.n3579_adj_750 ), .F1(\sine_gen.n25580 ));
  sine_gen_SLICE_494 \sine_gen.SLICE_494 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n93_adj_637 ), .B1(\sine_gen.n13536 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n93_adj_637 ), 
    .F1(\sine_gen.n26012 ));
  sine_gen_SLICE_495 \sine_gen.SLICE_495 ( .D1(\sine_gen.n27359 ), 
    .C1(\sine_gen.n26015 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n15_adj_719 ), 
    .C0(\sine_gen.n26012 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n986_adj_753 ), .F0(\sine_gen.n26015 ), 
    .F1(\sine_gen.n27506 ));
  sine_gen_SLICE_496 \sine_gen.SLICE_496 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n14210 ), .B1(\sine_gen.n14_adj_744 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n14210 ), 
    .F1(\sine_gen.n26006 ));
  sine_gen_SLICE_497 \sine_gen.SLICE_497 ( .D1(\sine_gen.n14212 ), 
    .C1(\sine_gen.n172_adj_756 ), .B1(\sine_gen.n26006 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n172_adj_756 ), .F1(\sine_gen.n26009 ));
  sine_gen_SLICE_498 \sine_gen.SLICE_498 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20213 ), .B1(\sine_gen.n20212 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n2682_adj_743 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n2283_adj_967 ), 
    .F0(\sine_gen.n20213 ), .F1(\sine_gen.n26000 ));
  sine_gen_SLICE_499 \sine_gen.SLICE_499 ( .D1(\sine_gen.n26000 ), 
    .C1(\sine_gen.n20197 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n20198 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n2507_adj_755 ), .A0(\sine_gen.n2573_adj_230 ), 
    .F0(\sine_gen.n20197 ), .F1(\sine_gen.n26003 ));
  sine_gen_SLICE_500 \sine_gen.SLICE_500 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n14749 ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.n2426_adj_761 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n14749 ), .F1(\sine_gen.n2427_adj_384 ));
  sine_gen_SLICE_501 \sine_gen.SLICE_501 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2426_adj_761 ), .A1(\sine_gen.n2507 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2426_adj_761 ), .F1(\sine_gen.n20317 ));
  sine_gen_SLICE_502 \sine_gen.SLICE_502 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2444 ), .B1(\sine_gen.n2619_adj_323 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2444 ), .F1(\sine_gen.n20218 ));
  sine_gen_SLICE_504 \sine_gen.SLICE_504 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3898_adj_762 ), .B1(\sine_gen.n25454 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.n12622 ), 
    .C0(\sine_gen.n15094 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n13748 ), .F0(\sine_gen.n3898_adj_762 ), 
    .F1(\sine_gen.n25457 ));
  sine_gen_SLICE_506 \sine_gen.SLICE_506 ( .D1(\sine_gen.n3993_adj_765 ), 
    .C1(\sine_gen.n25994 ), .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n2444 ), 
    .D0(\sine_gen.n3148_adj_108 ), .C0(\sine_gen.address2[5] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n4024_adj_760 ), 
    .F0(\sine_gen.n25994 ), .F1(\sine_gen.n25997 ));
  sine_gen_SLICE_508 \sine_gen.SLICE_508 ( .C1(\sine_gen.n2426_adj_766 ), 
    .B1(\sine_gen.n2507_adj_755 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2426_adj_766 ), .F1(\sine_gen.n20458 ));
  sine_gen_SLICE_509 \sine_gen.SLICE_509 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n14947 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n2426_adj_766 ), .D0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n14947 ), .F1(\sine_gen.n2427 ));
  sine_gen_SLICE_510 \sine_gen.SLICE_510 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n20591 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n20590 ), .D0(\sine_gen.n2553 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n20591 ), 
    .F1(\sine_gen.n25988 ));
  sine_gen_SLICE_511 \sine_gen.SLICE_511 ( .D1(\sine_gen.n25988 ), 
    .C1(\sine_gen.n20182 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n20183 ), .D0(\sine_gen.n2573_adj_707 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n2411_adj_706 ), 
    .F0(\sine_gen.n20182 ), .F1(\sine_gen.n25991 ));
  sine_gen_SLICE_512 \sine_gen.SLICE_512 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n2025_adj_238 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2025_adj_238 ), 
    .F1(\sine_gen.n2300_adj_961 ));
  sine_gen_SLICE_514 \sine_gen.SLICE_514 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n20531 ), .B1(\sine_gen.n20530 ), 
    .A1(\sine_gen.address2[6] ), .C0(\sine_gen.n2444 ), 
    .B0(\sine_gen.n2553_adj_484 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n20531 ), .F1(\sine_gen.n25982 ));
  sine_gen_SLICE_515 \sine_gen.SLICE_515 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n25985 ), .B1(\sine_gen.n26915 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n20218 ), 
    .B0(\sine_gen.n20219 ), .A0(\sine_gen.n25982 ), .F0(\sine_gen.n25985 ), 
    .F1(\sine_gen.n19883 ));
  sine_gen_SLICE_516 \sine_gen.SLICE_516 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n1532_adj_769 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n1405 ), .F0(\sine_gen.n25976 ));
  sine_gen_SLICE_518 \sine_gen.SLICE_518 ( .D1(\sine_gen.n20548 ), 
    .C1(\sine_gen.n20549 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n2553_adj_484 ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n20549 ), .F1(\sine_gen.n25970 ));
  sine_gen_SLICE_519 \sine_gen.SLICE_519 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20203 ), .B1(\sine_gen.n20204 ), .A1(\sine_gen.n25970 ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.n2411_adj_861 ), 
    .B0(\sine_gen.n2573_adj_869 ), .F0(\sine_gen.n20203 ), 
    .F1(\sine_gen.n25973 ));
  sine_gen_SLICE_520 \sine_gen.SLICE_520 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n25811 ), .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n1916 ), 
    .D0(\sine_gen.n1978 ), .C0(\sine_gen.n1947_adj_834 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n25808 ), 
    .F0(\sine_gen.n25811 ), .F1(\sine_gen.n25964 ));
  sine_gen_SLICE_521 \sine_gen.SLICE_521 ( .D1(\sine_gen.n25979 ), 
    .C1(\sine_gen.n25967 ), .A1(\sine_gen.address3[9] ), 
    .D0(\sine_gen.n25964 ), .C0(\sine_gen.n1661_adj_774 ), 
    .B0(\sine_gen.n1788 ), .A0(\sine_gen.address3[8] ), .F0(\sine_gen.n25967 ), 
    .F1(\sine_gen.n20564 ));
  sine_gen_SLICE_522 \sine_gen.SLICE_522 ( .D1(\sine_gen.n4016 ), 
    .C1(\sine_gen.n1770_adj_216 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1770_adj_216 ), .F1(\sine_gen.n19910 ));
  sine_gen_SLICE_524 \sine_gen.SLICE_524 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n20566 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n20567 ), .D0(\sine_gen.n2843_adj_952 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n108 ), .F0(\sine_gen.n20567 ), .F1(\sine_gen.n25958 ));
  sine_gen_SLICE_525 \sine_gen.SLICE_525 ( .D0(\sine_gen.n25958 ), 
    .C0(\sine_gen.n20195 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20194 ), .F0(\sine_gen.n25961 ));
  sine_gen_SLICE_526 \sine_gen.SLICE_526 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20603 ), .B0(\sine_gen.n20602 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n25952 ));
  sine_gen_SLICE_527 \sine_gen.SLICE_527 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n25955 ), .A1(\sine_gen.n25961 ), .D0(\sine_gen.n20192 ), 
    .C0(\sine_gen.address2[6] ), .B0(\sine_gen.n20191 ), 
    .A0(\sine_gen.n25952 ), .F0(\sine_gen.n25955 ), .F1(\sine_gen.n20924 ));
  sine_gen_SLICE_528 \sine_gen.SLICE_528 ( .D0(\sine_gen.n20188 ), 
    .C0(\sine_gen.n20189 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25946 ));
  sine_gen_SLICE_529 \sine_gen.SLICE_529 ( .D0(\sine_gen.n20179 ), 
    .C0(\sine_gen.n20180 ), .B0(\sine_gen.n25946 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25949 ));
  sine_gen_SLICE_530 \sine_gen.SLICE_530 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20576 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n20575 ), .D0(\sine_gen.n1309_adj_944 ), 
    .C0(\sine_gen.n1530_adj_947 ), .B0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n20576 ), .F1(\sine_gen.n25940 ));
  sine_gen_SLICE_531 \sine_gen.SLICE_531 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n20536 ), .B1(\sine_gen.n25940 ), .A1(\sine_gen.n20537 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n1340_adj_945 ), 
    .A0(\sine_gen.n1309_adj_944 ), .F0(\sine_gen.n20536 ), 
    .F1(\sine_gen.n25943 ));
  sine_gen_SLICE_532 \sine_gen.SLICE_532 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n20633 ), .B1(\sine_gen.n20632 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n15_adj_547 ), 
    .C0(\sine_gen.n109_adj_174 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20633 ), .F1(\sine_gen.n25934 ));
  sine_gen_SLICE_533 \sine_gen.SLICE_533 ( .D1(\sine_gen.n20176 ), 
    .C1(\sine_gen.n20177 ), .B1(\sine_gen.n25934 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n157_adj_168 ), .A0(\sine_gen.n699 ), .F0(\sine_gen.n20177 ), 
    .F1(\sine_gen.n25937 ));
  sine_gen_SLICE_534 \sine_gen.SLICE_534 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n2174_adj_781 ), .B1(\sine_gen.n25832 ), 
    .A1(\sine_gen.n2301_adj_814 ), .D0(\sine_gen.n14270 ), 
    .C0(\sine_gen.n2110_adj_780 ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2174_adj_781 ), 
    .F1(\sine_gen.n25835 ));
  sine_gen_SLICE_535 \sine_gen.SLICE_535 ( .D1(\sine_gen.n14987 ), 
    .C1(\sine_gen.n14111 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[5] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n14111 ), 
    .F1(\sine_gen.n2110_adj_780 ));
  sine_gen_SLICE_536 \sine_gen.SLICE_536 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n14124 ), .B0(\sine_gen.n605_adj_783 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n25928 ));
  sine_gen_SLICE_538 \sine_gen.SLICE_538 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n13620 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n859_adj_167 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n13620 ), 
    .F1(\sine_gen.n25922 ));
  sine_gen_SLICE_539 \sine_gen.SLICE_539 ( .C1(\sine_gen.n25925 ), 
    .B1(\sine_gen.n26093 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n25922 ), 
    .B0(\sine_gen.n1116_adj_784 ), .A0(\sine_gen.n1101_adj_785 ), 
    .F0(\sine_gen.n25925 ), .F1(\sine_gen.n1150 ));
  sine_gen_SLICE_540 \sine_gen.SLICE_540 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n20660 ), .B1(\sine_gen.n20659 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n13748 ), .B0(\sine_gen.n4041 ), .A0(\sine_gen.n12622 ), 
    .F0(\sine_gen.n20660 ), .F1(\sine_gen.n25916 ));
  sine_gen_SLICE_541 \sine_gen.SLICE_541 ( .C1(\sine_gen.n25919 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n26303 ), 
    .D0(\sine_gen.n20168 ), .C0(\sine_gen.n20167 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n25916 ), 
    .F0(\sine_gen.n25919 ), .F1(\sine_gen.n19889 ));
  sine_gen_SLICE_542 \sine_gen.SLICE_542 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n20138 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n20137 ), .F0(\sine_gen.n25910 ));
  sine_gen_SLICE_543 \sine_gen.SLICE_543 ( .D0(\sine_gen.n20132 ), 
    .C0(\sine_gen.n20131 ), .B0(\sine_gen.n25910 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25913 ));
  sine_gen_SLICE_544 \sine_gen.SLICE_544 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n25907 ), .B1(\sine_gen.n26237 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.n25904 ), 
    .C0(\sine_gen.n1947_adj_787 ), .B0(\sine_gen.n19675 ), 
    .A0(\sine_gen.address3[6] ), .F0(\sine_gen.n25907 ), 
    .F1(\sine_gen.n27350 ));
  sine_gen_SLICE_545 \sine_gen.SLICE_545 ( .D1(\sine_gen.n1379 ), 
    .C1(\sine_gen.n14110 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.n14111 ), .F0(\sine_gen.n14110 ), .F1(\sine_gen.n25904 ));
  sine_gen_SLICE_547 \sine_gen.SLICE_547 ( .D1(\sine_gen.n20613 ), 
    .C1(\sine_gen.n25901 ), .A1(\sine_gen.address3[9] ), 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.n19848 ), 
    .B0(\sine_gen.n25898 ), .A0(\sine_gen.n765_adj_792 ), 
    .F0(\sine_gen.n25901 ), .F1(\sine_gen.n20911 ));
  sine_gen_SLICE_548 \sine_gen.SLICE_548 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n17926 ), .B1(\sine_gen.n17925 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.n1356_adj_818 ), 
    .C0(\sine_gen.n1435_adj_873 ), .B0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n17926 ), .F1(\sine_gen.n25892 ));
  sine_gen_SLICE_549 \sine_gen.SLICE_549 ( .D1(\sine_gen.n25892 ), 
    .C1(\sine_gen.n20113 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n20114 ), .D0(\sine_gen.n251_adj_601 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n844_adj_901 ), 
    .F0(\sine_gen.n20113 ), .F1(\sine_gen.n25895 ));
  sine_gen_SLICE_550 \sine_gen.SLICE_550 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n13536 ), .B1(\sine_gen.n173_adj_268 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n13536 ), 
    .F1(\sine_gen.n25886 ));
  sine_gen_SLICE_551 \sine_gen.SLICE_551 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1101_adj_799 ), .B1(\sine_gen.n25886 ), 
    .A1(\sine_gen.n1116_adj_798 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1101_adj_799 ), 
    .F1(\sine_gen.n20709 ));
  sine_gen_SLICE_552 \sine_gen.SLICE_552 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2426_adj_796 ), 
    .F1(\sine_gen.n2843_adj_952 ));
  sine_gen_SLICE_553 \sine_gen.SLICE_553 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n14847 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.n2426_adj_796 ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n14847 ), .F1(\sine_gen.n2427_adj_852 ));
  sine_gen_SLICE_554 \sine_gen.SLICE_554 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n379_adj_175 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n572_adj_188 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n379_adj_175 ), 
    .F1(\sine_gen.n25880 ));
  sine_gen_SLICE_555 \sine_gen.SLICE_555 ( .D1(\sine_gen.n25724 ), 
    .C1(\sine_gen.n20104 ), .B1(\sine_gen.n20105 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n25880 ), .B0(\sine_gen.n109_adj_174 ), 
    .A0(\sine_gen.n236_adj_187 ), .F0(\sine_gen.n20104 ), 
    .F1(\sine_gen.n25727 ));
  sine_gen_SLICE_557 \sine_gen.SLICE_557 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1947_adj_333 ), .A1(\sine_gen.n19642 ), .D0(\sine_gen.n69 ), 
    .C0(\sine_gen.n1931_adj_726 ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n1947_adj_333 ), 
    .F1(\sine_gen.n20146 ));
  sine_gen_SLICE_558 \sine_gen.SLICE_558 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20777 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n20776 ), .F0(\sine_gen.n25874 ));
  sine_gen_SLICE_559 \sine_gen.SLICE_559 ( .C1(\sine_gen.n25877 ), 
    .B1(\sine_gen.n25829 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n20098 ), 
    .B0(\sine_gen.n20099 ), .A0(\sine_gen.n25874 ), .F0(\sine_gen.n25877 ), 
    .F1(\sine_gen.n19807 ));
  sine_gen_SLICE_560 \sine_gen.SLICE_560 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n17923 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n17922 ), .F0(\sine_gen.n25868 ));
  sine_gen_SLICE_561 \sine_gen.SLICE_561 ( .D1(\sine_gen.n25871 ), 
    .C1(\sine_gen.address3[7] ), .A1(\sine_gen.n26003 ), 
    .D0(\sine_gen.n25868 ), .C0(\sine_gen.n20053 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n20054 ), 
    .F0(\sine_gen.n25871 ), .F1(\sine_gen.n20872 ));
  sine_gen_SLICE_563 \sine_gen.SLICE_563 ( .D0(\sine_gen.n25862 ), 
    .C0(\sine_gen.n21031 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n21279 ), .F0(\sine_gen.n25865 ));
  sine_gen_SLICE_564 \sine_gen.SLICE_564 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n20798 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n20797 ), .F0(\sine_gen.n25856 ));
  sine_gen_SLICE_565 \sine_gen.SLICE_565 ( .C1(\sine_gen.n25859 ), 
    .B1(\sine_gen.n25775 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n20048 ), .C0(\sine_gen.n20047 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n25856 ), 
    .F0(\sine_gen.n25859 ), .F1(\sine_gen.n19826 ));
  sine_gen_SLICE_566 \sine_gen.SLICE_566 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.address1[6] ), .B0(\sine_gen.n20504 ), 
    .A0(\sine_gen.n20503 ), .F0(\sine_gen.n25850 ));
  sine_gen_SLICE_568 \sine_gen.SLICE_568 ( .D0(\sine_gen.n20050 ), 
    .C0(\sine_gen.n20051 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n25844 ));
  sine_gen_SLICE_569 \sine_gen.SLICE_569 ( .D0(\sine_gen.n25844 ), 
    .C0(\sine_gen.n20491 ), .B0(\sine_gen.address3[6] ), 
    .A0(\sine_gen.n20492 ), .F0(\sine_gen.n25847 ));
  sine_gen_SLICE_570 \sine_gen.SLICE_570 ( .D1(\sine_gen.n20452 ), 
    .C1(\sine_gen.n20453 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n221 ), 
    .C0(\sine_gen.n252_adj_924 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n20453 ), .F1(\sine_gen.n25838 ));
  sine_gen_SLICE_574 \sine_gen.SLICE_574 ( .D1(\sine_gen.n13544 ), 
    .C1(\sine_gen.n1580_adj_817 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1580_adj_817 ), 
    .F1(\sine_gen.n25826 ));
  sine_gen_SLICE_575 \sine_gen.SLICE_575 ( .D0(\sine_gen.n25826 ), 
    .C0(\sine_gen.n14213 ), .B0(\sine_gen.n1356_adj_818 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n25829 ));
  sine_gen_SLICE_576 \sine_gen.SLICE_576 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n20063 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n20062 ), .F0(\sine_gen.n25820 ));
  sine_gen_SLICE_577 \sine_gen.SLICE_577 ( .D1(\sine_gen.n20465 ), 
    .C1(\sine_gen.n20464 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.n25820 ), .D0(\sine_gen.n1770_adj_88 ), 
    .B0(\sine_gen.n19672 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n20464 ), .F1(\sine_gen.n25823 ));
  sine_gen_SLICE_578 \sine_gen.SLICE_578 ( .D1(\sine_gen.n1372_adj_825 ), 
    .C1(\sine_gen.n1403_adj_826 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[6] ), .C0(\sine_gen.n1402_adj_550 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n301_adj_181 ), 
    .F0(\sine_gen.n1403_adj_826 ), .F1(\sine_gen.n25814 ));
  sine_gen_SLICE_579 \sine_gen.SLICE_579 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n1309_adj_828 ), .B1(\sine_gen.n25814 ), 
    .A1(\sine_gen.n1340_adj_827 ), .D0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.n251_adj_191 ), .A0(\sine_gen.n301_adj_181 ), 
    .F0(\sine_gen.n1309_adj_828 ), .F1(\sine_gen.n25817 ));
  sine_gen_SLICE_580 \sine_gen.SLICE_580 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2010_adj_374 ), .B1(\sine_gen.n2041_adj_833 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2010_adj_374 ), 
    .F1(\sine_gen.n25808 ));
  sine_gen_SLICE_583 \sine_gen.SLICE_583 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n549 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n549 ), .F1(\sine_gen.n19694 ));
  sine_gen_SLICE_584 \sine_gen.SLICE_584 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n20006 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n25745 ), .C0(\sine_gen.n3067_adj_912 ), 
    .B0(\sine_gen.address1[7] ), .A0(\sine_gen.n26027 ), 
    .F0(\sine_gen.n20006 ), .F1(\sine_gen.n25796 ));
  sine_gen_SLICE_585 \sine_gen.SLICE_585 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n19999 ), .B1(\sine_gen.n25796 ), .A1(\sine_gen.n20000 ), 
    .C0(\sine_gen.n2301_adj_907 ), .B0(\sine_gen.n2174_adj_909 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n19999 ), 
    .F1(\sine_gen.n25799 ));
  sine_gen_SLICE_586 \sine_gen.SLICE_586 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20008 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20009 ), .F0(\sine_gen.n25790 ));
  sine_gen_SLICE_587 \sine_gen.SLICE_587 ( .C1(\sine_gen.n25793 ), 
    .B1(\sine_gen.n893_adj_842 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n19988 ), .C0(\sine_gen.n19987 ), .B0(\sine_gen.n25790 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25793 ), 
    .F1(\sine_gen.n20894 ));
  sine_gen_SLICE_588 \sine_gen.SLICE_588 ( .D1(\sine_gen.n2874_adj_845 ), 
    .C1(\sine_gen.n2538_adj_541 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2538_adj_541 ), 
    .F1(\sine_gen.n25784 ));
  sine_gen_SLICE_589 \sine_gen.SLICE_589 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n2843_adj_846 ), .B1(\sine_gen.n25784 ), 
    .A1(\sine_gen.n2828_adj_847 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2828_adj_847 ), 
    .F1(\sine_gen.n25787 ));
  sine_gen_SLICE_590 \sine_gen.SLICE_590 ( .D1(\sine_gen.n19975 ), 
    .C1(\sine_gen.n19976 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n2986_adj_899 ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.n4016_adj_517 ), .F0(\sine_gen.n19976 ), 
    .F1(\sine_gen.n25778 ));
  sine_gen_SLICE_591 \sine_gen.SLICE_591 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n25781 ), .B1(\sine_gen.n2940_adj_889 ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n19933 ), 
    .B0(\sine_gen.n25778 ), .A0(\sine_gen.n19934 ), .F0(\sine_gen.n25781 ), 
    .F1(\sine_gen.n20978 ));
  sine_gen_SLICE_592 \sine_gen.SLICE_592 ( .D0(\sine_gen.n2396_adj_851 ), 
    .C0(\sine_gen.n2427_adj_852 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n25772 ));
  sine_gen_SLICE_593 \sine_gen.SLICE_593 ( .D1(\sine_gen.n2364_adj_853 ), 
    .C1(\sine_gen.n2333_adj_729 ), .B1(\sine_gen.n25772 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.n14043 ), .F0(\sine_gen.n2333_adj_729 ), 
    .F1(\sine_gen.n25775 ));
  sine_gen_SLICE_594 \sine_gen.SLICE_594 ( .D1(\sine_gen.address3[8] ), 
    .C1(\sine_gen.n3067_adj_855 ), .B1(\sine_gen.n2940 ), 
    .A1(\sine_gen.address3[7] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n3066_adj_892 ), .A0(\sine_gen.n27389 ), 
    .F0(\sine_gen.n3067_adj_855 ), .F1(\sine_gen.n25766 ));
  sine_gen_SLICE_596 \sine_gen.SLICE_596 ( .D1(\sine_gen.n17946 ), 
    .C1(\sine_gen.n17947 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3291_adj_885 ), .A0(\sine_gen.n3228_adj_884 ), 
    .F0(\sine_gen.n17947 ), .F1(\sine_gen.n25760 ));
  sine_gen_SLICE_597 \sine_gen.SLICE_597 ( .D1(\sine_gen.n25760 ), 
    .C1(\sine_gen.n20289 ), .B1(\sine_gen.n20304 ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n3100_adj_928 ), 
    .C0(\sine_gen.n3085_adj_929 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n27110 ), .F0(\sine_gen.n20289 ), .F1(\sine_gen.n25763 ));
  sine_gen_SLICE_598 \sine_gen.SLICE_598 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n20625 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n20616 ), .F0(\sine_gen.n25754 ));
  sine_gen_SLICE_600 \sine_gen.SLICE_600 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.n2300_adj_863 ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n21204 ), 
    .C0(\sine_gen.n2299_adj_921 ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n2300_adj_863 ), 
    .F1(\sine_gen.n2301_adj_814 ));
  sine_gen_SLICE_602 \sine_gen.SLICE_602 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n2396_adj_460 ), .B1(\sine_gen.n2427_adj_867 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2396_adj_460 ), 
    .F1(\sine_gen.n25748 ));
  sine_gen_SLICE_603 \sine_gen.SLICE_603 ( .D1(\sine_gen.n25748 ), 
    .C1(\sine_gen.n2333_adj_375 ), .B1(\sine_gen.n2364_adj_807 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n2333_adj_375 ), 
    .F1(\sine_gen.n25751 ));
  sine_gen_SLICE_605 \sine_gen.SLICE_605 ( .D0(\sine_gen.address1[7] ), 
    .C0(\sine_gen.n20394 ), .B0(\sine_gen.n25742 ), .A0(\sine_gen.n20415 ), 
    .F0(\sine_gen.n25745 ));
  sine_gen_SLICE_606 \sine_gen.SLICE_606 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n2556_adj_721 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n20904 ), .F0(\sine_gen.n25736 ));
  sine_gen_SLICE_607 \sine_gen.SLICE_607 ( .D1(\sine_gen.n25625 ), 
    .C1(\sine_gen.n25739 ), .B1(\sine_gen.n27494 ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n19627 ), .B0(\sine_gen.n2301_adj_310 ), 
    .A0(\sine_gen.n25736 ), .F0(\sine_gen.n25739 ), .F1(\sine_gen.n27497 ));
  sine_gen_SLICE_608 \sine_gen.SLICE_608 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.n14043 ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n14043 ), 
    .F1(\sine_gen.n14042 ));
  sine_gen_SLICE_610 \sine_gen.SLICE_610 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3450_adj_865 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n3419_adj_868 ), .C0(\sine_gen.n251_adj_215 ), 
    .B0(\sine_gen.n1324_adj_626 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3450_adj_865 ), .F1(\sine_gen.n25730 ));
  sine_gen_SLICE_611 \sine_gen.SLICE_611 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3356_adj_864 ), .B0(\sine_gen.n158_adj_879 ), 
    .A0(\sine_gen.n25730 ), .F0(\sine_gen.n25733 ));
  sine_gen_SLICE_612 \sine_gen.SLICE_612 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n25379 ), .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n764 ), 
    .D0(\sine_gen.n173 ), .C0(\sine_gen.n25376 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n653 ), .F0(\sine_gen.n25379 ), .F1(\sine_gen.n25724 ));
  sine_gen_SLICE_614 \sine_gen.SLICE_614 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n19973 ), .B1(\sine_gen.n19972 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n93_adj_119 ), 
    .B0(\sine_gen.n13448 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n19973 ), .F1(\sine_gen.n25718 ));
  sine_gen_SLICE_615 \sine_gen.SLICE_615 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25721 ), .A1(\sine_gen.n893 ), .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n19969 ), .B0(\sine_gen.n19970 ), .A0(\sine_gen.n25718 ), 
    .F0(\sine_gen.n25721 ), .F1(\sine_gen.n19982 ));
  sine_gen_SLICE_616 \sine_gen.SLICE_616 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n25706 ), .B1(\sine_gen.n2426_adj_859 ), 
    .A1(\sine_gen.n2700_adj_891 ), .D0(\sine_gen.n2619_adj_323 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n2490_adj_890 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n25706 ), 
    .F1(\sine_gen.n25709 ));
  sine_gen_SLICE_618 \sine_gen.SLICE_618 ( .D0(\sine_gen.address1[9] ), 
    .C0(\sine_gen.n20894 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n20893 ), .F0(\sine_gen.n25700 ));
  sine_gen_SLICE_619 \sine_gen.SLICE_619 ( .D0(\sine_gen.n25700 ), 
    .C0(\sine_gen.n19906 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n19907 ), .F0(\sine_gen.n25703 ));
  sine_gen_SLICE_620 \sine_gen.SLICE_620 ( .D0(\sine_gen.n1084_adj_457 ), 
    .C0(\sine_gen.n25694 ), .B0(\sine_gen.n1324_adj_466 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n25697 ));
  sine_gen_SLICE_621 \sine_gen.SLICE_621 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n21369 ), .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n443 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n21369 ), .F1(\sine_gen.n25694 ));
  sine_gen_SLICE_622 \sine_gen.SLICE_622 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3834_adj_835 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n420_adj_829 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3833_adj_831 ), .A0(\sine_gen.n19634 ), 
    .F0(\sine_gen.n3834_adj_835 ), .F1(\sine_gen.n25688 ));
  sine_gen_SLICE_625 \sine_gen.SLICE_625 ( .D1(\sine_gen.n21180 ), 
    .C1(\sine_gen.n3643_adj_824 ), .B1(\sine_gen.n25682 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n589_adj_311 ), .A0(\sine_gen.n781 ), 
    .F0(\sine_gen.n3643_adj_824 ), .F1(\sine_gen.n25685 ));
  sine_gen_SLICE_626 \sine_gen.SLICE_626 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3290_adj_894 ), 
    .F1(\sine_gen.n3163_adj_896 ));
  sine_gen_SLICE_628 \sine_gen.SLICE_628 ( .D1(\sine_gen.n17958 ), 
    .C1(\sine_gen.n17959 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3291_adj_812 ), .A0(\sine_gen.n3228_adj_811 ), 
    .F0(\sine_gen.n17959 ), .F1(\sine_gen.n25676 ));
  sine_gen_SLICE_629 \sine_gen.SLICE_629 ( .D1(\sine_gen.n20298 ), 
    .C1(\sine_gen.n20295 ), .B1(\sine_gen.address1[7] ), 
    .A1(\sine_gen.n25676 ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n27098 ), .B0(\sine_gen.n3100_adj_439 ), 
    .A0(\sine_gen.n3085_adj_459 ), .F0(\sine_gen.n20295 ), 
    .F1(\sine_gen.n25679 ));
  sine_gen_SLICE_632 \sine_gen.SLICE_632 ( .D1(\sine_gen.n20876 ), 
    .C1(\sine_gen.n20875 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n173 ), 
    .C0(\sine_gen.n589_adj_244 ), .B0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n20875 ), .F1(\sine_gen.n25670 ));
  sine_gen_SLICE_633 \sine_gen.SLICE_633 ( .D0(\sine_gen.n25670 ), 
    .C0(\sine_gen.n19921 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n19922 ), .F0(\sine_gen.n25673 ));
  sine_gen_SLICE_636 \sine_gen.SLICE_636 ( .D1(\sine_gen.n1451_adj_431 ), 
    .C1(\sine_gen.n1387 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1387 ), .F1(\sine_gen.n25658 ));
  sine_gen_SLICE_637 \sine_gen.SLICE_637 ( .D1(\sine_gen.n26783 ), 
    .C1(\sine_gen.n25661 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n1498_adj_503 ), .C0(\sine_gen.n25658 ), 
    .B0(\sine_gen.n1483_adj_506 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n25661 ), .F1(\sine_gen.n1532_adj_769 ));
  sine_gen_SLICE_638 \sine_gen.SLICE_638 ( .D1(\sine_gen.n3690 ), 
    .C1(\sine_gen.n3018 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3018 ), .F1(\sine_gen.n3259_adj_348 ));
  sine_gen_SLICE_639 \sine_gen.SLICE_639 ( .D1(\sine_gen.n589_adj_112 ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n3537 ), .D0(\sine_gen.address3[3] ), .C0(\sine_gen.n3018 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n19975 ), 
    .F1(\sine_gen.n20438 ));
  sine_gen_SLICE_640 \sine_gen.SLICE_640 ( .C1(\sine_gen.n2986_adj_899 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2986_adj_899 ), .F1(\sine_gen.n19934 ));
  sine_gen_SLICE_642 \sine_gen.SLICE_642 ( .D1(\sine_gen.n3930_adj_803 ), 
    .C1(\sine_gen.n3961_adj_802 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n2553_adj_648 ), 
    .B0(\sine_gen.address1[4] ), .A0(\sine_gen.n3960_adj_801 ), 
    .F0(\sine_gen.n3961_adj_802 ), .F1(\sine_gen.n25652 ));
  sine_gen_SLICE_643 \sine_gen.SLICE_643 ( .D1(\sine_gen.n25652 ), 
    .C1(\sine_gen.n21181 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n3898_adj_800 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n3913 ), .F0(\sine_gen.n21181 ), 
    .F1(\sine_gen.n25655 ));
  sine_gen_SLICE_644 \sine_gen.SLICE_644 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n19919 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n19918 ), .F0(\sine_gen.n25646 ));
  sine_gen_SLICE_645 \sine_gen.SLICE_645 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n19915 ), .B0(\sine_gen.n19916 ), .A0(\sine_gen.n25646 ), 
    .F0(\sine_gen.n25649 ));
  sine_gen_SLICE_646 \sine_gen.SLICE_646 ( .D1(\sine_gen.n17955 ), 
    .C1(\sine_gen.address1[5] ), .B1(\sine_gen.n17956 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n1387_adj_712 ), .A0(\sine_gen.n1356_adj_789 ), 
    .F0(\sine_gen.n17956 ), .F1(\sine_gen.n25640 ));
  sine_gen_SLICE_647 \sine_gen.SLICE_647 ( .D1(\sine_gen.n19904 ), 
    .C1(\sine_gen.n19903 ), .B1(\sine_gen.n25640 ), 
    .A1(\sine_gen.address1[6] ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n844_adj_218 ), .A0(\sine_gen.n572_adj_188 ), 
    .F0(\sine_gen.n19903 ), .F1(\sine_gen.n25643 ));
  sine_gen_SLICE_648 \sine_gen.SLICE_648 ( .D1(\sine_gen.n19794 ), 
    .C1(\sine_gen.n20976 ), .B1(\sine_gen.address2[8] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n955_adj_692 ), 
    .C0(\sine_gen.n924_adj_402 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n27224 ), .F0(\sine_gen.n20976 ), .F1(\sine_gen.n25634 ));
  sine_gen_SLICE_650 \sine_gen.SLICE_650 ( .D1(\sine_gen.n19910 ), 
    .C1(\sine_gen.n19909 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n781 ), .B0(\sine_gen.n1612 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n19909 ), 
    .F1(\sine_gen.n25628 ));
  sine_gen_SLICE_651 \sine_gen.SLICE_651 ( .D1(\sine_gen.n20606 ), 
    .C1(\sine_gen.n20605 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n25628 ), .D0(\sine_gen.n1770_adj_216 ), 
    .B0(\sine_gen.n1549 ), .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20605 ), 
    .F1(\sine_gen.n25631 ));
  sine_gen_SLICE_652 \sine_gen.SLICE_652 ( .D0(\sine_gen.address1[8] ), 
    .C0(\sine_gen.n3067_adj_741 ), .B0(\sine_gen.n2940_adj_736 ), 
    .A0(\sine_gen.address1[7] ), .F0(\sine_gen.n25622 ));
  sine_gen_SLICE_653 \sine_gen.SLICE_653 ( .D0(\sine_gen.n25622 ), 
    .C0(\sine_gen.n2685_adj_732 ), .B0(\sine_gen.n20910 ), 
    .A0(\sine_gen.address1[8] ), .F0(\sine_gen.n25625 ));
  sine_gen_SLICE_654 \sine_gen.SLICE_654 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n19898 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n19897 ), .F0(\sine_gen.n25616 ));
  sine_gen_SLICE_655 \sine_gen.SLICE_655 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25619 ), .A1(\sine_gen.n26579 ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n19879 ), 
    .B0(\sine_gen.n25616 ), .A0(\sine_gen.n19880 ), .F0(\sine_gen.n25619 ), 
    .F1(\sine_gen.n19912 ));
  sine_gen_SLICE_656 \sine_gen.SLICE_656 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n19862 ), .B1(\sine_gen.n19861 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.n4041_adj_99 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n12893 ), 
    .A0(\sine_gen.n13704 ), .F0(\sine_gen.n19862 ), .F1(\sine_gen.n25610 ));
  sine_gen_SLICE_657 \sine_gen.SLICE_657 ( .C1(\sine_gen.n25613 ), 
    .B1(\sine_gen.address3[7] ), .A1(\sine_gen.n26315 ), 
    .D0(\sine_gen.n20963 ), .C0(\sine_gen.n20962 ), 
    .B0(\sine_gen.address3[6] ), .A0(\sine_gen.n25610 ), 
    .F0(\sine_gen.n25613 ), .F1(\sine_gen.n20999 ));
  sine_gen_SLICE_658 \sine_gen.SLICE_658 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n4057_adj_757 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n3132_adj_754 ), .D0(\sine_gen.n4041_adj_233 ), 
    .C0(\sine_gen.n3100_adj_293 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n4057_adj_757 ), .F1(\sine_gen.n25604 ));
  sine_gen_SLICE_659 \sine_gen.SLICE_659 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25607 ), .B1(\sine_gen.n25655 ), .D0(\sine_gen.n25604 ), 
    .C0(\sine_gen.n3994_adj_908 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n4025_adj_749 ), .F0(\sine_gen.n25607 ), 
    .F1(\sine_gen.n20837 ));
  sine_gen_SLICE_660 \sine_gen.SLICE_660 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n20924 ), .B0(\sine_gen.n20923 ), 
    .A0(\sine_gen.address2[9] ), .F0(\sine_gen.n25598 ));
  sine_gen_SLICE_661 \sine_gen.SLICE_661 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n19882 ), .B0(\sine_gen.n25598 ), .A0(\sine_gen.n19883 ), 
    .F0(\sine_gen.n25601 ));
  sine_gen_SLICE_662 \sine_gen.SLICE_662 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2411_adj_706 ), 
    .F1(\sine_gen.n1754 ));
  sine_gen_SLICE_664 \sine_gen.SLICE_664 ( .D1(\sine_gen.n3739 ), 
    .C1(\sine_gen.n20793 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n12620 ), 
    .C0(\sine_gen.n27512 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n3212_adj_328 ), .F0(\sine_gen.n20793 ), 
    .F1(\sine_gen.n25592 ));
  sine_gen_SLICE_665 \sine_gen.SLICE_665 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n20056 ), .B0(\sine_gen.n25592 ), .A0(\sine_gen.n21342 ), 
    .F0(\sine_gen.n25595 ));
  sine_gen_SLICE_666 \sine_gen.SLICE_666 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n19886 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n19885 ), .F0(\sine_gen.n25586 ));
  sine_gen_SLICE_668 \sine_gen.SLICE_668 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n2573_adj_707 ), .B1(\sine_gen.n3537 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2573_adj_707 ), 
    .F1(\sine_gen.n2810_adj_895 ));
  sine_gen_SLICE_671 \sine_gen.SLICE_671 ( .D1(\sine_gen.n17963 ), 
    .C1(\sine_gen.n21024 ), .B1(\sine_gen.n25580 ), 
    .A1(\sine_gen.address1[8] ), .D0(\sine_gen.n27164 ), 
    .C0(\sine_gen.n3101_adj_294 ), .B0(\sine_gen.n3132_adj_754 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n21024 ), 
    .F1(\sine_gen.n25583 ));
  sine_gen_SLICE_672 \sine_gen.SLICE_672 ( .D0(\sine_gen.n17919 ), 
    .C0(\sine_gen.n17920 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n25574 ));
  sine_gen_SLICE_673 \sine_gen.SLICE_673 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20017 ), .B1(\sine_gen.n25574 ), .A1(\sine_gen.n20018 ), 
    .D0(\sine_gen.n15255 ), .C0(\sine_gen.n3101 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20017 ), .F1(\sine_gen.n25577 ));
  sine_gen_SLICE_674 \sine_gen.SLICE_674 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n285_adj_169 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n653 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n653 ), .F1(\sine_gen.n27560 ));
  sine_gen_SLICE_675 \sine_gen.SLICE_675 ( .D1(\sine_gen.n27563 ), 
    .C1(\sine_gen.address1[6] ), .A1(\sine_gen.n764 ), .D0(\sine_gen.n173 ), 
    .C0(\sine_gen.n27560 ), .B0(\sine_gen.n844_adj_218 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27563 ), .F1(\sine_gen.n893 ));
  sine_gen_SLICE_676 \sine_gen.SLICE_676 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2986_adj_887 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n3001_adj_911 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2986_adj_887 ), 
    .F1(\sine_gen.n27548 ));
  sine_gen_SLICE_677 \sine_gen.SLICE_677 ( .D1(\sine_gen.n2859_adj_916 ), 
    .C1(\sine_gen.n2700_adj_206 ), .B1(\sine_gen.n27548 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2700_adj_206 ), 
    .F1(\sine_gen.n27551 ));
  sine_gen_SLICE_678 \sine_gen.SLICE_678 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2986_adj_474 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n3001_adj_471 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2986_adj_474 ), 
    .F1(\sine_gen.n27542 ));
  sine_gen_SLICE_679 \sine_gen.SLICE_679 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n2955_adj_479 ), .B1(\sine_gen.n27542 ), 
    .A1(\sine_gen.n2859_adj_504 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2955_adj_479 ), 
    .F1(\sine_gen.n27545 ));
  sine_gen_SLICE_681 \sine_gen.SLICE_681 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20232 ), .B1(\sine_gen.n20235 ), .A1(\sine_gen.n25568 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27248 ), 
    .B0(\sine_gen.n1356_adj_917 ), .A0(\sine_gen.n1676 ), 
    .F0(\sine_gen.n20232 ), .F1(\sine_gen.n25571 ));
  sine_gen_SLICE_682 \sine_gen.SLICE_682 ( .D1(\sine_gen.n1882_adj_730 ), 
    .C1(\sine_gen.n27536 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n1691_adj_815 ), .D0(\sine_gen.n13548 ), 
    .C0(\sine_gen.n19640 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n27536 ), 
    .F1(\sine_gen.n20787 ));
  sine_gen_SLICE_684 \sine_gen.SLICE_684 ( .D1(\sine_gen.n1564 ), 
    .C1(\sine_gen.n27530 ), .B1(\sine_gen.n1549_adj_502 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n1595 ), .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n1580 ), 
    .F0(\sine_gen.n27530 ), .F1(\sine_gen.n27533 ));
  sine_gen_SLICE_687 \sine_gen.SLICE_687 ( .D1(\sine_gen.n20475 ), 
    .C1(\sine_gen.n20238 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n25562 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27236 ), .B0(\sine_gen.n15247 ), 
    .A0(\sine_gen.n301_adj_181 ), .F0(\sine_gen.n20238 ), 
    .F1(\sine_gen.n25565 ));
  sine_gen_SLICE_688 \sine_gen.SLICE_688 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3148 ), .B1(\sine_gen.n2828_adj_919 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3148 ), .F1(\sine_gen.n27524 ));
  sine_gen_SLICE_689 \sine_gen.SLICE_689 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3993 ), .B1(\sine_gen.n27524 ), 
    .A1(\sine_gen.n2444_adj_920 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3993 ), .F1(\sine_gen.n27527 ));
  sine_gen_SLICE_690 \sine_gen.SLICE_690 ( .D1(\sine_gen.n636_adj_125 ), 
    .C1(\sine_gen.n860_adj_690 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n301_adj_181 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n428 ), 
    .F0(\sine_gen.n860_adj_690 ), .F1(\sine_gen.n27518 ));
  sine_gen_SLICE_691 \sine_gen.SLICE_691 ( .D1(\sine_gen.n27518 ), 
    .C1(\sine_gen.n732_adj_777 ), .B1(\sine_gen.n700_adj_776 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n301_adj_181 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n15247 ), 
    .F0(\sine_gen.n732_adj_777 ), .F1(\sine_gen.n19794 ));
  sine_gen_SLICE_692 \sine_gen.SLICE_692 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n2507_adj_922 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n7 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2507_adj_922 ), 
    .F1(\sine_gen.n20530 ));
  sine_gen_SLICE_694 \sine_gen.SLICE_694 ( .D1(\sine_gen.n108 ), 
    .C1(\sine_gen.n7 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.n7 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n2828_adj_923 ), .F0(\sine_gen.n20566 ), 
    .F1(\sine_gen.n15313 ));
  sine_gen_SLICE_695 \sine_gen.SLICE_695 ( .D1(\sine_gen.n2843_adj_952 ), 
    .C1(\sine_gen.n2828_adj_923 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2828_adj_923 ), .F1(\sine_gen.n20194 ));
  sine_gen_SLICE_699 \sine_gen.SLICE_699 ( .D1(\sine_gen.n764_adj_687 ), 
    .C1(\sine_gen.n27485 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n27506 ), .D0(\sine_gen.n844_adj_901 ), 
    .C0(\sine_gen.n27482 ), .B0(\sine_gen.n173_adj_268 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n27485 ), 
    .F1(\sine_gen.n19796 ));
  sine_gen_SLICE_700 \sine_gen.SLICE_700 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n3419_adj_684 ), .B1(\sine_gen.n3450_adj_683 ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n3355 ), .A0(\sine_gen.n142_adj_166 ), 
    .F0(\sine_gen.n3419_adj_684 ), .F1(\sine_gen.n25550 ));
  sine_gen_SLICE_701 \sine_gen.SLICE_701 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n3356_adj_679 ), .B0(\sine_gen.n158 ), 
    .A0(\sine_gen.n25550 ), .F0(\sine_gen.n25553 ));
  sine_gen_SLICE_702 \sine_gen.SLICE_702 ( .D1(\sine_gen.n1371_adj_866 ), 
    .C1(\sine_gen.n27500 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n1435_adj_873 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n1324_adj_880 ), .B0(\sine_gen.n251_adj_601 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n27500 ), 
    .F1(\sine_gen.n27503 ));
  sine_gen_SLICE_704 \sine_gen.SLICE_704 ( .D0(\sine_gen.address1[10] ), 
    .C0(\sine_gen.n20097 ), .B0(\sine_gen.n25583 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n27494 ));
  sine_gen_SLICE_706 \sine_gen.SLICE_706 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n21038 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n21037 ), .F0(\sine_gen.n25544 ));
  sine_gen_SLICE_707 \sine_gen.SLICE_707 ( .D1(\sine_gen.n20451 ), 
    .C1(\sine_gen.n20262 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n25544 ), .D0(\sine_gen.n15_adj_240 ), 
    .C0(\sine_gen.n27152 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n30_adj_229 ), .F0(\sine_gen.n20262 ), 
    .F1(\sine_gen.n25547 ));
  sine_gen_SLICE_708 \sine_gen.SLICE_708 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n844_adj_901 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n699_adj_590 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n844_adj_901 ), 
    .F1(\sine_gen.n27488 ));
  sine_gen_SLICE_709 \sine_gen.SLICE_709 ( .D1(\sine_gen.n764_adj_687 ), 
    .C1(\sine_gen.n20796 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n173_adj_268 ), 
    .C0(\sine_gen.n27488 ), .B0(\sine_gen.n653_adj_902 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n20796 ), 
    .F1(\sine_gen.n25418 ));
  sine_gen_SLICE_710 \sine_gen.SLICE_710 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n285_adj_655 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n653_adj_902 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n653_adj_902 ), 
    .F1(\sine_gen.n27482 ));
  sine_gen_SLICE_712 \sine_gen.SLICE_712 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20948 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n20947 ), .F0(\sine_gen.n25538 ));
  sine_gen_SLICE_713 \sine_gen.SLICE_713 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n19849 ), .B0(\sine_gen.n25538 ), .A0(\sine_gen.n19850 ), 
    .F0(\sine_gen.n25541 ));
  sine_gen_SLICE_714 \sine_gen.SLICE_714 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n236_adj_505 ), .B1(\sine_gen.n251_adj_601 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n236_adj_505 ), 
    .F1(\sine_gen.n27470 ));
  sine_gen_SLICE_715 \sine_gen.SLICE_715 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20123 ), .B1(\sine_gen.address2[6] ), 
    .A1(\sine_gen.n20122 ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n27470 ), .B0(\sine_gen.n109_adj_497 ), 
    .A0(\sine_gen.n205_adj_930 ), .F0(\sine_gen.n20123 ), 
    .F1(\sine_gen.n25406 ));
  sine_gen_SLICE_716 \sine_gen.SLICE_716 ( .D1(\sine_gen.n2700_adj_422 ), 
    .C1(\sine_gen.n27464 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2859_adj_226 ), .D0(\sine_gen.n2986_adj_250 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.n3001_adj_448 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n27464 ), 
    .F1(\sine_gen.n27467 ));
  sine_gen_SLICE_718 \sine_gen.SLICE_718 ( .D1(\sine_gen.n572_adj_142 ), 
    .C1(\sine_gen.n1529 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1529 ), .F1(\sine_gen.n955 ));
  sine_gen_SLICE_720 \sine_gen.SLICE_720 ( .D0(\sine_gen.n25421 ), 
    .C0(\sine_gen.n19796 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.n25532 ));
  sine_gen_SLICE_721 \sine_gen.SLICE_721 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n25409 ), .B0(\sine_gen.n19790 ), .A0(\sine_gen.n25532 ), 
    .F0(\sine_gen.n25535 ));
  sine_gen_SLICE_722 \sine_gen.SLICE_722 ( .D1(\sine_gen.n20850 ), 
    .C1(\sine_gen.n380_adj_657 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n379_adj_600 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n109_adj_497 ), 
    .F0(\sine_gen.n380_adj_657 ), .F1(\sine_gen.n27458 ));
  sine_gen_SLICE_723 \sine_gen.SLICE_723 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n317_adj_656 ), .B0(\sine_gen.n27458 ), 
    .A0(\sine_gen.n286_adj_319 ), .F0(\sine_gen.n27461 ));
  sine_gen_SLICE_725 \sine_gen.SLICE_725 ( .D0(\sine_gen.n27452 ), 
    .C0(\sine_gen.n20481 ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.n13958 ), .F0(\sine_gen.n20808 ));
  sine_gen_SLICE_726 \sine_gen.SLICE_726 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n252_adj_646 ), .B1(\sine_gen.n221_adj_651 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n251_adj_645 ), 
    .B0(\sine_gen.n236_adj_644 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n252_adj_646 ), .F1(\sine_gen.n25526 ));
  sine_gen_SLICE_727 \sine_gen.SLICE_727 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25529 ), .B1(\sine_gen.n25949 ), 
    .D0(\sine_gen.n158_adj_630 ), .C0(\sine_gen.n189_adj_632 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n25526 ), 
    .F0(\sine_gen.n25529 ), .F1(\sine_gen.n19906 ));
  sine_gen_SLICE_728 \sine_gen.SLICE_728 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n27446 ), .B1(\sine_gen.n2859_adj_195 ), 
    .A1(\sine_gen.n2955 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n3001_adj_542 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n2986 ), .F0(\sine_gen.n27446 ), .F1(\sine_gen.n27449 ));
  sine_gen_SLICE_730 \sine_gen.SLICE_730 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n507_adj_639 ), .B1(\sine_gen.n476_adj_643 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.n506_adj_638 ), 
    .B0(\sine_gen.n93_adj_637 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n507_adj_639 ), .F1(\sine_gen.n27440 ));
  sine_gen_SLICE_731 \sine_gen.SLICE_731 ( .C1(\sine_gen.n27443 ), 
    .B1(\sine_gen.n27461 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n27440 ), .C0(\sine_gen.n444_adj_635 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n413_adj_210 ), 
    .F0(\sine_gen.n27443 ), .F1(\sine_gen.n19790 ));
  sine_gen_SLICE_732 \sine_gen.SLICE_732 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20954 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n20953 ), .D0(\sine_gen.n13522 ), .C0(\sine_gen.n19628 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n20954 ), 
    .F1(\sine_gen.n25520 ));
  sine_gen_SLICE_733 \sine_gen.SLICE_733 ( .D0(\sine_gen.n19841 ), 
    .C0(\sine_gen.n19840 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n25520 ), .F0(\sine_gen.n25523 ));
  sine_gen_SLICE_734 \sine_gen.SLICE_734 ( .D1(\sine_gen.n2828_adj_778 ), 
    .C1(\sine_gen.n3148_adj_574 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n3148_adj_574 ), 
    .F1(\sine_gen.n27434 ));
  sine_gen_SLICE_735 \sine_gen.SLICE_735 ( .D1(\sine_gen.n27434 ), 
    .C1(\sine_gen.n3993_adj_933 ), .B1(\sine_gen.n2444_adj_795 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3993_adj_933 ), 
    .F1(\sine_gen.n20814 ));
  sine_gen_SLICE_738 \sine_gen.SLICE_738 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n589_adj_112 ), .A1(\sine_gen.n142 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n589_adj_112 ), .F1(\sine_gen.n605_adj_844 ));
  sine_gen_SLICE_740 \sine_gen.SLICE_740 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2619_adj_228 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n2283_adj_553 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2283_adj_553 ), 
    .F1(\sine_gen.n27422 ));
  sine_gen_SLICE_741 \sine_gen.SLICE_741 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20820 ), .B1(\sine_gen.n20028 ), .A1(\sine_gen.n25466 ), 
    .D0(\sine_gen.n2573_adj_420 ), .C0(\sine_gen.n27422 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n2507_adj_212 ), 
    .F0(\sine_gen.n20820 ), .F1(\sine_gen.n25469 ));
  sine_gen_SLICE_742 \sine_gen.SLICE_742 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n379_adj_140 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.n251 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n379_adj_140 ), 
    .F1(\sine_gen.n25514 ));
  sine_gen_SLICE_743 \sine_gen.SLICE_743 ( .D0(\sine_gen.n109_adj_139 ), 
    .C0(\sine_gen.n25514 ), .B0(\sine_gen.n236_adj_271 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n25517 ));
  sine_gen_SLICE_744 \sine_gen.SLICE_744 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n14851 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n14851 ), 
    .F1(\sine_gen.n21142 ));
  sine_gen_SLICE_745 \sine_gen.SLICE_745 ( .D1(\sine_gen.n1770 ), 
    .C1(\sine_gen.n14050 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n14851 ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.n13748 ), 
    .F0(\sine_gen.n14050 ), .F1(\sine_gen.n20225 ));
  sine_gen_SLICE_746 \sine_gen.SLICE_746 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1116_adj_798 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n13536 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1116_adj_798 ), 
    .F1(\sine_gen.n27416 ));
  sine_gen_SLICE_747 \sine_gen.SLICE_747 ( .D0(\sine_gen.n1165 ), 
    .C0(\sine_gen.n27416 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n954_adj_893 ), .F0(\sine_gen.n20136 ));
  sine_gen_SLICE_748 \sine_gen.SLICE_748 ( .D1(\sine_gen.n3537 ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.n2651 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.n3690 ), .C0(\sine_gen.n3537 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n15285 ), .F1(\sine_gen.n20266 ));
  sine_gen_SLICE_749 \sine_gen.SLICE_749 ( .D1(\sine_gen.n2843_adj_846 ), 
    .C1(\sine_gen.n3690 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3690 ), .F1(\sine_gen.n25442 ));
  sine_gen_SLICE_750 \sine_gen.SLICE_750 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n507_adj_611 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n476_adj_617 ), .F0(\sine_gen.n25508 ));
  sine_gen_SLICE_751 \sine_gen.SLICE_751 ( .C1(\sine_gen.n25511 ), 
    .B1(\sine_gen.n25913 ), .A1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n158_adj_630 ), .C0(\sine_gen.n444_adj_606 ), 
    .B0(\sine_gen.n25508 ), .A0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n25511 ), .F1(\sine_gen.n19907 ));
  sine_gen_SLICE_752 \sine_gen.SLICE_752 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3576_adj_938 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n1435_adj_873 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1435_adj_873 ), 
    .F1(\sine_gen.n27410 ));
  sine_gen_SLICE_753 \sine_gen.SLICE_753 ( .D1(\sine_gen.n26471 ), 
    .C1(\sine_gen.n27413 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27410 ), 
    .B0(\sine_gen.n13548 ), .A0(\sine_gen.n3530_adj_939 ), 
    .F0(\sine_gen.n27413 ), .F1(\sine_gen.n3579 ));
  sine_gen_SLICE_754 \sine_gen.SLICE_754 ( .D1(\sine_gen.n731 ), 
    .C1(\sine_gen.n844 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n844 ), .F1(\sine_gen.n27404 ));
  sine_gen_SLICE_755 \sine_gen.SLICE_755 ( .D1(\sine_gen.n764_adj_935 ), 
    .C1(\sine_gen.n27407 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n859_adj_167 ), .C0(\sine_gen.n27404 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n653_adj_822 ), 
    .F0(\sine_gen.n27407 ), .F1(\sine_gen.n765_adj_792 ));
  sine_gen_SLICE_756 \sine_gen.SLICE_756 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.n3834_adj_602 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n1770 ), .F0(\sine_gen.n25502 ));
  sine_gen_SLICE_757 \sine_gen.SLICE_757 ( .D1(\sine_gen.n25502 ), 
    .C1(\sine_gen.n20224 ), .B1(\sine_gen.n20225 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n3643_adj_593 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.n14243 ), .F0(\sine_gen.n20224 ), .F1(\sine_gen.n25505 ));
  sine_gen_SLICE_758 \sine_gen.SLICE_758 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n653_adj_822 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n285_adj_137 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n653_adj_822 ), 
    .F1(\sine_gen.n27398 ));
  sine_gen_SLICE_759 \sine_gen.SLICE_759 ( .D1(\sine_gen.n764_adj_935 ), 
    .C1(\sine_gen.n27401 ), .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n844 ), 
    .C0(\sine_gen.n27398 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.n859_adj_167 ), .F0(\sine_gen.n27401 ), 
    .F1(\sine_gen.n893_adj_791 ));
  sine_gen_SLICE_760 \sine_gen.SLICE_760 ( .D1(\sine_gen.n3537 ), 
    .C1(\sine_gen.n2300_adj_942 ), .B1(\sine_gen.address3[6] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.n4016_adj_517 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n2300_adj_942 ), 
    .F1(\sine_gen.n2301_adj_877 ));
  sine_gen_SLICE_762 \sine_gen.SLICE_762 ( .D1(\sine_gen.n27392 ), 
    .C1(\sine_gen.address3[5] ), .B1(\sine_gen.n2700_adj_742 ), 
    .A1(\sine_gen.n2859 ), .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n3001 ), 
    .B0(\sine_gen.n2986_adj_334 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n27392 ), .F1(\sine_gen.n27395 ));
  sine_gen_SLICE_764 \sine_gen.SLICE_764 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2986_adj_433 ), .B1(\sine_gen.n3018_adj_430 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2986_adj_433 ), 
    .F1(\sine_gen.n27386 ));
  sine_gen_SLICE_765 \sine_gen.SLICE_765 ( .D1(\sine_gen.n27386 ), 
    .C1(\sine_gen.n2955_adj_435 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n2859_adj_444 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2955_adj_435 ), 
    .F1(\sine_gen.n27389 ));
  sine_gen_SLICE_766 \sine_gen.SLICE_766 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n13988 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n605_adj_589 ), .F0(\sine_gen.n25496 ));
  sine_gen_SLICE_767 \sine_gen.SLICE_767 ( .D0(\sine_gen.n13986 ), 
    .C0(\sine_gen.n13984 ), .B0(\sine_gen.address1[6] ), 
    .A0(\sine_gen.n25496 ), .F0(\sine_gen.n25499 ));
  sine_gen_SLICE_768 \sine_gen.SLICE_768 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1259_adj_886 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n1274_adj_882 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1259_adj_886 ), 
    .F1(\sine_gen.n27380 ));
  sine_gen_SLICE_769 \sine_gen.SLICE_769 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20145 ), .B1(\sine_gen.n20136 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n173_adj_268 ), 
    .C0(\sine_gen.n27380 ), .B0(\sine_gen.n1165 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20145 ), .F1(\sine_gen.n25430 ));
  sine_gen_SLICE_770 \sine_gen.SLICE_770 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n428 ), .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n443 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n428 ), .F1(\sine_gen.n27374 ));
  sine_gen_SLICE_771 \sine_gen.SLICE_771 ( .D0(\sine_gen.n412_adj_401 ), 
    .C0(\sine_gen.n27374 ), .B0(\sine_gen.n397 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n21112 ));
  sine_gen_SLICE_772 \sine_gen.SLICE_772 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n19835 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n19834 ), .F0(\sine_gen.n25490 ));
  sine_gen_SLICE_773 \sine_gen.SLICE_773 ( .D1(\sine_gen.n26519 ), 
    .C1(\sine_gen.n25493 ), .B1(\sine_gen.n27260 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.n19832 ), 
    .C0(\sine_gen.n19831 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n25490 ), .F0(\sine_gen.n25493 ), .F1(\sine_gen.n27263 ));
  sine_gen_SLICE_774 \sine_gen.SLICE_774 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3148_adj_183 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n2828 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3148_adj_183 ), 
    .F1(\sine_gen.n27368 ));
  sine_gen_SLICE_775 \sine_gen.SLICE_775 ( .D1(\sine_gen.n27368 ), 
    .C1(\sine_gen.n3993_adj_390 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n2444_adj_764 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n3993_adj_390 ), 
    .F1(\sine_gen.n27371 ));
  sine_gen_SLICE_776 \sine_gen.SLICE_776 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n923_adj_898 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n939_adj_897 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n923_adj_898 ), 
    .F1(\sine_gen.n27362 ));
  sine_gen_SLICE_777 \sine_gen.SLICE_777 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n20154 ), .B1(\sine_gen.n20709 ), .A1(\sine_gen.n25430 ), 
    .D0(\sine_gen.n699_adj_590 ), .C0(\sine_gen.n27362 ), 
    .B0(\sine_gen.address2[5] ), .A0(\sine_gen.n844_adj_901 ), 
    .F0(\sine_gen.n20154 ), .F1(\sine_gen.n25433 ));
  sine_gen_SLICE_778 \sine_gen.SLICE_778 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n939_adj_897 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n954_adj_893 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n939_adj_897 ), 
    .F1(\sine_gen.n27356 ));
  sine_gen_SLICE_779 \sine_gen.SLICE_779 ( .D1(\sine_gen.n923_adj_898 ), 
    .C1(\sine_gen.n908_adj_900 ), .B1(\sine_gen.n27356 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n908_adj_900 ), 
    .F1(\sine_gen.n27359 ));
  sine_gen_SLICE_781 \sine_gen.SLICE_781 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.n19694 ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n20930 ), 
    .F1(\sine_gen.n420_adj_829 ));
  sine_gen_SLICE_783 \sine_gen.SLICE_783 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n19689 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.n21373 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.n14111 ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n19689 ), 
    .F1(\sine_gen.n25484 ));
  sine_gen_SLICE_787 \sine_gen.SLICE_787 ( .D1(\sine_gen.n3913 ), 
    .C1(\sine_gen.n3100_adj_293 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3100_adj_293 ), .F1(\sine_gen.n3450 ));
  sine_gen_SLICE_788 \sine_gen.SLICE_788 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n3018_adj_951 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3018_adj_951 ), .F1(\sine_gen.n20602 ));
  sine_gen_SLICE_790 \sine_gen.SLICE_790 ( .D1(\sine_gen.n13620 ), 
    .C1(\sine_gen.n1116_adj_784 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1116_adj_784 ), 
    .F1(\sine_gen.n27344 ));
  sine_gen_SLICE_791 \sine_gen.SLICE_791 ( .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n27344 ), .B0(\sine_gen.n954_adj_351 ), 
    .A0(\sine_gen.n3355 ), .F0(\sine_gen.n27347 ));
  sine_gen_SLICE_794 \sine_gen.SLICE_794 ( .D1(\sine_gen.address1[9] ), 
    .C1(\sine_gen.n19949 ), .B1(\sine_gen.address1[8] ), 
    .A1(\sine_gen.n25691 ), .D0(\sine_gen.n26225 ), 
    .C0(\sine_gen.n4090_adj_556 ), .B0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n19949 ), .F1(\sine_gen.n27338 ));
  sine_gen_SLICE_795 \sine_gen.SLICE_795 ( .D1(\sine_gen.n20866 ), 
    .C1(\sine_gen.n20867 ), .B1(\sine_gen.address1[11] ), 
    .A1(\sine_gen.address1[10] ), .D0(\sine_gen.n19937 ), 
    .C0(\sine_gen.n25679 ), .B0(\sine_gen.n27338 ), 
    .A0(\sine_gen.address1[9] ), .F0(\sine_gen.n20867 ), 
    .F1(\sine_gen.n25712 ));
  sine_gen_SLICE_796 \sine_gen.SLICE_796 ( .D1(\sine_gen.n699_adj_590 ), 
    .C1(\sine_gen.n412_adj_513 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n412_adj_513 ), 
    .F1(\sine_gen.n27332 ));
  sine_gen_SLICE_797 \sine_gen.SLICE_797 ( .D1(\sine_gen.n20163 ), 
    .C1(\sine_gen.n20670 ), .B1(\sine_gen.n25406 ), 
    .A1(\sine_gen.address2[7] ), .D0(\sine_gen.n15_adj_719 ), 
    .C0(\sine_gen.n27332 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n30_adj_317 ), .F0(\sine_gen.n20163 ), 
    .F1(\sine_gen.n25409 ));
  sine_gen_SLICE_798 \sine_gen.SLICE_798 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n2986_adj_950 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.n2619_adj_323 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n20204 ), 
    .F1(\sine_gen.n20192 ));
  sine_gen_SLICE_799 \sine_gen.SLICE_799 ( .C1(\sine_gen.n2619_adj_323 ), 
    .B1(\sine_gen.n2636_adj_324 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2619_adj_323 ), .F1(\sine_gen.n3898_adj_325 ));
  sine_gen_SLICE_800 \sine_gen.SLICE_800 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.n2573_adj_869 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n7 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2573_adj_869 ), 
    .F1(\sine_gen.n2810 ));
  sine_gen_SLICE_804 \sine_gen.SLICE_804 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n19814 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n19813 ), .F0(\sine_gen.n25472 ));
  sine_gen_SLICE_805 \sine_gen.SLICE_805 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n25475 ), .B1(\sine_gen.n20208 ), 
    .A1(\sine_gen.address2[8] ), .D0(\sine_gen.n19811 ), 
    .C0(\sine_gen.n19810 ), .B0(\sine_gen.n25472 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n25475 ), 
    .F1(\sine_gen.n27260 ));
  sine_gen_SLICE_806 \sine_gen.SLICE_806 ( .D1(\sine_gen.n1722_adj_959 ), 
    .C1(\sine_gen.n1707_adj_667 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n1707_adj_667 ), 
    .F1(\sine_gen.n27320 ));
  sine_gen_SLICE_807 \sine_gen.SLICE_807 ( .D1(\sine_gen.n1676_adj_960 ), 
    .C1(\sine_gen.n1691_adj_678 ), .B1(\sine_gen.n27320 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1691_adj_678 ), 
    .F1(\sine_gen.n20898 ));
  sine_gen_SLICE_810 \sine_gen.SLICE_810 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20864 ), .B0(\sine_gen.n20863 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n27314 ));
  sine_gen_SLICE_812 \sine_gen.SLICE_812 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2396_adj_654 ), .B1(\sine_gen.n2427_adj_530 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2396_adj_654 ), 
    .F1(\sine_gen.n27308 ));
  sine_gen_SLICE_813 \sine_gen.SLICE_813 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2333_adj_361 ), .B1(\sine_gen.n2364_adj_525 ), 
    .A1(\sine_gen.n27308 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n2333_adj_361 ), 
    .F1(\sine_gen.n27311 ));
  sine_gen_SLICE_815 \sine_gen.SLICE_815 ( .D1(\sine_gen.n27302 ), 
    .C1(\sine_gen.n2364_adj_243 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n2333_adj_522 ), .D0(\sine_gen.n130 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2364_adj_243 ), 
    .F1(\sine_gen.n20904 ));
  sine_gen_SLICE_816 \sine_gen.SLICE_816 ( .D1(\sine_gen.n2444 ), 
    .C1(\sine_gen.n2986_adj_950 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2986_adj_950 ), .F1(\sine_gen.n20603 ));
  sine_gen_SLICE_818 \sine_gen.SLICE_818 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n2010_adj_360 ), .B1(\sine_gen.n2041_adj_520 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2010_adj_360 ), 
    .F1(\sine_gen.n25460 ));
  sine_gen_SLICE_819 \sine_gen.SLICE_819 ( .D1(\sine_gen.n1916_adj_821 ), 
    .C1(\sine_gen.n25463 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.n1978_adj_964 ), .C0(\sine_gen.n1947_adj_500 ), 
    .B0(\sine_gen.address1[6] ), .A0(\sine_gen.n25460 ), 
    .F0(\sine_gen.n25463 ), .F1(\sine_gen.n20885 ));
  sine_gen_SLICE_820 \sine_gen.SLICE_820 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n19874 ), .B1(\sine_gen.n25571 ), 
    .A1(\sine_gen.address2[9] ), .C0(\sine_gen.n26939 ), 
    .B0(\sine_gen.n19953 ), .A0(\sine_gen.address2[7] ), 
    .F0(\sine_gen.n19874 ), .F1(\sine_gen.n27296 ));
  sine_gen_SLICE_821 \sine_gen.SLICE_821 ( .D0(\sine_gen.n27296 ), 
    .C0(\sine_gen.n25565 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.n19871 ), .F0(\sine_gen.n20906 ));
  sine_gen_SLICE_822 \sine_gen.SLICE_822 ( .D1(\sine_gen.n3450_adj_489 ), 
    .C1(\sine_gen.n3419_adj_495 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.n30_adj_185 ), 
    .C0(\sine_gen.n589_adj_244 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3419_adj_495 ), .F1(\sine_gen.n27290 ));
  sine_gen_SLICE_823 \sine_gen.SLICE_823 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n3356_adj_487 ), .B0(\sine_gen.n27290 ), 
    .A0(\sine_gen.n413 ), .F0(\sine_gen.n27293 ));
  sine_gen_SLICE_824 \sine_gen.SLICE_824 ( .C1(\sine_gen.n14951 ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n14951 ), 
    .F1(\sine_gen.n21161 ));
  sine_gen_SLICE_826 \sine_gen.SLICE_826 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2475_adj_371 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2380_adj_968 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2475_adj_371 ), 
    .F1(\sine_gen.n27284 ));
  sine_gen_SLICE_827 \sine_gen.SLICE_827 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2444_adj_514 ), .B1(\sine_gen.n27284 ), 
    .A1(\sine_gen.n21190 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2444_adj_514 ), 
    .F1(\sine_gen.n27287 ));
  sine_gen_SLICE_828 \sine_gen.SLICE_828 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n1342 ), .B1(\sine_gen.n23 ), .A1(\sine_gen.state[0] ), 
    .D0(\sine_gen.n23_adj_970 ), .C0(\sine_gen.state[0] ), 
    .B0(\sine_gen.n23_adj_969 ), .F0(\sine_gen.n1342 ), .F1(\sine_gen.n975 ));
  sine_gen_SLICE_833 \sine_gen.SLICE_833 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3306 ), .A1(\sine_gen.n3960_adj_221 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3306 ), .F1(\sine_gen.n3961_adj_222 ));
  sine_gen_SLICE_834 \sine_gen.SLICE_834 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3450_adj_467 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n3419_adj_472 ), .D0(\sine_gen.n251_adj_191 ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n1324_adj_466 ), 
    .F0(\sine_gen.n3450_adj_467 ), .F1(\sine_gen.n27278 ));
  sine_gen_SLICE_835 \sine_gen.SLICE_835 ( .D1(\sine_gen.n158_adj_674 ), 
    .C1(\sine_gen.n3356_adj_465 ), .B1(\sine_gen.n27278 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n589 ), .B0(\sine_gen.n572 ), .F0(\sine_gen.n3356_adj_465 ), 
    .F1(\sine_gen.n20208 ));
  sine_gen_SLICE_836 \sine_gen.SLICE_836 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n19895 ), .B0(\sine_gen.address2[9] ), 
    .A0(\sine_gen.n25595 ), .F0(\sine_gen.n27272 ));
  sine_gen_SLICE_837 \sine_gen.SLICE_837 ( .D1(\sine_gen.n25601 ), 
    .C1(\sine_gen.address2[10] ), .B1(\sine_gen.n19901 ), 
    .A1(\sine_gen.address2[11] ), .D0(\sine_gen.n19889 ), 
    .C0(\sine_gen.n25577 ), .B0(\sine_gen.n27272 ), 
    .A0(\sine_gen.address2[9] ), .F0(\sine_gen.n19901 ), 
    .F1(\sine_gen.n26630 ));
  sine_gen_SLICE_838 \sine_gen.SLICE_838 ( .D1(\sine_gen.state[1] ), 
    .C1(\sine_gen.n1340 ), .B1(\sine_gen.state[0] ), 
    .A1(\sine_gen.n23_adj_970 ), .C0(\sine_gen.n23_adj_969 ), 
    .B0(\sine_gen.n23 ), .A0(\sine_gen.state[0] ), .F0(\sine_gen.n1340 ), 
    .F1(\sine_gen.n968 ));
  sine_gen_SLICE_840 \sine_gen.SLICE_840 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1530_adj_458 ), .B1(\sine_gen.n1309_adj_828 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n15175 ), 
    .B0(\sine_gen.n1084_adj_457 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n1530_adj_458 ), .F1(\sine_gen.n27266 ));
  sine_gen_SLICE_841 \sine_gen.SLICE_841 ( .C1(\sine_gen.n27269 ), 
    .B1(\sine_gen.address2[7] ), .A1(\sine_gen.n25817 ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n1467_adj_442 ), 
    .B0(\sine_gen.n27266 ), .A0(\sine_gen.n1340_adj_827 ), 
    .F0(\sine_gen.n27269 ), .F1(\sine_gen.n19871 ));
  sine_gen_SLICE_842 \sine_gen.SLICE_842 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n20969 ), .B0(\sine_gen.n20968 ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n25448 ));
  sine_gen_SLICE_843 \sine_gen.SLICE_843 ( .D0(\sine_gen.n19787 ), 
    .C0(\sine_gen.n19786 ), .B0(\sine_gen.address2[6] ), 
    .A0(\sine_gen.n25448 ), .F0(\sine_gen.n25451 ));
  sine_gen_SLICE_844 \sine_gen.SLICE_844 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.n19692 ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n13748 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n19692 ), 
    .F1(\sine_gen.n20342 ));
  sine_gen_SLICE_848 \sine_gen.SLICE_848 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n26843 ), .B0(\sine_gen.address3[7] ), 
    .A0(\sine_gen.n20412 ), .F0(\sine_gen.n27254 ));
  sine_gen_SLICE_849 \sine_gen.SLICE_849 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n26279 ), .B0(\sine_gen.n26195 ), .A0(\sine_gen.n27254 ), 
    .F0(\sine_gen.n27257 ));
  sine_gen_SLICE_850 \sine_gen.SLICE_850 ( .D1(\sine_gen.state[2] ), 
    .C1(\sine_gen.n11828 ), .B1(\sine_gen.n968 ), .A1(\sine_gen.n23_adj_970 ), 
    .C0(\sine_gen.state[1] ), .A0(\sine_gen.state[0] ), .F0(\sine_gen.n11828 ), 
    .F1(\sine_gen.n943 ));
  sine_gen_SLICE_851 \sine_gen.SLICE_851 ( .D0(\sine_gen.n943 ), 
    .C0(\sine_gen.n975 ), .B0(\sine_gen.state[3] ), .A0(\sine_gen.state[2] ), 
    .F0(\sine_gen.n13956 ));
  sine_gen_SLICE_852 \sine_gen.SLICE_852 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1580_adj_728 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n589 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1580_adj_728 ), 
    .F1(\sine_gen.n27248 ));
  sine_gen_SLICE_854 \sine_gen.SLICE_854 ( .C1(\sine_gen.n25445 ), 
    .B1(\sine_gen.n25787 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n25442 ), 
    .B0(\sine_gen.n2828_adj_847 ), .A0(\sine_gen.n2426_adj_686 ), 
    .F0(\sine_gen.n25445 ), .F1(\sine_gen.n2940_adj_889 ));
  sine_gen_SLICE_858 \sine_gen.SLICE_858 ( .D1(\sine_gen.n1612_adj_406 ), 
    .C1(\sine_gen.n27242 ), .B1(\sine_gen.n1402_adj_550 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n1084_adj_457 ), 
    .A0(\sine_gen.n1580_adj_728 ), .F0(\sine_gen.n27242 ), 
    .F1(\sine_gen.n20235 ));
  sine_gen_SLICE_860 \sine_gen.SLICE_860 ( .D1(\sine_gen.n1084_adj_457 ), 
    .C1(\sine_gen.n30_adj_229 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n30_adj_229 ), 
    .F1(\sine_gen.n27236 ));
  sine_gen_SLICE_862 \sine_gen.SLICE_862 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n1580 ), .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1658 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1580 ), .F1(\sine_gen.n25436 ));
  sine_gen_SLICE_863 \sine_gen.SLICE_863 ( .D1(\sine_gen.n27533 ), 
    .C1(\sine_gen.n25439 ), .B1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.n1466_adj_432 ), .C0(\sine_gen.n25436 ), 
    .B0(\sine_gen.n1595 ), .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n25439 ), 
    .F1(\sine_gen.n1661_adj_774 ));
  sine_gen_SLICE_865 \sine_gen.SLICE_865 ( .D1(\sine_gen.n3290 ), 
    .C1(\sine_gen.n3148_adj_235 ), .A1(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3148_adj_235 ), 
    .F1(\sine_gen.n3291_adj_698 ));
  sine_gen_SLICE_866 \sine_gen.SLICE_866 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n1018_adj_405 ), .B0(\sine_gen.n987_adj_407 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27224 ));
  sine_gen_SLICE_868 \sine_gen.SLICE_868 ( .D1(\sine_gen.n1595_adj_691 ), 
    .C1(\sine_gen.n1580_adj_696 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1580_adj_696 ), 
    .F1(\sine_gen.n27218 ));
  sine_gen_SLICE_870 \sine_gen.SLICE_870 ( .D1(\sine_gen.n221_adj_398 ), 
    .C1(\sine_gen.address2[5] ), .B1(\sine_gen.n252_adj_394 ), 
    .A1(\sine_gen.address2[6] ), .C0(\sine_gen.n251_adj_393 ), 
    .B0(\sine_gen.n236_adj_392 ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n252_adj_394 ), .F1(\sine_gen.n27212 ));
  sine_gen_SLICE_871 \sine_gen.SLICE_871 ( .C1(\sine_gen.n27215 ), 
    .B1(\sine_gen.n25451 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n158_adj_382 ), .C0(\sine_gen.n189_adj_388 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n27212 ), 
    .F0(\sine_gen.n27215 ), .F1(\sine_gen.n21049 ));
  sine_gen_SLICE_874 \sine_gen.SLICE_874 ( .D0(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n507_adj_364 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n476_adj_378 ), .F0(\sine_gen.n27206 ));
  sine_gen_SLICE_875 \sine_gen.SLICE_875 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n27209 ), .B1(\sine_gen.n26789 ), .D0(\sine_gen.n27206 ), 
    .C0(\sine_gen.n444_adj_359 ), .B0(\sine_gen.n158_adj_382 ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27209 ), 
    .F1(\sine_gen.n21050 ));
  sine_gen_SLICE_876 \sine_gen.SLICE_876 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n4016 ), .B1(\sine_gen.n3993_adj_973 ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n4016 ), .F1(\sine_gen.n3994_adj_908 ));
  sine_gen_SLICE_878 \sine_gen.SLICE_878 ( .D0(\sine_gen.n20814 ), 
    .C0(\sine_gen.n14092 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n27200 ));
  sine_gen_SLICE_880 \sine_gen.SLICE_880 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n157 ), .B1(\sine_gen.n731 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n157 ), .F1(\sine_gen.n27194 ));
  sine_gen_SLICE_882 \sine_gen.SLICE_882 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2411_adj_861 ), 
    .F1(\sine_gen.n2906 ));
  sine_gen_SLICE_884 \sine_gen.SLICE_884 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n21125 ), .B1(\sine_gen.n21124 ), 
    .A1(\sine_gen.address1[6] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n1451 ), .B0(\sine_gen.n1387_adj_329 ), 
    .F0(\sine_gen.n21125 ), .F1(\sine_gen.n25424 ));
  sine_gen_SLICE_885 \sine_gen.SLICE_885 ( .C1(\sine_gen.n25427 ), 
    .B1(\sine_gen.address1[7] ), .A1(\sine_gen.n1405_adj_820 ), 
    .D0(\sine_gen.n25424 ), .C0(\sine_gen.n21085 ), .B0(\sine_gen.n21086 ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n25427 ), 
    .F1(\sine_gen.n19913 ));
  sine_gen_SLICE_886 \sine_gen.SLICE_886 ( .D1(\sine_gen.address2[8] ), 
    .C1(\sine_gen.n3067_adj_321 ), .B1(\sine_gen.address2[7] ), 
    .A1(\sine_gen.n26609 ), .D0(\sine_gen.n27449 ), 
    .C0(\sine_gen.n3066_adj_320 ), .B0(\sine_gen.address2[6] ), 
    .F0(\sine_gen.n3067_adj_321 ), .F1(\sine_gen.n27188 ));
  sine_gen_SLICE_890 \sine_gen.SLICE_890 ( .D1(\sine_gen.n1466 ), 
    .C1(\sine_gen.n27182 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n1595_adj_691 ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n1580_adj_696 ), .B0(\sine_gen.address1[5] ), 
    .A0(\sine_gen.n1658_adj_578 ), .F0(\sine_gen.n27182 ), 
    .F1(\sine_gen.n21012 ));
  sine_gen_SLICE_892 \sine_gen.SLICE_892 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.address3[9] ), .B0(\sine_gen.n21035 ), 
    .A0(\sine_gen.n26951 ), .F0(\sine_gen.n27176 ));
  sine_gen_SLICE_893 \sine_gen.SLICE_893 ( .D1(\sine_gen.address3[10] ), 
    .C1(\sine_gen.n21017 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.n26921 ), .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n20998 ), .B0(\sine_gen.n27176 ), .A0(\sine_gen.n20999 ), 
    .F0(\sine_gen.n21017 ), .F1(\sine_gen.n27086 ));
  sine_gen_SLICE_897 \sine_gen.SLICE_897 ( .D1(\sine_gen.address2[7] ), 
    .C1(\sine_gen.n892 ), .B1(\sine_gen.n27170 ), .A1(\sine_gen.n699_adj_661 ), 
    .D0(\sine_gen.n14058 ), .C0(\sine_gen.n891 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n892 ), .F1(\sine_gen.n21020 ));
  sine_gen_SLICE_898 \sine_gen.SLICE_898 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3164 ), .B1(\sine_gen.n3195_adj_977 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.n3163_adj_297 ), 
    .C0(\sine_gen.address1[4] ), .A0(\sine_gen.n3148_adj_235 ), 
    .F0(\sine_gen.n3164 ), .F1(\sine_gen.n27164 ));
  sine_gen_SLICE_900 \sine_gen.SLICE_900 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20672 ), .B1(\sine_gen.n20671 ), 
    .A1(\sine_gen.address3[5] ), .C0(\sine_gen.n15_adj_274 ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n109_adj_162 ), 
    .F0(\sine_gen.n20672 ), .F1(\sine_gen.n25412 ));
  sine_gen_SLICE_901 \sine_gen.SLICE_901 ( .D1(\sine_gen.n20635 ), 
    .C1(\sine_gen.n20636 ), .B1(\sine_gen.n25412 ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n15159 ), .A0(\sine_gen.n620 ), .F0(\sine_gen.n20636 ), 
    .F1(\sine_gen.n25415 ));
  sine_gen_SLICE_903 \sine_gen.SLICE_903 ( .D1(\sine_gen.n157_adj_252 ), 
    .C1(\sine_gen.n15247 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n15247 ), 
    .F1(\sine_gen.n27152 ));
  sine_gen_SLICE_904 \sine_gen.SLICE_904 ( .D1(\sine_gen.n13460 ), 
    .C1(\sine_gen.n1580_adj_978 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1580_adj_978 ), 
    .F1(\sine_gen.n27146 ));
  sine_gen_SLICE_909 \sine_gen.SLICE_909 ( .C1(\sine_gen.n27143 ), 
    .B1(\sine_gen.address3[9] ), .A1(\sine_gen.n27257 ), 
    .D0(\sine_gen.address3[8] ), .C0(\sine_gen.n26879 ), 
    .B0(\sine_gen.n27140 ), .A0(\sine_gen.n26381 ), .F0(\sine_gen.n27143 ), 
    .F1(\sine_gen.n21014 ));
  sine_gen_SLICE_911 \sine_gen.SLICE_911 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n1150_adj_247 ), .B0(\sine_gen.n1277_adj_248 ), 
    .A0(\sine_gen.n27128 ), .F0(\sine_gen.n27131 ));
  sine_gen_SLICE_912 \sine_gen.SLICE_912 ( .D1(\sine_gen.address3[5] ), 
    .C1(\sine_gen.n27122 ), .B1(\sine_gen.n93_adj_126 ), 
    .A1(\sine_gen.n78_adj_130 ), .D0(\sine_gen.n109_adj_139 ), 
    .C0(\sine_gen.n15_adj_352 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n27122 ), 
    .F1(\sine_gen.n21066 ));
  sine_gen_SLICE_914 \sine_gen.SLICE_914 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2538_adj_507 ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.n2553_adj_980 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2538_adj_507 ), 
    .F1(\sine_gen.n27116 ));
  sine_gen_SLICE_915 \sine_gen.SLICE_915 ( .D1(\sine_gen.n27287 ), 
    .C1(\sine_gen.n27119 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n2507_adj_510 ), 
    .B0(\sine_gen.n2426_adj_936 ), .A0(\sine_gen.n27116 ), 
    .F0(\sine_gen.n27119 ), .F1(\sine_gen.n2556 ));
  sine_gen_SLICE_916 \sine_gen.SLICE_916 ( .D1(\sine_gen.n21025 ), 
    .C1(\sine_gen.n21026 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.address1[7] ), .D0(\sine_gen.n4041_adj_233 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n3306 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n21026 ), 
    .F1(\sine_gen.n25388 ));
  sine_gen_SLICE_917 \sine_gen.SLICE_917 ( .D1(\sine_gen.address1[8] ), 
    .C1(\sine_gen.n25391 ), .A1(\sine_gen.n25865 ), .D0(\sine_gen.n25388 ), 
    .C0(\sine_gen.n21043 ), .B0(\sine_gen.address1[7] ), 
    .A0(\sine_gen.n21044 ), .F0(\sine_gen.n25391 ), .F1(\sine_gen.n20097 ));
  sine_gen_SLICE_918 \sine_gen.SLICE_918 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3116_adj_926 ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.n78 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3116_adj_926 ), 
    .F1(\sine_gen.n27110 ));
  sine_gen_SLICE_920 \sine_gen.SLICE_920 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1116 ), .B1(\sine_gen.n1017 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1116 ), .F1(\sine_gen.n27104 ));
  sine_gen_SLICE_921 \sine_gen.SLICE_921 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n954_adj_149 ), .B1(\sine_gen.n27104 ), 
    .A1(\sine_gen.n1069 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n954_adj_149 ), 
    .F1(\sine_gen.n27107 ));
  sine_gen_SLICE_922 \sine_gen.SLICE_922 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n13688 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n4016_adj_517 ), .D0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n13688 ), .F1(\sine_gen.n20201 ));
  sine_gen_SLICE_924 \sine_gen.SLICE_924 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3116_adj_373 ), .B1(\sine_gen.n3131 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3116_adj_373 ), 
    .F1(\sine_gen.n27098 ));
  sine_gen_SLICE_926 \sine_gen.SLICE_926 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1514_adj_843 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n939_adj_897 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1514_adj_843 ), 
    .F1(\sine_gen.n25382 ));
  sine_gen_SLICE_927 \sine_gen.SLICE_927 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n25385 ), .B1(\sine_gen.n27503 ), 
    .D0(\sine_gen.n1483_adj_857 ), .C0(\sine_gen.n25382 ), 
    .B0(\sine_gen.n1498_adj_849 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n25385 ), .F1(\sine_gen.n1532 ));
  sine_gen_SLICE_928 \sine_gen.SLICE_928 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n27092 ), .B1(\sine_gen.n1739_adj_380 ), 
    .A1(\sine_gen.n1754_adj_354 ), .D0(\sine_gen.n1770_adj_499 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n1785_adj_576 ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n27092 ), 
    .F1(\sine_gen.n21075 ));
  sine_gen_SLICE_930 \sine_gen.SLICE_930 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n20307 ), .B0(\sine_gen.address2[7] ), 
    .A0(\sine_gen.n26747 ), .F0(\sine_gen.n27080 ));
  sine_gen_SLICE_932 \sine_gen.SLICE_932 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n1259_adj_613 ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.n1274_adj_603 ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1259_adj_613 ), 
    .F1(\sine_gen.n27074 ));
  sine_gen_SLICE_933 \sine_gen.SLICE_933 ( .D1(\sine_gen.n27107 ), 
    .C1(\sine_gen.n27077 ), .A1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n27074 ), 
    .B0(\sine_gen.n1243_adj_618 ), .A0(\sine_gen.n1147 ), 
    .F0(\sine_gen.n27077 ), .F1(\sine_gen.n1277_adj_248 ));
  sine_gen_SLICE_934 \sine_gen.SLICE_934 ( .D0(\sine_gen.address2[7] ), 
    .C0(\sine_gen.address2[8] ), .B0(\sine_gen.n2556 ), .A0(\sine_gen.n26981 ), 
    .F0(\sine_gen.n27068 ));
  sine_gen_SLICE_935 \sine_gen.SLICE_935 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n2174_adj_982 ), .B0(\sine_gen.n27068 ), 
    .A0(\sine_gen.n2301_adj_983 ), .F0(\sine_gen.n27071 ));
  sine_gen_SLICE_936 \sine_gen.SLICE_936 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n844_adj_218 ), .B1(\sine_gen.n699 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n844_adj_218 ), 
    .F1(\sine_gen.n25376 ));
  sine_gen_SLICE_938 \sine_gen.SLICE_938 ( .D1(\sine_gen.n27062 ), 
    .C1(\sine_gen.n3163_adj_301 ), .B1(\sine_gen.n3148_adj_308 ), 
    .A1(\sine_gen.address1[5] ), .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3001_adj_471 ), .B0(\sine_gen.n109_adj_174 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n27062 ), 
    .F1(\sine_gen.n20298 ));
  sine_gen_SLICE_940 \sine_gen.SLICE_940 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n26165 ), .B0(\sine_gen.address3[8] ), 
    .A0(\sine_gen.n26285 ), .F0(\sine_gen.n27056 ));
  sine_gen_SLICE_942 \sine_gen.SLICE_942 ( .D0(\sine_gen.address1[10] ), 
    .C0(\sine_gen.n20073 ), .B0(\sine_gen.address1[9] ), 
    .A0(\sine_gen.n20061 ), .F0(\sine_gen.n25370 ));
  sine_gen_SLICE_943 \sine_gen.SLICE_943 ( .D1(\sine_gen.n20808 ), 
    .C1(\sine_gen.n20046 ), .B1(\sine_gen.n25370 ), 
    .A1(\sine_gen.address1[10] ), .C0(\sine_gen.n26267 ), 
    .B0(\sine_gen.address1[8] ), .A0(\sine_gen.n25841 ), 
    .F0(\sine_gen.n20046 ), .F1(\sine_gen.n25373 ));
  comp3_SLICE_944 \comp3.SLICE_944 ( .D1(\count[2] ), .C1(\comp3.n4 ), 
    .B1(\count[0] ), .A1(\count[10] ), .D0(\count[10] ), .C0(\count[1] ), 
    .A0(\count[3] ), .F0(\comp3.n4 ), .F1(n19650));
  tw_gen_SLICE_946 \tw_gen.SLICE_946 ( .D1(\count[6] ), .C1(\tw_gen.n18 ), 
    .B1(\count[10] ), .A1(\count[3] ), .D0(\count[9] ), .C0(\count[0] ), 
    .B0(\count[7] ), .A0(\count[2] ), .F0(\tw_gen.n18 ), .F1(\tw_gen.n20 ));
  tw_gen_SLICE_948 \tw_gen.SLICE_948 ( .D1(\tw_gen.n20 ), .C1(\tw_gen.n16 ), 
    .B1(\tw_gen.count[4]_2 ), .A1(\tw_gen.count[8]_2 ), .D0(\count[5] ), 
    .C0(\count[1] ), .F0(\tw_gen.n16 ), .F1(\tw_gen.n18051 ));
  tw_gen_SLICE_950 \tw_gen.SLICE_950 ( .D0(\tw_gen.count[8]_2 ), 
    .C0(\tw_gen.count[4]_2 ), .A0(\count[1] ), .F0(\tw_gen.n14 ));
  tw_gen_SLICE_951 \tw_gen.SLICE_951 ( .D1(\count[2] ), .C1(\tw_gen.n15 ), 
    .B1(\count[5] ), .A1(\tw_gen.n14 ), .D0(\count[7] ), .C0(\count[6] ), 
    .B0(\count[3] ), .A0(\count[0] ), .F0(\tw_gen.n15 ), .F1(\tw_gen.n18102 ));
  tw_gen_SLICE_952 \tw_gen.SLICE_952 ( .D1(\sine_wave2[0] ), 
    .C1(\tri_wave[4] ), .B1(n19650), .A1(\sine_wave2[4] ), 
    .D0(\tw_gen.count[4]_2 ), .A0(\count[10] ), .F0(\tri_wave[4] ), 
    .F1(\comp2.n10 ));
  comp3_SLICE_953 \comp3.SLICE_953 ( .D1(n18068), .C1(\comp3.n10 ), 
    .B1(\sine_wave3[8] ), .A1(\tri_wave[8] ), .D0(\sine_wave3[4] ), 
    .C0(n19650), .B0(\tri_wave[4] ), .A0(\sine_wave3[0] ), .F0(\comp3.n10 ), 
    .F1(\comp3.n18 ));
  tw_gen_SLICE_954 \tw_gen.SLICE_954 ( .C1(\count[9] ), .B1(\count[10] ), 
    .C0(\tw_gen.count[8]_2 ), .A0(\count[10] ), .F0(\tri_wave[8] ), 
    .F1(\tw_gen.n13941 ));
  comp1_SLICE_956 \comp1.SLICE_956 ( .D1(\sine_wave1[11] ), .C1(\count[10] ), 
    .B1(\comp1.n18 ), .A1(\count[9] ), .D0(\count[9] ), .C0(\comp1.n18 ), 
    .B0(\count[10] ), .A0(\sine_wave1[11] ), .F0(Va_c_N_77), .F1(Va_c));
  comp1_SLICE_957 \comp1.SLICE_957 ( .D1(\sine_wave1[8] ), .C1(\comp1.n10 ), 
    .B1(n18068), .A1(\tri_wave[8] ), .D0(\sine_wave1[0] ), .C0(n19650), 
    .B0(\sine_wave1[4] ), .A0(\tri_wave[4] ), .F0(\comp1.n10 ), 
    .F1(\comp1.n18 ));
  comp2_SLICE_958 \comp2.SLICE_958 ( .D1(\sine_wave2[11] ), .C1(\comp2.n18 ), 
    .B1(\count[10] ), .A1(\count[9] ), .D0(\sine_wave2[8] ), .C0(\comp2.n10 ), 
    .B0(n18068), .A0(\tri_wave[8] ), .F0(\comp2.n18 ), .F1(Vb_c_N_80));
  sine_gen_SLICE_960 \sine_gen.SLICE_960 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1324 ), .A1(\sine_gen.n1387_adj_712 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1324 ), .F1(\sine_gen.n19904 ));
  sine_gen_SLICE_962 \sine_gen.SLICE_962 ( .D1(\sine_gen.n2809_adj_456 ), 
    .C1(\sine_gen.n2794 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2794 ), .F1(\sine_gen.n20165 ));
  sine_gen_SLICE_966 \sine_gen.SLICE_966 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1274 ), 
    .F1(\sine_gen.n1356_adj_197 ));
  sine_gen_SLICE_967 \sine_gen.SLICE_967 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1259 ), .A1(\sine_gen.n1274 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1259 ), .F1(\sine_gen.n20876 ));
  sine_gen_SLICE_968 \sine_gen.SLICE_968 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1804 ), .A1(\sine_gen.n1658 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1804 ), .F1(\sine_gen.n20431 ));
  sine_gen_SLICE_969 \sine_gen.SLICE_969 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1658 ), .F1(\sine_gen.n41 ));
  sine_gen_SLICE_970 \sine_gen.SLICE_970 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n2986 ), .B1(\sine_gen.n3001_adj_542 ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2986 ), 
    .F1(\sine_gen.n3066_adj_320 ));
  sine_gen_SLICE_972 \sine_gen.SLICE_972 ( .D1(\sine_gen.n157_adj_252 ), 
    .C1(\sine_gen.n635 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n635 ), .F1(\sine_gen.n636_adj_125 ));
  sine_gen_SLICE_974 \sine_gen.SLICE_974 ( .D1(\sine_gen.n1913 ), 
    .C1(\sine_gen.n1898 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1898 ), .F1(\sine_gen.n20141 ));
  sine_gen_SLICE_976 \sine_gen.SLICE_976 ( .C1(\sine_gen.n1867 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1739 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1867 ), .F1(\sine_gen.n20140 ));
  sine_gen_SLICE_977 \sine_gen.SLICE_977 ( .C1(\sine_gen.n1739 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1754 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1739 ), .F1(\sine_gen.n20446 ));
  sine_gen_SLICE_978 \sine_gen.SLICE_978 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3851 ), .A1(\sine_gen.n2283 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3851 ), .F1(\sine_gen.n20263 ));
  sine_gen_SLICE_979 \sine_gen.SLICE_979 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2283 ), .B1(\sine_gen.n588 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2283 ), 
    .F1(\sine_gen.n2299_adj_904 ));
  sine_gen_SLICE_980 \sine_gen.SLICE_980 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3945 ), .A1(\sine_gen.n2843 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3945 ), .F1(\sine_gen.n20441 ));
  sine_gen_SLICE_981 \sine_gen.SLICE_981 ( .D1(\sine_gen.n2778_adj_583 ), 
    .C1(\sine_gen.n2843 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2843 ), .F1(\sine_gen.n20279 ));
  sine_gen_SLICE_982 \sine_gen.SLICE_982 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2507 ), .B1(\sine_gen.n2283 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2507 ), .F1(\sine_gen.n20440 ));
  sine_gen_SLICE_984 \sine_gen.SLICE_984 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1676_adj_85 ), .A1(\sine_gen.n1691 ), 
    .D0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1676_adj_85 ), 
    .F1(\sine_gen.n20443 ));
  sine_gen_SLICE_986 \sine_gen.SLICE_986 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1707 ), .B1(\sine_gen.n1722 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1707 ), .F1(\sine_gen.n20444 ));
  sine_gen_SLICE_987 \sine_gen.SLICE_987 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.n1722 ), 
    .F1(\sine_gen.n2380_adj_731 ));
  sine_gen_SLICE_989 \sine_gen.SLICE_989 ( .C1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.n1770_adj_86 ), .A1(\sine_gen.n1946_adj_372 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1770_adj_86 ), .F1(\sine_gen.n1947_adj_834 ));
  sine_gen_SLICE_992 \sine_gen.SLICE_992 ( .D1(\sine_gen.n13628 ), 
    .C1(\sine_gen.n1804_adj_87 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1804_adj_87 ), .F1(\sine_gen.n20434 ));
  sine_gen_SLICE_994 \sine_gen.SLICE_994 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n13632 ), .F1(\sine_gen.n2778 ));
  sine_gen_SLICE_995 \sine_gen.SLICE_995 ( .C1(\sine_gen.n3530_adj_409 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n13632 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3530_adj_409 ), .F1(\sine_gen.n20365 ));
  sine_gen_SLICE_996 \sine_gen.SLICE_996 ( .C1(\sine_gen.n19672 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n13632 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n19672 ), .F1(\sine_gen.n20117 ));
  sine_gen_SLICE_999 \sine_gen.SLICE_999 ( .D1(\sine_gen.n1785_adj_770 ), 
    .C1(\sine_gen.n1770_adj_88 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1770_adj_88 ), .F1(\sine_gen.n20063 ));
  sine_gen_SLICE_1000 \sine_gen.SLICE_1000 ( .C1(\sine_gen.n781 ), 
    .B1(\sine_gen.n316 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n781 ), .F1(\sine_gen.n317 ));
  sine_gen_SLICE_1001 \sine_gen.SLICE_1001 ( .D1(\sine_gen.n78 ), 
    .C1(\sine_gen.n316 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n316 ), .F1(\sine_gen.n476 ));
  sine_gen_SLICE_1003 \sine_gen.SLICE_1003 ( .C1(\sine_gen.n635_adj_567 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n157_adj_291 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n635_adj_567 ), .F1(\sine_gen.n636 ));
  sine_gen_SLICE_1008 \sine_gen.SLICE_1008 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1147_adj_90 ), .B1(\sine_gen.n1084_adj_91 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1147_adj_90 ), .F1(\sine_gen.n20482 ));
  sine_gen_SLICE_1009 \sine_gen.SLICE_1009 ( .C1(\sine_gen.n1069_adj_102 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1084_adj_91 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1084_adj_91 ), .F1(\sine_gen.n20498 ));
  sine_gen_SLICE_1010 \sine_gen.SLICE_1010 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1324_adj_92 ), .B1(\sine_gen.n1339_adj_93 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1324_adj_92 ), .F1(\sine_gen.n20483 ));
  sine_gen_SLICE_1013 \sine_gen.SLICE_1013 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.n2778 ), .A0(\sine_gen.n2763 ), .F0(\sine_gen.n20164 ), 
    .F1(\sine_gen.n2763 ));
  sine_gen_SLICE_1015 \sine_gen.SLICE_1015 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1356 ), .A1(\sine_gen.n1371_adj_94 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1356 ), .F1(\sine_gen.n17937 ));
  sine_gen_SLICE_1019 \sine_gen.SLICE_1019 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1356_adj_96 ), .A1(\sine_gen.n1466_adj_434 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1356_adj_96 ), .F1(\sine_gen.n1372 ));
  sine_gen_SLICE_1020 \sine_gen.SLICE_1020 ( .C1(\sine_gen.n1402 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n986 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n986 ), .F1(\sine_gen.n20455 ));
  sine_gen_SLICE_1022 \sine_gen.SLICE_1022 ( .C1(\sine_gen.n1116_adj_97 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n13448 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1116_adj_97 ), .F1(\sine_gen.n19922 ));
  sine_gen_SLICE_1024 \sine_gen.SLICE_1024 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n589 ), .A1(\sine_gen.n301_adj_181 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n589 ), .F1(\sine_gen.n3643_adj_593 ));
  sine_gen_SLICE_1026 \sine_gen.SLICE_1026 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3627 ), .B1(\sine_gen.n13704 ), .A1(\sine_gen.n12893 ), 
    .D0(\sine_gen.n2619 ), .C0(\sine_gen.n2636 ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n3898 ), .F1(\sine_gen.n3356_adj_110 ));
  sine_gen_SLICE_1027 \sine_gen.SLICE_1027 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2636 ), .A1(\sine_gen.n2651 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2636 ), .F1(\sine_gen.n20590 ));
  sine_gen_SLICE_1029 \sine_gen.SLICE_1029 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3960 ), 
    .F1(\sine_gen.n859_adj_101 ));
  sine_gen_SLICE_1031 \sine_gen.SLICE_1031 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n12893 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n12893 ), 
    .F1(\sine_gen.n2364_adj_807 ));
  sine_gen_SLICE_1032 \sine_gen.SLICE_1032 ( .C1(\sine_gen.n1038_adj_100 ), 
    .B1(\sine_gen.n859_adj_101 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1038_adj_100 ), .F1(\sine_gen.n20497 ));
  sine_gen_SLICE_1035 \sine_gen.SLICE_1035 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1069_adj_102 ), .B1(\sine_gen.n954 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1069_adj_102 ), .F1(\sine_gen.n20491 ));
  sine_gen_SLICE_1036 \sine_gen.SLICE_1036 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n572 ), .A1(\sine_gen.n1371 ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n572 ), 
    .F1(\sine_gen.n1467_adj_442 ));
  sine_gen_SLICE_1037 \sine_gen.SLICE_1037 ( .C1(\sine_gen.n379 ), 
    .B1(\sine_gen.n572 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n379 ), .F1(\sine_gen.n573 ));
  sine_gen_SLICE_1038 \sine_gen.SLICE_1038 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1147_adj_90 ), .A1(\sine_gen.n1017_adj_103 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1017_adj_103 ), .F1(\sine_gen.n20501 ));
  sine_gen_SLICE_1040 \sine_gen.SLICE_1040 ( .C1(\sine_gen.n971_adj_104 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1116_adj_105 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n971_adj_104 ), .F1(\sine_gen.n20500 ));
  sine_gen_SLICE_1042 \sine_gen.SLICE_1042 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n604 ), .A1(\sine_gen.n589_adj_106 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n604 ), .F1(\sine_gen.n20518 ));
  sine_gen_SLICE_1043 \sine_gen.SLICE_1043 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n589_adj_106 ), .A1(\sine_gen.n604 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n589_adj_106 ), .F1(\sine_gen.n605_adj_783 ));
  sine_gen_SLICE_1044 \sine_gen.SLICE_1044 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n939 ), .B1(\sine_gen.n954 ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n939 ), .F1(\sine_gen.n20519 ));
  sine_gen_SLICE_1047 \sine_gen.SLICE_1047 ( .D1(\sine_gen.n2763 ), 
    .C1(\sine_gen.n2906_adj_437 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2906_adj_437 ), .F1(\sine_gen.n20173 ));
  sine_gen_SLICE_1048 \sine_gen.SLICE_1048 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1002 ), .A1(\sine_gen.n1017_adj_103 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1002 ), .F1(\sine_gen.n20021 ));
  sine_gen_SLICE_1050 \sine_gen.SLICE_1050 ( .D1(\sine_gen.n971_adj_104 ), 
    .C1(\sine_gen.n986_adj_107 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n986_adj_107 ), .F1(\sine_gen.n20020 ));
  sine_gen_SLICE_1052 \sine_gen.SLICE_1052 ( .D1(\sine_gen.n572 ), 
    .C1(\sine_gen.n443 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n443 ), .F1(\sine_gen.n19814 ));
  sine_gen_SLICE_1053 \sine_gen.SLICE_1053 ( .C1(\sine_gen.n1324_adj_466 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n443 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1324_adj_466 ), .F1(\sine_gen.n1340_adj_827 ));
  sine_gen_SLICE_1055 \sine_gen.SLICE_1055 ( .D1(\sine_gen.n3212_adj_328 ), 
    .C1(\sine_gen.n3148_adj_108 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n3148_adj_108 ), 
    .F1(\sine_gen.n4025_adj_665 ));
  sine_gen_SLICE_1057 \sine_gen.SLICE_1057 ( .D1(\sine_gen.n12620 ), 
    .C1(\sine_gen.n21365 ), .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n13 ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n21365 ), .F1(\sine_gen.n2041 ));
  sine_gen_SLICE_1058 \sine_gen.SLICE_1058 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2922 ), .A1(\sine_gen.n2843_adj_204 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2922 ), .F1(\sine_gen.n21092 ));
  sine_gen_SLICE_1063 \sine_gen.SLICE_1063 ( .C1(\sine_gen.n669_adj_782 ), 
    .B1(\sine_gen.n732_adj_777 ), .A1(\sine_gen.address2[6] ), 
    .C0(\sine_gen.n412_adj_401 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.n428 ), .F0(\sine_gen.n669_adj_782 ), .F1(\sine_gen.n14025 ));
  sine_gen_SLICE_1064 \sine_gen.SLICE_1064 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1101 ), .A1(\sine_gen.n1116_adj_97 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1101 ), .F1(\sine_gen.n19945 ));
  sine_gen_SLICE_1066 \sine_gen.SLICE_1066 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n14247 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n14247 ), 
    .F1(\sine_gen.n21174 ));
  sine_gen_SLICE_1068 \sine_gen.SLICE_1068 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n2746_adj_111 ), 
    .F1(\sine_gen.n2715_adj_165 ));
  sine_gen_SLICE_1069 \sine_gen.SLICE_1069 ( .C1(\sine_gen.n2746_adj_111 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2731_adj_150 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2731_adj_150 ), .F1(\sine_gen.n20171 ));
  sine_gen_SLICE_1070 \sine_gen.SLICE_1070 ( .D1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.n589_adj_112 ), .A1(\sine_gen.n986 ), 
    .D0(\sine_gen.n589_adj_112 ), .C0(\sine_gen.n301 ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n3643 ), .F1(\sine_gen.n20579 ));
  sine_gen_SLICE_1071 \sine_gen.SLICE_1071 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n668 ), .A1(\sine_gen.n301 ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n301 ), .F1(\sine_gen.n860 ));
  sine_gen_SLICE_1072 \sine_gen.SLICE_1072 ( .D1(\sine_gen.n285 ), 
    .C1(\sine_gen.n270 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n270 ), .F1(\sine_gen.n20560 ));
  sine_gen_SLICE_1074 \sine_gen.SLICE_1074 ( .C1(\sine_gen.n78_adj_113 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n61 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n61 ), .F1(\sine_gen.n20561 ));
  sine_gen_SLICE_1076 \sine_gen.SLICE_1076 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n236 ), .B1(\sine_gen.n379_adj_114 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n236 ), .F1(\sine_gen.n20012 ));
  sine_gen_SLICE_1078 \sine_gen.SLICE_1078 ( .D1(\sine_gen.n348_adj_115 ), 
    .C1(\sine_gen.n205 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n205 ), .F1(\sine_gen.n20011 ));
  sine_gen_SLICE_1080 \sine_gen.SLICE_1080 ( .D1(\sine_gen.n301_adj_117 ), 
    .C1(\sine_gen.n428_adj_116 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n428_adj_116 ), .F1(\sine_gen.n444 ));
  sine_gen_SLICE_1081 \sine_gen.SLICE_1081 ( .D1(\sine_gen.n316_adj_120 ), 
    .C1(\sine_gen.n301_adj_117 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n301_adj_117 ), .F1(\sine_gen.n317_adj_173 ));
  sine_gen_SLICE_1082 \sine_gen.SLICE_1082 ( .C1(\sine_gen.n986_adj_118 ), 
    .B1(\sine_gen.n15_adj_547 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n986_adj_118 ), .F1(\sine_gen.n19972 ));
  sine_gen_SLICE_1084 \sine_gen.SLICE_1084 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n93_adj_119 ), .A1(\sine_gen.n506 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n93_adj_119 ), .F1(\sine_gen.n507 ));
  sine_gen_SLICE_1086 \sine_gen.SLICE_1086 ( .C1(\sine_gen.n316_adj_120 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n188 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n316_adj_120 ), .F1(\sine_gen.n476_adj_121 ));
  sine_gen_SLICE_1087 \sine_gen.SLICE_1087 ( .D1(\sine_gen.n236_adj_187 ), 
    .C1(\sine_gen.n188 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n188 ), .F1(\sine_gen.n3228_adj_811 ));
  sine_gen_SLICE_1088 \sine_gen.SLICE_1088 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n428_adj_122 ), .B1(\sine_gen.n301_adj_123 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n428_adj_122 ), .F1(\sine_gen.n444_adj_124 ));
  sine_gen_SLICE_1089 \sine_gen.SLICE_1089 ( .C1(\sine_gen.n301_adj_123 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n316_adj_129 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n301_adj_123 ), .F1(\sine_gen.n317_adj_138 ));
  sine_gen_SLICE_1090 \sine_gen.SLICE_1090 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n397 ), .A1(\sine_gen.n589 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n397 ), 
    .F1(\sine_gen.n3419_adj_472 ));
  sine_gen_SLICE_1093 \sine_gen.SLICE_1093 ( .C1(\sine_gen.n93_adj_126 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n13620 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n93_adj_126 ), .F1(\sine_gen.n20888 ));
  sine_gen_SLICE_1094 \sine_gen.SLICE_1094 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n316_adj_129 ), .B1(\sine_gen.n78_adj_130 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n316_adj_129 ), .F1(\sine_gen.n476_adj_131 ));
  sine_gen_SLICE_1095 \sine_gen.SLICE_1095 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n236_adj_271 ), .A1(\sine_gen.n78_adj_130 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n78_adj_130 ), .F1(\sine_gen.n3228_adj_272 ));
  sine_gen_SLICE_1096 \sine_gen.SLICE_1096 ( .C1(\sine_gen.address3[5] ), 
    .B1(\sine_gen.n2396_adj_133 ), .A1(\sine_gen.n2364_adj_132 ), 
    .D0(\sine_gen.n2573_adj_707 ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n2395_adj_708 ), .F0(\sine_gen.n2396_adj_133 ), 
    .F1(\sine_gen.n3834 ));
  sine_gen_SLICE_1098 \sine_gen.SLICE_1098 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15 ), .B1(\sine_gen.n30 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n15 ), .F1(\sine_gen.n20569 ));
  sine_gen_SLICE_1100 \sine_gen.SLICE_1100 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n46 ), .B1(\sine_gen.n61 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n46 ), .F1(\sine_gen.n20570 ));
  sine_gen_SLICE_1102 \sine_gen.SLICE_1102 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n954_adj_134 ), .A1(\sine_gen.n589_adj_244 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n954_adj_134 ), .F1(\sine_gen.n3356_adj_487 ));
  sine_gen_SLICE_1103 \sine_gen.SLICE_1103 ( .C1(\sine_gen.n939_adj_147 ), 
    .B1(\sine_gen.n954_adj_134 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n939_adj_147 ), .F1(\sine_gen.n19970 ));
  sine_gen_SLICE_1104 \sine_gen.SLICE_1104 ( .D1(\sine_gen.n15 ), 
    .C1(\sine_gen.n109_adj_135 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n109_adj_135 ), .F1(\sine_gen.n20003 ));
  sine_gen_SLICE_1106 \sine_gen.SLICE_1106 ( .D1(\sine_gen.n93_adj_136 ), 
    .C1(\sine_gen.n78_adj_113 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n78_adj_113 ), .F1(\sine_gen.n20002 ));
  sine_gen_SLICE_1108 \sine_gen.SLICE_1108 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n285_adj_137 ), .B1(\sine_gen.n157 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n285_adj_137 ), .F1(\sine_gen.n286 ));
  sine_gen_SLICE_1109 \sine_gen.SLICE_1109 ( .D1(\sine_gen.n25517 ), 
    .C1(\sine_gen.n19847 ), .A1(\sine_gen.address3[6] ), .D0(\sine_gen.n286 ), 
    .C0(\sine_gen.n605_adj_932 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n19847 ), .F1(\sine_gen.n19848 ));
  sine_gen_SLICE_1112 \sine_gen.SLICE_1112 ( .C1(\sine_gen.n109_adj_139 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n379_adj_140 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n109_adj_139 ), .F1(\sine_gen.n380 ));
  sine_gen_SLICE_1114 \sine_gen.SLICE_1114 ( .D1(\sine_gen.n20852 ), 
    .C1(\sine_gen.n20851 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n20851 ), .F1(\sine_gen.n20853 ));
  sine_gen_SLICE_1116 \sine_gen.SLICE_1116 ( .D1(\sine_gen.n15159 ), 
    .C1(\sine_gen.n1676_adj_95 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1676_adj_95 ), .F1(\sine_gen.n20578 ));
  sine_gen_SLICE_1117 \sine_gen.SLICE_1117 ( .D1(\sine_gen.n301 ), 
    .C1(\sine_gen.n15159 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15159 ), .F1(\sine_gen.n20554 ));
  sine_gen_SLICE_1118 \sine_gen.SLICE_1118 ( .C1(\sine_gen.n443_adj_141 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n572_adj_142 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n443_adj_141 ), .F1(\sine_gen.n19994 ));
  sine_gen_SLICE_1120 \sine_gen.SLICE_1120 ( .C1(\sine_gen.n1402 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1324_adj_143 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1402 ), .F1(\sine_gen.n19993 ));
  sine_gen_SLICE_1121 \sine_gen.SLICE_1121 ( .D1(\sine_gen.n1324_adj_143 ), 
    .C1(\sine_gen.address3[4] ), .A1(\sine_gen.n443_adj_141 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1324_adj_143 ), .F1(\sine_gen.n1340_adj_332 ));
  sine_gen_SLICE_1122 \sine_gen.SLICE_1122 ( .C1(\sine_gen.n1435 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1371_adj_144 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1371_adj_144 ), .F1(\sine_gen.n20521 ));
  sine_gen_SLICE_1123 \sine_gen.SLICE_1123 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1435 ), .A1(\sine_gen.n1356_adj_164 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1435 ), .F1(\sine_gen.n17917 ));
  sine_gen_SLICE_1124 \sine_gen.SLICE_1124 ( .D1(\sine_gen.n93_adj_288 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n78_adj_160 ), 
    .D0(\sine_gen.n251 ), .C0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n1324_adj_145 ), .F0(\sine_gen.n20522 ), 
    .F1(\sine_gen.n20671 ));
  sine_gen_SLICE_1125 \sine_gen.SLICE_1125 ( .C1(\sine_gen.n251 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1371_adj_144 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n251 ), .F1(\sine_gen.n3450_adj_683 ));
  sine_gen_SLICE_1126 \sine_gen.SLICE_1126 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1514 ), .A1(\sine_gen.n939_adj_146 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1514 ), .F1(\sine_gen.n20573 ));
  sine_gen_SLICE_1127 \sine_gen.SLICE_1127 ( .C1(\sine_gen.address3[4] ), 
    .B1(\sine_gen.n939_adj_146 ), .A1(\sine_gen.n954_adj_351 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n939_adj_146 ), .F1(\sine_gen.n21119 ));
  sine_gen_SLICE_1128 \sine_gen.SLICE_1128 ( .C1(\sine_gen.n1483 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1498 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1483 ), .F1(\sine_gen.n20572 ));
  sine_gen_SLICE_1130 \sine_gen.SLICE_1130 ( .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n25769 ), .A0(\sine_gen.n25835 ), .F0(\sine_gen.n20587 ));
  sine_gen_SLICE_1133 \sine_gen.SLICE_1133 ( .D1(\sine_gen.n939_adj_147 ), 
    .C1(\sine_gen.n1514_adj_715 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1514_adj_715 ), .F1(\sine_gen.n19886 ));
  sine_gen_SLICE_1134 \sine_gen.SLICE_1134 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2828 ), .A1(\sine_gen.n2843_adj_151 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2828 ), .F1(\sine_gen.n20584 ));
  sine_gen_SLICE_1136 \sine_gen.SLICE_1136 ( .C1(\sine_gen.n2859 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n15299 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2859 ), .F1(\sine_gen.n20585 ));
  sine_gen_SLICE_1137 \sine_gen.SLICE_1137 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15299 ), .A1(\sine_gen.n2507_adj_755 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15299 ), .F1(\sine_gen.n20212 ));
  sine_gen_SLICE_1138 \sine_gen.SLICE_1138 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2778_adj_154 ), .A1(\sine_gen.n2843_adj_151 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2843_adj_151 ), .F1(\sine_gen.n19979 ));
  sine_gen_SLICE_1139 \sine_gen.SLICE_1139 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2778_adj_154 ), .B1(\sine_gen.n2715_adj_156 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2778_adj_154 ), .F1(\sine_gen.n17922 ));
  sine_gen_SLICE_1140 \sine_gen.SLICE_1140 ( .C1(\sine_gen.n2715_adj_156 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2828 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2715_adj_156 ), .F1(\sine_gen.n19978 ));
  sine_gen_SLICE_1143 \sine_gen.SLICE_1143 ( .D1(\sine_gen.n2906 ), 
    .C1(\sine_gen.n2763_adj_300 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2763_adj_300 ), .F1(\sine_gen.n21091 ));
  sine_gen_SLICE_1144 \sine_gen.SLICE_1144 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n142 ), .B1(\sine_gen.n1529 ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n142 ), .F1(\sine_gen.n20555 ));
  sine_gen_SLICE_1146 \sine_gen.SLICE_1146 ( .D1(\sine_gen.n78_adj_219 ), 
    .C1(\sine_gen.n348 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n348 ), .F1(\sine_gen.n1212_adj_694 ));
  sine_gen_SLICE_1148 \sine_gen.SLICE_1148 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n78_adj_160 ), .A1(\sine_gen.n668 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n78_adj_160 ), .F1(\sine_gen.n20597 ));
  sine_gen_SLICE_1151 \sine_gen.SLICE_1151 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n109_adj_162 ), .A1(\sine_gen.n15153 ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n109_adj_162 ), 
    .F1(\sine_gen.n1275 ));
  sine_gen_SLICE_1154 \sine_gen.SLICE_1154 ( .C1(\sine_gen.n1324_adj_145 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1435 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1324_adj_145 ), .F1(\sine_gen.n19943 ));
  sine_gen_SLICE_1157 \sine_gen.SLICE_1157 ( .C1(\sine_gen.n1356_adj_164 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1371_adj_144 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1356_adj_164 ), .F1(\sine_gen.n17916 ));
  sine_gen_SLICE_1159 \sine_gen.SLICE_1159 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2700_adj_180 ), .B1(\sine_gen.n2715_adj_165 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2700_adj_180 ), .F1(\sine_gen.n20170 ));
  sine_gen_SLICE_1161 \sine_gen.SLICE_1161 ( .C1(\sine_gen.n205_adj_214 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1017_adj_98 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n205_adj_214 ), .F1(\sine_gen.n1018_adj_405 ));
  sine_gen_SLICE_1164 \sine_gen.SLICE_1164 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n142_adj_166 ), .A1(\sine_gen.n157 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n142_adj_166 ), .F1(\sine_gen.n158 ));
  sine_gen_SLICE_1166 \sine_gen.SLICE_1166 ( .C1(\sine_gen.n859_adj_167 ), 
    .B1(\sine_gen.n78_adj_130 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n859_adj_167 ), .F1(\sine_gen.n189 ));
  sine_gen_SLICE_1168 \sine_gen.SLICE_1168 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2874 ), 
    .F1(\sine_gen.n2843_adj_204 ));
  sine_gen_SLICE_1169 \sine_gen.SLICE_1169 ( .D1(\sine_gen.n2874 ), 
    .C1(\sine_gen.n2859_adj_195 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2859_adj_195 ), .F1(\sine_gen.n20870 ));
  sine_gen_SLICE_1170 \sine_gen.SLICE_1170 ( .D1(\sine_gen.n157_adj_168 ), 
    .C1(\sine_gen.n285_adj_169 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n285_adj_169 ), .F1(\sine_gen.n286_adj_170 ));
  sine_gen_SLICE_1171 \sine_gen.SLICE_1171 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n605_adj_862 ), .A1(\sine_gen.n286_adj_170 ), 
    .D0(\sine_gen.n30_adj_185 ), .C0(\sine_gen.n589_adj_244 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n605_adj_862 ), 
    .F1(\sine_gen.n20105 ));
  sine_gen_SLICE_1174 \sine_gen.SLICE_1174 ( .C1(\sine_gen.n109_adj_174 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n379_adj_175 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n109_adj_174 ), .F1(\sine_gen.n380_adj_176 ));
  sine_gen_SLICE_1176 \sine_gen.SLICE_1176 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n20845 ), .B1(\sine_gen.n20846 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n20845 ), .F1(\sine_gen.n20847 ));
  sine_gen_SLICE_1178 \sine_gen.SLICE_1178 ( .D1(\sine_gen.n3100 ), 
    .C1(\sine_gen.n3085_adj_179 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3085_adj_179 ), .F1(\sine_gen.n20608 ));
  sine_gen_SLICE_1180 \sine_gen.SLICE_1180 ( .C1(\sine_gen.n3116 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n78_adj_160 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3116 ), .F1(\sine_gen.n20609 ));
  sine_gen_SLICE_1182 \sine_gen.SLICE_1182 ( .C1(\sine_gen.n923 ), 
    .B1(\sine_gen.n939_adj_147 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n923 ), .F1(\sine_gen.n19940 ));
  sine_gen_SLICE_1183 \sine_gen.SLICE_1183 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n908 ), .A1(\sine_gen.n923 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n908 ), .F1(\sine_gen.n19969 ));
  sine_gen_SLICE_1184 \sine_gen.SLICE_1184 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n109_adj_162 ), .A1(\sine_gen.n3001 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n3001 ), .F1(\sine_gen.n19892 ));
  sine_gen_SLICE_1186 \sine_gen.SLICE_1186 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n301_adj_181 ), .A1(\sine_gen.n316_adj_255 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n301_adj_181 ), .F1(\sine_gen.n317_adj_256 ));
  sine_gen_SLICE_1188 \sine_gen.SLICE_1188 ( .C1(\sine_gen.n3163_adj_184 ), 
    .B1(\sine_gen.n3148_adj_183 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n3163_adj_184 ), .F1(\sine_gen.n19891 ));
  sine_gen_SLICE_1190 \sine_gen.SLICE_1190 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_185 ), .B1(\sine_gen.n157_adj_168 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n30_adj_185 ), .F1(\sine_gen.n413 ));
  sine_gen_SLICE_1191 \sine_gen.SLICE_1191 ( .D1(\sine_gen.n173 ), 
    .C1(\sine_gen.n157_adj_168 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n157_adj_168 ), .F1(\sine_gen.n3291_adj_812 ));
  sine_gen_SLICE_1192 \sine_gen.SLICE_1192 ( .C1(\sine_gen.n173 ), 
    .B1(\sine_gen.n188 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n173 ), .F1(\sine_gen.n189_adj_186 ));
  sine_gen_SLICE_1194 \sine_gen.SLICE_1194 ( .C1(\sine_gen.n236_adj_187 ), 
    .B1(\sine_gen.n572_adj_188 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n236_adj_187 ), .F1(\sine_gen.n252 ));
  sine_gen_SLICE_1196 \sine_gen.SLICE_1196 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n205_adj_189 ), .A1(\sine_gen.n109_adj_174 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n205_adj_189 ), .F1(\sine_gen.n221_adj_190 ));
  sine_gen_SLICE_1198 \sine_gen.SLICE_1198 ( .D1(\sine_gen.n1770 ), 
    .C1(\sine_gen.n251_adj_191 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n251_adj_191 ), .F1(\sine_gen.n2010_adj_237 ));
  sine_gen_SLICE_1201 \sine_gen.SLICE_1201 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n572_adj_142 ), .B1(\sine_gen.n1466_adj_434 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n572_adj_142 ), .F1(\sine_gen.n1467 ));
  sine_gen_SLICE_1203 \sine_gen.SLICE_1203 ( .D1(\sine_gen.n13688 ), 
    .C1(\sine_gen.n251_adj_193 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n251_adj_193 ), .F1(\sine_gen.n2010_adj_395 ));
  sine_gen_SLICE_1204 \sine_gen.SLICE_1204 ( .C1(\sine_gen.n397_adj_196 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n589_adj_112 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n397_adj_196 ), .F1(\sine_gen.n3419 ));
  sine_gen_SLICE_1206 \sine_gen.SLICE_1206 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1549 ), .B1(\sine_gen.n1356_adj_197 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1549 ), .F1(\sine_gen.n20617 ));
  sine_gen_SLICE_1208 \sine_gen.SLICE_1208 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n236_adj_198 ), .A1(\sine_gen.n364 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n236_adj_198 ), .F1(\sine_gen.n542 ));
  sine_gen_SLICE_1210 \sine_gen.SLICE_1210 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1612 ), .A1(\sine_gen.n1402_adj_200 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1612 ), .F1(\sine_gen.n20620 ));
  sine_gen_SLICE_1212 \sine_gen.SLICE_1212 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n699 ), .B1(\sine_gen.n844_adj_218 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n699 ), .F1(\sine_gen.n19939 ));
  sine_gen_SLICE_1213 \sine_gen.SLICE_1213 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3467 ), .A1(\sine_gen.n699 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3467 ), .F1(\sine_gen.n20368 ));
  sine_gen_SLICE_1214 \sine_gen.SLICE_1214 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2682_adj_203 ), 
    .F1(\sine_gen.n2619_adj_239 ));
  sine_gen_SLICE_1215 \sine_gen.SLICE_1215 ( .C1(\sine_gen.n2667_adj_213 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2682_adj_203 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2667_adj_213 ), .F1(\sine_gen.n20159 ));
  sine_gen_SLICE_1217 \sine_gen.SLICE_1217 ( .D1(\sine_gen.n2843_adj_204 ), 
    .C1(\sine_gen.n2828_adj_225 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2828_adj_225 ), .F1(\sine_gen.n20869 ));
  sine_gen_SLICE_1218 \sine_gen.SLICE_1218 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n20306 ), .B1(\sine_gen.n26081 ), 
    .D0(\sine_gen.address2[5] ), .C0(\sine_gen.n2041 ), .A0(\sine_gen.n2010 ), 
    .F0(\sine_gen.n20306 ), .F1(\sine_gen.n20307 ));
  sine_gen_SLICE_1219 \sine_gen.SLICE_1219 ( .D1(\sine_gen.address2[1] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[4] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2010 ), .F1(\sine_gen.n1658_adj_481 ));
  sine_gen_SLICE_1220 \sine_gen.SLICE_1220 ( .D1(\sine_gen.n78_adj_219 ), 
    .C1(\sine_gen.n173_adj_207 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n173_adj_207 ), .F1(\sine_gen.n189_adj_677 ));
  sine_gen_SLICE_1223 \sine_gen.SLICE_1223 ( .D1(\sine_gen.n3212_adj_328 ), 
    .C1(\sine_gen.n4041 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.n109 ), 
    .A0(\sine_gen.n205_adj_214 ), .F0(\sine_gen.n221_adj_259 ), 
    .F1(\sine_gen.n15255 ));
  sine_gen_SLICE_1224 \sine_gen.SLICE_1224 ( .C1(\sine_gen.n251_adj_215 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1770_adj_216 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n251_adj_215 ), .F1(\sine_gen.n2010_adj_217 ));
  sine_gen_SLICE_1229 \sine_gen.SLICE_1229 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n69_adj_941 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.n21231 ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .F0(\sine_gen.n69_adj_941 ), 
    .F1(\sine_gen.n14186 ));
  sine_gen_SLICE_1230 \sine_gen.SLICE_1230 ( .D1(\sine_gen.n3897 ), 
    .C1(\sine_gen.n15062 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n15062 ), 
    .F1(\sine_gen.n21043 ));
  sine_gen_SLICE_1233 \sine_gen.SLICE_1233 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3116_adj_573 ), .A1(\sine_gen.n78_adj_219 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n3116_adj_573 ), .F1(\sine_gen.n19832 ));
  sine_gen_SLICE_1234 \sine_gen.SLICE_1234 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2636_adj_220 ), .A1(\sine_gen.n2588_adj_284 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2636_adj_220 ), .F1(\sine_gen.n20158 ));
  sine_gen_SLICE_1237 \sine_gen.SLICE_1237 ( .D1(\sine_gen.n15062 ), 
    .C1(\sine_gen.n3960_adj_221 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3960_adj_221 ), .F1(\sine_gen.n15195 ));
  sine_gen_SLICE_1238 \sine_gen.SLICE_1238 ( .D1(\sine_gen.n27371 ), 
    .C1(\sine_gen.n14164 ), .B1(\sine_gen.address3[6] ), .D0(\sine_gen.n333 ), 
    .C0(\sine_gen.n14186 ), .B0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n14164 ), .F1(\sine_gen.n4090 ));
  sine_gen_SLICE_1239 \sine_gen.SLICE_1239 ( .C1(\sine_gen.n348_adj_163 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n333 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n333 ), .F1(\sine_gen.n349 ));
  sine_gen_SLICE_1242 \sine_gen.SLICE_1242 ( .D1(\sine_gen.n15263 ), 
    .C1(\sine_gen.n2859_adj_226 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2859_adj_226 ), .F1(\sine_gen.n19916 ));
  sine_gen_SLICE_1244 \sine_gen.SLICE_1244 ( .C1(\sine_gen.n3930_adj_227 ), 
    .B1(\sine_gen.n3961_adj_222 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n3930_adj_227 ), .F1(\sine_gen.n21044 ));
  sine_gen_SLICE_1247 \sine_gen.SLICE_1247 ( .D1(\sine_gen.n189_adj_677 ), 
    .C1(\sine_gen.n158_adj_674 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n30_adj_229 ), .B0(\sine_gen.n157_adj_252 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n158_adj_674 ), 
    .F1(\sine_gen.n21037 ));
  sine_gen_SLICE_1248 \sine_gen.SLICE_1248 ( .C1(\sine_gen.n13698 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2573_adj_230 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2573_adj_230 ), .F1(\sine_gen.n3833 ));
  sine_gen_SLICE_1251 \sine_gen.SLICE_1251 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3897 ), .A1(\sine_gen.n4041_adj_233 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n4041_adj_233 ), .F1(\sine_gen.n20258 ));
  sine_gen_SLICE_1252 \sine_gen.SLICE_1252 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n3834_adj_234 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[5] ), 
    .C0(\sine_gen.n3833 ), .A0(\sine_gen.n19686 ), 
    .F0(\sine_gen.n3834_adj_234 ), .F1(\sine_gen.n3835_adj_236 ));
  sine_gen_SLICE_1255 \sine_gen.SLICE_1255 ( .D1(\sine_gen.n2619_adj_239 ), 
    .C1(\sine_gen.n2604_adj_258 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2604_adj_258 ), .F1(\sine_gen.n20426 ));
  sine_gen_SLICE_1256 \sine_gen.SLICE_1256 ( .D1(\sine_gen.n13_adj_519 ), 
    .C1(\sine_gen.n21361 ), .B1(\sine_gen.n12214 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n21361 ), 
    .F1(\sine_gen.n2041_adj_520 ));
  sine_gen_SLICE_1258 \sine_gen.SLICE_1258 ( .C1(\sine_gen.n15_adj_240 ), 
    .B1(\sine_gen.n1612_adj_406 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n15_adj_240 ), .F1(\sine_gen.n987_adj_407 ));
  sine_gen_SLICE_1261 \sine_gen.SLICE_1261 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2395 ), .F1(\sine_gen.n3576 ));
  sine_gen_SLICE_1264 \sine_gen.SLICE_1264 ( .D1(\sine_gen.n954_adj_134 ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.n589_adj_244 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n589_adj_244 ), .F1(\sine_gen.n19921 ));
  sine_gen_SLICE_1265 \sine_gen.SLICE_1265 ( .D1(\sine_gen.n589_adj_244 ), 
    .C1(\sine_gen.n1612_adj_266 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1612_adj_266 ), .F1(\sine_gen.n20369 ));
  sine_gen_SLICE_1266 \sine_gen.SLICE_1266 ( .C1(\sine_gen.n3834_adj_245 ), 
    .B1(\sine_gen.n1770_adj_216 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n2364_adj_243 ), 
    .A0(\sine_gen.n2396_adj_242 ), .F0(\sine_gen.n3834_adj_245 ), 
    .F1(\sine_gen.n3835_adj_246 ));
  sine_gen_SLICE_1268 \sine_gen.SLICE_1268 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1324 ), .B1(\sine_gen.n572_adj_188 ), .C0(\sine_gen.n699 ), 
    .B0(\sine_gen.n301_adj_117 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n764 ), .F1(\sine_gen.n19856 ));
  sine_gen_SLICE_1270 \sine_gen.SLICE_1270 ( .D1(\sine_gen.address2[9] ), 
    .C1(\sine_gen.n20997 ), .B1(\sine_gen.n27047 ), 
    .D0(\sine_gen.address2[8] ), .C0(\sine_gen.n27203 ), 
    .A0(\sine_gen.n26825 ), .F0(\sine_gen.n20997 ), .F1(\sine_gen.n19784 ));
  sine_gen_SLICE_1272 \sine_gen.SLICE_1272 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2809_adj_249 ), 
    .F1(\sine_gen.n412 ));
  sine_gen_SLICE_1273 \sine_gen.SLICE_1273 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2794_adj_257 ), .A1(\sine_gen.n2809_adj_249 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2794_adj_257 ), .F1(\sine_gen.n20891 ));
  sine_gen_SLICE_1274 \sine_gen.SLICE_1274 ( .D1(\sine_gen.n364 ), 
    .C1(\sine_gen.n2986_adj_250 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2986_adj_250 ), .F1(\sine_gen.n3259 ));
  sine_gen_SLICE_1276 \sine_gen.SLICE_1276 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3227 ), .A1(\sine_gen.n78_adj_219 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3227 ), .F1(\sine_gen.n3228 ));
  sine_gen_SLICE_1278 \sine_gen.SLICE_1278 ( .D1(\sine_gen.n157_adj_252 ), 
    .C1(\sine_gen.n173_adj_207 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n157_adj_252 ), 
    .F1(\sine_gen.n3291 ));
  sine_gen_SLICE_1280 \sine_gen.SLICE_1280 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n27191 ), .A0(\sine_gen.n27071 ), .F0(\sine_gen.n19783 ));
  sine_gen_SLICE_1281 \sine_gen.SLICE_1281 ( .D0(\sine_gen.address2[10] ), 
    .C0(\sine_gen.n19784 ), .B0(\sine_gen.address2[11] ), 
    .A0(\sine_gen.n19783 ), .F0(\sine_gen.n25394 ));
  sine_gen_SLICE_1283 \sine_gen.SLICE_1283 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n316_adj_255 ), .A1(\sine_gen.n78_adj_219 ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n316_adj_255 ), 
    .F1(\sine_gen.n476_adj_260 ));
  sine_gen_SLICE_1284 \sine_gen.SLICE_1284 ( .C1(\sine_gen.n588 ), 
    .B1(\sine_gen.n1931 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n588 ), .F1(\sine_gen.n1947 ));
  sine_gen_SLICE_1286 \sine_gen.SLICE_1286 ( .C1(\sine_gen.n572_adj_188 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1371_adj_488 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n572_adj_188 ), .F1(\sine_gen.n3450_adj_489 ));
  sine_gen_SLICE_1291 \sine_gen.SLICE_1291 ( .C1(\sine_gen.n1387_adj_712 ), 
    .B1(\sine_gen.n3576 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1387_adj_712 ), .F1(\sine_gen.n20360 ));
  sine_gen_SLICE_1293 \sine_gen.SLICE_1293 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3960_adj_263 ), 
    .F1(\sine_gen.n2588_adj_284 ));
  sine_gen_SLICE_1294 \sine_gen.SLICE_1294 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n1549_adj_265 ), .A1(\sine_gen.n1612_adj_266 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1549_adj_265 ), .F1(\sine_gen.n14229 ));
  sine_gen_SLICE_1296 \sine_gen.SLICE_1296 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3243 ), .B1(\sine_gen.n109_adj_139 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n3243 ), .F1(\sine_gen.n3259_adj_267 ));
  sine_gen_SLICE_1298 \sine_gen.SLICE_1298 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n188_adj_269 ), .A1(\sine_gen.n173_adj_268 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n173_adj_268 ), .F1(\sine_gen.n189_adj_270 ));
  sine_gen_SLICE_1300 \sine_gen.SLICE_1300 ( .D0(\sine_gen.n413_adj_210 ), 
    .C0(\sine_gen.n189_adj_270 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n20122 ));
  sine_gen_SLICE_1301 \sine_gen.SLICE_1301 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n30_adj_317 ), .B0(\sine_gen.n412_adj_513 ), 
    .F0(\sine_gen.n413_adj_210 ), .F1(\sine_gen.n30_adj_317 ));
  sine_gen_SLICE_1304 \sine_gen.SLICE_1304 ( .D1(\sine_gen.n142 ), 
    .C1(\sine_gen.n15_adj_274 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15_adj_274 ), .F1(\sine_gen.n20635 ));
  sine_gen_SLICE_1306 \sine_gen.SLICE_1306 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2778_adj_275 ), .A1(\sine_gen.n2763_adj_300 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2778_adj_275 ), .F1(\sine_gen.n20890 ));
  sine_gen_SLICE_1308 \sine_gen.SLICE_1308 ( .D1(\sine_gen.n13522 ), 
    .C1(\sine_gen.n3530 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n3530 ), .F1(\sine_gen.n20359 ));
  sine_gen_SLICE_1310 \sine_gen.SLICE_1310 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n21227 ), 
    .F1(\sine_gen.n1978_adj_964 ));
  sine_gen_SLICE_1313 \sine_gen.SLICE_1313 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n173_adj_338 ), .A1(\sine_gen.n620 ), 
    .D0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n620 ), 
    .F1(\sine_gen.n3291_adj_339 ));
  sine_gen_SLICE_1314 \sine_gen.SLICE_1314 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n13448 ), .B1(\sine_gen.n173 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n13448 ), 
    .F1(\sine_gen.n19946 ));
  sine_gen_SLICE_1316 \sine_gen.SLICE_1316 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1038_adj_276 ), .B1(\sine_gen.n859_adj_277 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1038_adj_276 ), .F1(\sine_gen.n19924 ));
  sine_gen_SLICE_1317 \sine_gen.SLICE_1317 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n859_adj_277 ), 
    .F1(\sine_gen.n3163_adj_297 ));
  sine_gen_SLICE_1318 \sine_gen.SLICE_1318 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1084_adj_279 ), .A1(\sine_gen.n1069_adj_278 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1084_adj_279 ), .F1(\sine_gen.n19925 ));
  sine_gen_SLICE_1319 \sine_gen.SLICE_1319 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1069_adj_278 ), .A1(\sine_gen.n954_adj_767 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1069_adj_278 ), .F1(\sine_gen.n19879 ));
  sine_gen_SLICE_1320 \sine_gen.SLICE_1320 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1017_adj_280 ), .A1(\sine_gen.n1147_adj_281 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1017_adj_280 ), .F1(\sine_gen.n19958 ));
  sine_gen_SLICE_1322 \sine_gen.SLICE_1322 ( .D1(\sine_gen.n1116_adj_283 ), 
    .C1(\sine_gen.n971_adj_282 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n971_adj_282 ), .F1(\sine_gen.n19957 ));
  sine_gen_SLICE_1325 \sine_gen.SLICE_1325 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2573_adj_295 ), .A1(\sine_gen.n2588_adj_284 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2573_adj_295 ), .F1(\sine_gen.n20425 ));
  sine_gen_SLICE_1327 \sine_gen.SLICE_1327 ( .D1(\sine_gen.n333 ), 
    .C1(\sine_gen.n93_adj_288 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n93_adj_288 ), .F1(\sine_gen.n1018 ));
  sine_gen_SLICE_1328 \sine_gen.SLICE_1328 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n168 ), .B1(\sine_gen.n21211 ), .A1(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n168 ), .F1(\sine_gen.n14172 ));
  sine_gen_SLICE_1332 \sine_gen.SLICE_1332 ( .D1(\sine_gen.n3817 ), 
    .C1(\sine_gen.n3897 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3897 ), .F1(\sine_gen.n3356 ));
  sine_gen_SLICE_1334 \sine_gen.SLICE_1334 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.address1[4] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n14017 ), 
    .F1(\sine_gen.n14262 ));
  sine_gen_SLICE_1335 \sine_gen.SLICE_1335 ( .D1(\sine_gen.n14017 ), 
    .C1(\sine_gen.n701_adj_850 ), .B1(\sine_gen.address1[6] ), 
    .A1(\sine_gen.n699_adj_816 ), .D0(\sine_gen.n653_adj_823 ), 
    .C0(\sine_gen.n173_adj_631 ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[5] ), .F0(\sine_gen.n701_adj_850 ), 
    .F1(\sine_gen.n765_adj_854 ));
  sine_gen_SLICE_1336 \sine_gen.SLICE_1336 ( .D1(\sine_gen.n26087 ), 
    .C1(\sine_gen.n3067 ), .B1(\sine_gen.address1[7] ), 
    .D0(\sine_gen.address1[6] ), .C0(\sine_gen.n3066 ), .A0(\sine_gen.n27545 ), 
    .F0(\sine_gen.n3067 ), .F1(\sine_gen.n19931 ));
  sine_gen_SLICE_1337 \sine_gen.SLICE_1337 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3001_adj_471 ), .B1(\sine_gen.address1[5] ), 
    .A1(\sine_gen.n2986_adj_474 ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3001_adj_471 ), 
    .F1(\sine_gen.n3066 ));
  sine_gen_SLICE_1338 \sine_gen.SLICE_1338 ( .C1(\sine_gen.n3085_adj_292 ), 
    .B1(\sine_gen.n3100_adj_293 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3085_adj_292 ), .F1(\sine_gen.n3101_adj_294 ));
  sine_gen_SLICE_1341 \sine_gen.SLICE_1341 ( .D0(\sine_gen.n25895 ), 
    .C0(\sine_gen.n1532 ), .A0(\sine_gen.address2[7] ), .F0(\sine_gen.n19799 ));
  sine_gen_SLICE_1342 \sine_gen.SLICE_1342 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3243_adj_296 ), .A1(\sine_gen.n109_adj_174 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n3243_adj_296 ), .F1(\sine_gen.n3259_adj_819 ));
  sine_gen_SLICE_1346 \sine_gen.SLICE_1346 ( .C1(\sine_gen.n1549_adj_298 ), 
    .B1(\sine_gen.n1612_adj_299 ), .A1(\sine_gen.address3[6] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1549_adj_298 ), .F1(\sine_gen.n14197 ));
  sine_gen_SLICE_1349 \sine_gen.SLICE_1349 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_547 ), .A1(\sine_gen.n30_adj_185 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15_adj_547 ), .F1(\sine_gen.n20176 ));
  sine_gen_SLICE_1350 \sine_gen.SLICE_1350 ( .D1(\sine_gen.n412 ), 
    .C1(\sine_gen.n653_adj_303 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n653_adj_303 ), .F1(\sine_gen.n891 ));
  sine_gen_SLICE_1352 \sine_gen.SLICE_1352 ( .D1(\sine_gen.n14206 ), 
    .C1(\sine_gen.n53 ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .F0(\sine_gen.n53 ), .F1(\sine_gen.n14058 ));
  sine_gen_SLICE_1354 \sine_gen.SLICE_1354 ( .D1(\sine_gen.n2715_adj_305 ), 
    .C1(\sine_gen.n2700_adj_304 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2700_adj_304 ), .F1(\sine_gen.n20881 ));
  sine_gen_SLICE_1358 \sine_gen.SLICE_1358 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2731_adj_306 ), .B1(\sine_gen.n2746_adj_307 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2731_adj_306 ), .F1(\sine_gen.n20882 ));
  sine_gen_SLICE_1360 \sine_gen.SLICE_1360 ( .C1(\sine_gen.n2538 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2553_adj_856 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2538 ), .F1(\sine_gen.n20150 ));
  sine_gen_SLICE_1362 \sine_gen.SLICE_1362 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n3913 ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[5] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n3913 ), .F1(\sine_gen.n19627 ));
  sine_gen_SLICE_1364 \sine_gen.SLICE_1364 ( .D0(\sine_gen.address2[8] ), 
    .C0(\sine_gen.n26549 ), .A0(\sine_gen.n25547 ), .F0(\sine_gen.n19860 ));
  sine_gen_SLICE_1365 \sine_gen.SLICE_1365 ( .D0(\sine_gen.address2[9] ), 
    .C0(\sine_gen.n25637 ), .B0(\sine_gen.n19860 ), .F0(\sine_gen.n20905 ));
  sine_gen_SLICE_1368 \sine_gen.SLICE_1368 ( .D1(\sine_gen.n14270 ), 
    .C1(\sine_gen.n19648 ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.n13704 ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.n14111 ), .B0(\sine_gen.address3[5] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n19648 ), 
    .F1(\sine_gen.n2174_adj_315 ));
  sine_gen_SLICE_1369 \sine_gen.SLICE_1369 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n3537 ), .B1(\sine_gen.address3[5] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n14270 ), 
    .F1(\sine_gen.n19666 ));
  sine_gen_SLICE_1370 \sine_gen.SLICE_1370 ( .D1(\sine_gen.n26555 ), 
    .C1(\sine_gen.n26525 ), .B1(\sine_gen.address3[7] ), 
    .D0(\sine_gen.address3[6] ), .C0(\sine_gen.n4025_adj_561 ), 
    .B0(\sine_gen.n3994 ), .A0(\sine_gen.n26522 ), .F0(\sine_gen.n26525 ), 
    .F1(\sine_gen.n21035 ));
  sine_gen_SLICE_1372 \sine_gen.SLICE_1372 ( .D1(\sine_gen.n2426_adj_872 ), 
    .C1(\sine_gen.n2507_adj_316 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2507_adj_316 ), .F1(\sine_gen.n20149 ));
  sine_gen_SLICE_1374 \sine_gen.SLICE_1374 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n605_adj_318 ), .A1(\sine_gen.n286_adj_319 ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.n30_adj_317 ), 
    .A0(\sine_gen.n1165 ), .F0(\sine_gen.n605_adj_318 ), 
    .F1(\sine_gen.n20729 ));
  sine_gen_SLICE_1377 \sine_gen.SLICE_1377 ( .C1(\sine_gen.n285_adj_655 ), 
    .B1(\sine_gen.n412_adj_513 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n285_adj_655 ), .F1(\sine_gen.n286_adj_319 ));
  sine_gen_SLICE_1378 \sine_gen.SLICE_1378 ( .D1(\sine_gen.n27395 ), 
    .C1(\sine_gen.n14116 ), .B1(\sine_gen.address3[6] ), .D0(\sine_gen.n3001 ), 
    .C0(\sine_gen.n14160 ), .B0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n14116 ), .F1(\sine_gen.n3067_adj_322 ));
  sine_gen_SLICE_1381 \sine_gen.SLICE_1381 ( .C1(\sine_gen.n2636_adj_324 ), 
    .B1(\sine_gen.n2507_adj_922 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2636_adj_324 ), .F1(\sine_gen.n20548 ));
  sine_gen_SLICE_1383 \sine_gen.SLICE_1383 ( .C1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[1] ), .A1(\sine_gen.address2[0] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n21165 ), .F1(\sine_gen.n14_adj_744 ));
  sine_gen_SLICE_1384 \sine_gen.SLICE_1384 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1371_adj_326 ), .B1(\sine_gen.n1339_adj_327 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1371_adj_326 ), .F1(\sine_gen.n21085 ));
  sine_gen_SLICE_1385 \sine_gen.SLICE_1385 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1339_adj_327 ), 
    .F1(\sine_gen.n1946 ));
  sine_gen_SLICE_1388 \sine_gen.SLICE_1388 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.n1451 ), .B0(\sine_gen.n1466 ), .F0(\sine_gen.n21086 ), 
    .F1(\sine_gen.n1451 ));
  sine_gen_SLICE_1392 \sine_gen.SLICE_1392 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1483_adj_330 ), .A1(\sine_gen.n1498_adj_331 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1483_adj_330 ), .F1(\sine_gen.n21124 ));
  sine_gen_SLICE_1395 \sine_gen.SLICE_1395 ( .D1(\sine_gen.n1017_adj_98 ), 
    .C1(\sine_gen.n14166 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.n21214 ), .B0(\sine_gen.n69 ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n14166 ), 
    .F1(\sine_gen.n14092 ));
  sine_gen_SLICE_1397 \sine_gen.SLICE_1397 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n19642 ), 
    .F1(\sine_gen.n14208 ));
  sine_gen_SLICE_1398 \sine_gen.SLICE_1398 ( .C1(\sine_gen.n541 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2986_adj_334 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2986_adj_334 ), .F1(\sine_gen.n3259_adj_335 ));
  sine_gen_SLICE_1399 \sine_gen.SLICE_1399 ( .D1(\sine_gen.n379_adj_709 ), 
    .C1(\sine_gen.n541 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n541 ), 
    .F1(\sine_gen.n380_adj_251 ));
  sine_gen_SLICE_1400 \sine_gen.SLICE_1400 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3227_adj_336 ), .B1(\sine_gen.n78_adj_160 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n3227_adj_336 ), .F1(\sine_gen.n3228_adj_337 ));
  sine_gen_SLICE_1403 \sine_gen.SLICE_1403 ( .C1(\sine_gen.n173_adj_338 ), 
    .B1(\sine_gen.n78_adj_160 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n173_adj_338 ), .F1(\sine_gen.n189_adj_231 ));
  sine_gen_SLICE_1404 \sine_gen.SLICE_1404 ( .C1(\sine_gen.n2573_adj_340 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n2588_adj_341 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2573_adj_340 ), .F1(\sine_gen.n20917 ));
  sine_gen_SLICE_1406 \sine_gen.SLICE_1406 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2604_adj_342 ), .B1(\sine_gen.n2619_adj_343 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2604_adj_342 ), .F1(\sine_gen.n20918 ));
  sine_gen_SLICE_1408 \sine_gen.SLICE_1408 ( .C1(\sine_gen.n2667_adj_344 ), 
    .B1(\sine_gen.n2682_adj_345 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2667_adj_344 ), .F1(\sine_gen.n20921 ));
  sine_gen_SLICE_1410 \sine_gen.SLICE_1410 ( .D1(\sine_gen.n2588_adj_341 ), 
    .C1(\sine_gen.n2636_adj_347 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2636_adj_347 ), .F1(\sine_gen.n20920 ));
  sine_gen_SLICE_1411 \sine_gen.SLICE_1411 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n2588_adj_341 ), 
    .F1(\sine_gen.n1754_adj_365 ));
  sine_gen_SLICE_1412 \sine_gen.SLICE_1412 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n908_adj_349 ), .A1(\sine_gen.n923_adj_350 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n908_adj_349 ), .F1(\sine_gen.n21118 ));
  sine_gen_SLICE_1415 \sine_gen.SLICE_1415 ( .D1(\sine_gen.n3355 ), 
    .C1(\sine_gen.n954_adj_351 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n954_adj_351 ), .F1(\sine_gen.n3356_adj_679 ));
  sine_gen_SLICE_1418 \sine_gen.SLICE_1418 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15_adj_352 ), .B1(\sine_gen.n986_adj_353 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15_adj_352 ), .F1(\sine_gen.n20887 ));
  sine_gen_SLICE_1421 \sine_gen.SLICE_1421 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1770_adj_499 ), .A1(\sine_gen.n1946 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1770_adj_499 ), .F1(\sine_gen.n1947_adj_500 ));
  sine_gen_SLICE_1422 \sine_gen.SLICE_1422 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n428_adj_357 ), .A1(\sine_gen.n61_adj_358 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n428_adj_357 ), .F1(\sine_gen.n444_adj_359 ));
  sine_gen_SLICE_1423 \sine_gen.SLICE_1423 ( .D1(\sine_gen.n78_adj_451 ), 
    .C1(\sine_gen.n61_adj_358 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n61_adj_358 ), .F1(\sine_gen.n21131 ));
  sine_gen_SLICE_1424 \sine_gen.SLICE_1424 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2475 ), .B1(\sine_gen.n2380_adj_871 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2475 ), .F1(\sine_gen.n20357 ));
  sine_gen_SLICE_1426 \sine_gen.SLICE_1426 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n93_adj_362 ), .B1(\sine_gen.n348_adj_363 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n93_adj_362 ), .F1(\sine_gen.n507_adj_364 ));
  sine_gen_SLICE_1429 \sine_gen.SLICE_1429 ( .C1(\sine_gen.n1739_adj_379 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1754_adj_365 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1739_adj_379 ), .F1(\sine_gen.n21052 ));
  sine_gen_SLICE_1430 \sine_gen.SLICE_1430 ( .D1(\sine_gen.n1658_adj_481 ), 
    .C1(\sine_gen.n1804_adj_366 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1804_adj_366 ), .F1(\sine_gen.n20944 ));
  sine_gen_SLICE_1432 \sine_gen.SLICE_1432 ( .C1(\sine_gen.n1867_adj_367 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1739_adj_379 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1867_adj_367 ), .F1(\sine_gen.n20950 ));
  sine_gen_SLICE_1434 \sine_gen.SLICE_1434 ( .C1(\sine_gen.n3085_adj_368 ), 
    .B1(\sine_gen.n3690 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3085_adj_368 ), .F1(\sine_gen.n3101_adj_369 ));
  sine_gen_SLICE_1438 \sine_gen.SLICE_1438 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n1946_adj_372 ), 
    .F1(\sine_gen.n3576_adj_404 ));
  sine_gen_SLICE_1440 \sine_gen.SLICE_1440 ( .D1(\sine_gen.n2380_adj_731 ), 
    .C1(\sine_gen.n2475_adj_376 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2475_adj_376 ), .F1(\sine_gen.n20429 ));
  sine_gen_SLICE_1442 \sine_gen.SLICE_1442 ( .C1(\sine_gen.n475 ), 
    .B1(\sine_gen.n188_adj_377 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n188_adj_377 ), .F1(\sine_gen.n476_adj_378 ));
  sine_gen_SLICE_1444 \sine_gen.SLICE_1444 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n30_adj_381 ), .A1(\sine_gen.n412 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n30_adj_381 ), .F1(\sine_gen.n158_adj_382 ));
  sine_gen_SLICE_1446 \sine_gen.SLICE_1446 ( .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n14190 ), 
    .F1(\sine_gen.n14987 ));
  sine_gen_SLICE_1447 \sine_gen.SLICE_1447 ( .C1(\sine_gen.n53_adj_876 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.n14190 ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n53_adj_876 ), 
    .F1(\sine_gen.n14126 ));
  sine_gen_SLICE_1448 \sine_gen.SLICE_1448 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n14192 ), 
    .F1(\sine_gen.n14196 ));
  sine_gen_SLICE_1449 \sine_gen.SLICE_1449 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n14192 ), .A1(\sine_gen.n204_adj_943 ), 
    .D0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n204_adj_943 ), 
    .F1(\sine_gen.n14124 ));
  sine_gen_SLICE_1450 \sine_gen.SLICE_1450 ( .D1(\sine_gen.address2[4] ), 
    .B1(\sine_gen.n188_adj_377 ), .A1(\sine_gen.n173_adj_387 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n173_adj_387 ), .F1(\sine_gen.n189_adj_388 ));
  sine_gen_SLICE_1452 \sine_gen.SLICE_1452 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n14194 ), .B1(\sine_gen.n14_adj_836 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[4] ), 
    .F0(\sine_gen.n14194 ), .F1(\sine_gen.n14122 ));
  sine_gen_SLICE_1455 \sine_gen.SLICE_1455 ( .D1(\sine_gen.n14196 ), 
    .C1(\sine_gen.n172_adj_940 ), .A1(\sine_gen.address3[3] ), 
    .D0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n172_adj_940 ), 
    .F1(\sine_gen.n14120 ));
  sine_gen_SLICE_1456 \sine_gen.SLICE_1456 ( .D1(\sine_gen.n2843_adj_151 ), 
    .C1(\sine_gen.n3945_adj_391 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3945_adj_391 ), .F1(\sine_gen.n20210 ));
  sine_gen_SLICE_1459 \sine_gen.SLICE_1459 ( .C1(\sine_gen.n236_adj_392 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n379_adj_597 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n236_adj_392 ), .F1(\sine_gen.n20984 ));
  sine_gen_SLICE_1461 \sine_gen.SLICE_1461 ( .D1(\sine_gen.n14208 ), 
    .C1(\sine_gen.n204_adj_647 ), .A1(\sine_gen.address2[3] ), 
    .D0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n204_adj_647 ), 
    .F1(\sine_gen.n14056 ));
  sine_gen_SLICE_1462 \sine_gen.SLICE_1462 ( .D1(\sine_gen.n220 ), 
    .C1(\sine_gen.n205_adj_397 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n205_adj_397 ), .F1(\sine_gen.n221_adj_398 ));
  sine_gen_SLICE_1464 \sine_gen.SLICE_1464 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[4] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n14222 ), 
    .F1(\sine_gen.n3739_adj_804 ));
  sine_gen_SLICE_1465 \sine_gen.SLICE_1465 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n53_adj_838 ), .A1(\sine_gen.n14222 ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n53_adj_838 ), 
    .F1(\sine_gen.n13990 ));
  sine_gen_SLICE_1466 \sine_gen.SLICE_1466 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n14224 ), 
    .F1(\sine_gen.n14228 ));
  sine_gen_SLICE_1467 \sine_gen.SLICE_1467 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n204 ), .A1(\sine_gen.n14224 ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n204 ), .F1(\sine_gen.n13988 ));
  sine_gen_SLICE_1468 \sine_gen.SLICE_1468 ( .D1(\sine_gen.n30_adj_229 ), 
    .C1(\sine_gen.n412_adj_401 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n412_adj_401 ), 
    .F1(\sine_gen.n924_adj_402 ));
  sine_gen_SLICE_1470 \sine_gen.SLICE_1470 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n14226 ), .B1(\sine_gen.n14 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n14226 ), 
    .F1(\sine_gen.n13986 ));
  sine_gen_SLICE_1473 \sine_gen.SLICE_1473 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n172 ), .B1(\sine_gen.n14228 ), .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n172 ), .F1(\sine_gen.n13984 ));
  sine_gen_SLICE_1474 \sine_gen.SLICE_1474 ( .D1(\sine_gen.n2283_adj_967 ), 
    .C1(\sine_gen.n3851_adj_403 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3851_adj_403 ), .F1(\sine_gen.n20215 ));
  sine_gen_SLICE_1479 \sine_gen.SLICE_1479 ( .D0(\sine_gen.address3[8] ), 
    .C0(\sine_gen.n20612 ), .A0(\sine_gen.n26393 ), .F0(\sine_gen.n20613 ));
  sine_gen_SLICE_1480 \sine_gen.SLICE_1480 ( .C1(\sine_gen.n3467_adj_411 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n731 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3467_adj_411 ), .F1(\sine_gen.n20362 ));
  sine_gen_SLICE_1482 \sine_gen.SLICE_1482 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3163_adj_412 ), 
    .F1(\sine_gen.n3131_adj_416 ));
  sine_gen_SLICE_1483 \sine_gen.SLICE_1483 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n3148_adj_415 ), .B1(\sine_gen.n3163_adj_412 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n3148_adj_415 ), .F1(\sine_gen.n20185 ));
  sine_gen_SLICE_1485 \sine_gen.SLICE_1485 ( .D1(\sine_gen.n3131_adj_416 ), 
    .C1(\sine_gen.n3116_adj_417 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3116_adj_417 ), .F1(\sine_gen.n20375 ));
  sine_gen_SLICE_1488 \sine_gen.SLICE_1488 ( .D1(\sine_gen.address3[10] ), 
    .C1(\sine_gen.n20915 ), .B1(\sine_gen.address3[11] ), 
    .A1(\sine_gen.n26645 ), .D0(\sine_gen.address3[9] ), 
    .C0(\sine_gen.n27059 ), .A0(\sine_gen.n27329 ), .F0(\sine_gen.n20915 ), 
    .F1(\sine_gen.n27230 ));
  sine_gen_SLICE_1490 \sine_gen.SLICE_1490 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n20849 ), 
    .F1(\sine_gen.n3960_adj_482 ));
  sine_gen_SLICE_1491 \sine_gen.SLICE_1491 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n20848 ), .A1(\sine_gen.n20849 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n20848 ), .F1(\sine_gen.n20850 ));
  sine_gen_SLICE_1492 \sine_gen.SLICE_1492 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3100_adj_423 ), 
    .F1(\sine_gen.n2874_adj_441 ));
  sine_gen_SLICE_1493 \sine_gen.SLICE_1493 ( .D1(\sine_gen.n3100_adj_423 ), 
    .C1(\sine_gen.n3085_adj_429 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n3085_adj_429 ), .F1(\sine_gen.n20374 ));
  sine_gen_SLICE_1494 \sine_gen.SLICE_1494 ( .D1(\sine_gen.n2986_adj_433 ), 
    .C1(\sine_gen.n3018_adj_430 ), .B1(\sine_gen.address3[4] ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n3018_adj_430 ), 
    .F1(\sine_gen.n3066_adj_892 ));
  sine_gen_SLICE_1498 \sine_gen.SLICE_1498 ( .C1(\sine_gen.n2411 ), 
    .B1(\sine_gen.n2426_adj_872 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2411 ), .F1(\sine_gen.n2427_adj_867 ));
  sine_gen_SLICE_1500 \sine_gen.SLICE_1500 ( .C1(\sine_gen.n20411 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n26177 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n1914 ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.n19665 ), 
    .F0(\sine_gen.n20411 ), .F1(\sine_gen.n20412 ));
  sine_gen_SLICE_1501 \sine_gen.SLICE_1501 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n19665 ), 
    .F1(\sine_gen.n19675 ));
  sine_gen_SLICE_1502 \sine_gen.SLICE_1502 ( .C1(\sine_gen.n2922_adj_436 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2843_adj_450 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2922_adj_436 ), .F1(\sine_gen.n20174 ));
  sine_gen_SLICE_1504 \sine_gen.SLICE_1504 ( .D1(\sine_gen.n30_adj_381 ), 
    .C1(\sine_gen.n15_adj_438 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n15_adj_438 ), .F1(\sine_gen.n19786 ));
  sine_gen_SLICE_1506 \sine_gen.SLICE_1506 ( .C1(\sine_gen.n46_adj_440 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n61_adj_358 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n46_adj_440 ), .F1(\sine_gen.n19787 ));
  sine_gen_SLICE_1509 \sine_gen.SLICE_1509 ( .D1(\sine_gen.n2874_adj_441 ), 
    .C1(\sine_gen.n2859_adj_444 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2859_adj_444 ), .F1(\sine_gen.n20417 ));
  sine_gen_SLICE_1510 \sine_gen.SLICE_1510 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n109_adj_447 ), .A1(\sine_gen.n15_adj_438 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n109_adj_447 ), .F1(\sine_gen.n20969 ));
  sine_gen_SLICE_1512 \sine_gen.SLICE_1512 ( .D1(\sine_gen.n27467 ), 
    .C1(\sine_gen.n14048 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.n3001_adj_448 ), .C0(\sine_gen.n14168 ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n14048 ), 
    .F1(\sine_gen.n3067_adj_449 ));
  sine_gen_SLICE_1513 \sine_gen.SLICE_1513 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3001_adj_448 ), .A1(\sine_gen.n109 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n3001_adj_448 ), .F1(\sine_gen.n19835 ));
  sine_gen_SLICE_1516 \sine_gen.SLICE_1516 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n2843_adj_450 ), 
    .F1(\sine_gen.n1274_adj_532 ));
  sine_gen_SLICE_1517 \sine_gen.SLICE_1517 ( .C1(\sine_gen.n2828_adj_452 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2843_adj_450 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n2828_adj_452 ), .F1(\sine_gen.n20416 ));
  sine_gen_SLICE_1518 \sine_gen.SLICE_1518 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n78_adj_451 ), .A1(\sine_gen.n93_adj_362 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n78_adj_451 ), .F1(\sine_gen.n20968 ));
  sine_gen_SLICE_1521 \sine_gen.SLICE_1521 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1084_adj_457 ), .A1(\sine_gen.n572 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1084_adj_457 ), .F1(\sine_gen.n955_adj_692 ));
  sine_gen_SLICE_1522 \sine_gen.SLICE_1522 ( .C1(\sine_gen.n27479 ), 
    .B1(\sine_gen.n25457 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.n27476 ), .C0(\sine_gen.n4025_adj_665 ), 
    .B0(\sine_gen.address2[6] ), .A0(\sine_gen.n3994_adj_918 ), 
    .F0(\sine_gen.n27479 ), .F1(\sine_gen.n19895 ));
  sine_gen_SLICE_1526 \sine_gen.SLICE_1526 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n412_adj_468 ), .A1(\sine_gen.n30_adj_469 ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n412_adj_468 ), 
    .F1(\sine_gen.n924_adj_464 ));
  sine_gen_SLICE_1529 \sine_gen.SLICE_1529 ( .C0(\sine_gen.n1212_adj_927 ), 
    .B0(\sine_gen.n955_adj_463 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n20503 ));
  sine_gen_SLICE_1530 \sine_gen.SLICE_1530 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n93 ), .A1(\sine_gen.n1017_adj_428 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n93 ), .F1(\sine_gen.n1018_adj_462 ));
  sine_gen_SLICE_1532 \sine_gen.SLICE_1532 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n15_adj_476 ), .B1(\sine_gen.n1612 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_476 ), .F1(\sine_gen.n987_adj_461 ));
  sine_gen_SLICE_1536 \sine_gen.SLICE_1536 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2922_adj_486 ), .B1(\sine_gen.n2843_adj_508 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2922_adj_486 ), .F1(\sine_gen.n20312 ));
  sine_gen_SLICE_1539 \sine_gen.SLICE_1539 ( .C1(\sine_gen.n1371_adj_488 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1387_adj_712 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1371_adj_488 ), .F1(\sine_gen.n19855 ));
  sine_gen_SLICE_1540 \sine_gen.SLICE_1540 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2906_adj_490 ), 
    .F1(\sine_gen.n2874_adj_498 ));
  sine_gen_SLICE_1541 \sine_gen.SLICE_1541 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2763_adj_158 ), .B1(\sine_gen.n2906_adj_490 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2763_adj_158 ), .F1(\sine_gen.n20311 ));
  sine_gen_SLICE_1542 \sine_gen.SLICE_1542 ( .D1(\sine_gen.n1913_adj_493 ), 
    .C1(\sine_gen.n1898_adj_492 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1898_adj_492 ), .F1(\sine_gen.n20951 ));
  sine_gen_SLICE_1544 \sine_gen.SLICE_1544 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3243_adj_496 ), .A1(\sine_gen.n109_adj_497 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n3243_adj_496 ), .F1(\sine_gen.n3259_adj_455 ));
  sine_gen_SLICE_1547 \sine_gen.SLICE_1547 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2859_adj_504 ), .B1(\sine_gen.n2874_adj_498 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2859_adj_504 ), .F1(\sine_gen.n20300 ));
  sine_gen_SLICE_1548 \sine_gen.SLICE_1548 ( .C1(\sine_gen.n188_adj_269 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n236_adj_505 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n188_adj_269 ), .F1(\sine_gen.n3228_adj_454 ));
  sine_gen_SLICE_1550 \sine_gen.SLICE_1550 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2843_adj_508 ), 
    .F1(\sine_gen.n3290 ));
  sine_gen_SLICE_1551 \sine_gen.SLICE_1551 ( .D1(\sine_gen.n2843_adj_508 ), 
    .C1(\sine_gen.n2828_adj_515 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2828_adj_515 ), .F1(\sine_gen.n20299 ));
  sine_gen_SLICE_1552 \sine_gen.SLICE_1552 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n19952 ), .B1(\sine_gen.n25697 ), .D0(\sine_gen.n19637 ), 
    .C0(\sine_gen.n1914_adj_509 ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n19952 ), 
    .F1(\sine_gen.n19953 ));
  sine_gen_SLICE_1553 \sine_gen.SLICE_1553 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n19637 ), 
    .F1(\sine_gen.n14206 ));
  sine_gen_SLICE_1558 \sine_gen.SLICE_1558 ( .C1(\sine_gen.n2411_adj_521 ), 
    .B1(\sine_gen.n2426_adj_936 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2411_adj_521 ), .F1(\sine_gen.n2427_adj_172 ));
  sine_gen_SLICE_1560 \sine_gen.SLICE_1560 ( .C1(\sine_gen.n2317 ), 
    .B1(\sine_gen.n1770_adj_216 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2317 ), .F1(\sine_gen.n2333_adj_522 ));
  sine_gen_SLICE_1562 \sine_gen.SLICE_1562 ( .D1(\sine_gen.n2426_adj_529 ), 
    .C1(\sine_gen.n2411_adj_528 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2411_adj_528 ), .F1(\sine_gen.n2427_adj_530 ));
  sine_gen_SLICE_1563 \sine_gen.SLICE_1563 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .A1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2426_adj_529 ), 
    .F1(\sine_gen.n1658_adj_578 ));
  sine_gen_SLICE_1564 \sine_gen.SLICE_1564 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1785_adj_526 ), .A1(\sine_gen.n1770_adj_531 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1770_adj_531 ), .F1(\sine_gen.n21053 ));
  sine_gen_SLICE_1567 \sine_gen.SLICE_1567 ( .D1(\sine_gen.n1274_adj_532 ), 
    .C1(\sine_gen.n1259_adj_543 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1259_adj_543 ), .F1(\sine_gen.n20051 ));
  sine_gen_SLICE_1568 \sine_gen.SLICE_1568 ( .C1(\sine_gen.n3085_adj_534 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n3100_adj_535 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n3085_adj_534 ), .F1(\sine_gen.n20854 ));
  sine_gen_SLICE_1570 \sine_gen.SLICE_1570 ( .D1(\sine_gen.n1691_adj_537 ), 
    .C1(\sine_gen.n1676_adj_536 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .F0(\sine_gen.n1676_adj_536 ), 
    .F1(\sine_gen.n21055 ));
  sine_gen_SLICE_1572 \sine_gen.SLICE_1572 ( .D1(\sine_gen.n3131_adj_539 ), 
    .C1(\sine_gen.n3116_adj_538 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n3116_adj_538 ), .F1(\sine_gen.n20855 ));
  sine_gen_SLICE_1574 \sine_gen.SLICE_1574 ( .D1(\sine_gen.n1722_adj_546 ), 
    .C1(\sine_gen.n1707_adj_540 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1707_adj_540 ), .F1(\sine_gen.n21056 ));
  sine_gen_SLICE_1576 \sine_gen.SLICE_1576 ( .C1(\sine_gen.n3001_adj_542 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n109_adj_497 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3001_adj_542 ), .F1(\sine_gen.n20864 ));
  sine_gen_SLICE_1578 \sine_gen.SLICE_1578 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3148_adj_544 ), .B1(\sine_gen.n3163_adj_545 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n3148_adj_544 ), .F1(\sine_gen.n20863 ));
  sine_gen_SLICE_1580 \sine_gen.SLICE_1580 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n1243 ), .B1(\sine_gen.n1147_adj_90 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n1243 ), .F1(\sine_gen.n20050 ));
  sine_gen_SLICE_1582 \sine_gen.SLICE_1582 ( .C1(\sine_gen.n1676 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n15247 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1676 ), .F1(\sine_gen.n19810 ));
  sine_gen_SLICE_1586 \sine_gen.SLICE_1586 ( .C1(\sine_gen.n1595_adj_548 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1580_adj_551 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1595_adj_548 ), .F1(\sine_gen.n20972 ));
  sine_gen_SLICE_1587 \sine_gen.SLICE_1587 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1466_adj_566 ), .A1(\sine_gen.n1595_adj_548 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1466_adj_566 ), .F1(\sine_gen.n21046 ));
  sine_gen_SLICE_1588 \sine_gen.SLICE_1588 ( .C1(\sine_gen.n1116_adj_105 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n1017_adj_103 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1116_adj_105 ), .F1(\sine_gen.n20492 ));
  sine_gen_SLICE_1590 \sine_gen.SLICE_1590 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1612_adj_406 ), .A1(\sine_gen.n589 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1612_adj_406 ), .F1(\sine_gen.n19811 ));
  sine_gen_SLICE_1592 \sine_gen.SLICE_1592 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n3930_adj_549 ), .B1(\sine_gen.n3961_adj_264 ), 
    .A1(\sine_gen.address3[5] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[4] ), .F0(\sine_gen.n3930_adj_549 ), 
    .F1(\sine_gen.n26552 ));
  sine_gen_SLICE_1594 \sine_gen.SLICE_1594 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1402_adj_550 ), .A1(\sine_gen.n1324_adj_466 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1402_adj_550 ), .F1(\sine_gen.n19813 ));
  sine_gen_SLICE_1596 \sine_gen.SLICE_1596 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1580_adj_551 ), .A1(\sine_gen.n1658_adj_481 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1580_adj_551 ), .F1(\sine_gen.n21047 ));
  sine_gen_SLICE_1598 \sine_gen.SLICE_1598 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1564_adj_555 ), 
    .F1(\sine_gen.n1498_adj_559 ));
  sine_gen_SLICE_1599 \sine_gen.SLICE_1599 ( .D1(\sine_gen.n1564_adj_555 ), 
    .C1(\sine_gen.n1549_adj_557 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1549_adj_557 ), .F1(\sine_gen.n20971 ));
  sine_gen_SLICE_1600 \sine_gen.SLICE_1600 ( .C1(\sine_gen.n14024 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n27527 ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.n14172 ), 
    .A0(\sine_gen.n1017_adj_428 ), .F0(\sine_gen.n14024 ), 
    .F1(\sine_gen.n4090_adj_556 ));
  sine_gen_SLICE_1609 \sine_gen.SLICE_1609 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1483_adj_562 ), .A1(\sine_gen.n1498_adj_559 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1483_adj_562 ), .F1(\sine_gen.n20986 ));
  sine_gen_SLICE_1610 \sine_gen.SLICE_1610 ( .D1(\sine_gen.n13957 ), 
    .C1(\sine_gen.n700_adj_445 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n15221 ), .B0(\sine_gen.n443_adj_560 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n700_adj_445 ), 
    .F1(\sine_gen.n13958 ));
  sine_gen_SLICE_1612 \sine_gen.SLICE_1612 ( .D1(\sine_gen.n2619_adj_746 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n2283_adj_967 ), 
    .D0(\sine_gen.address3[4] ), .C0(\sine_gen.n1931_adj_563 ), 
    .B0(\sine_gen.n1739_adj_564 ), .F0(\sine_gen.n3643_adj_565 ), 
    .F1(\sine_gen.n20198 ));
  sine_gen_SLICE_1613 \sine_gen.SLICE_1613 ( .D1(\sine_gen.n1754_adj_773 ), 
    .C1(\sine_gen.n1739_adj_564 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n1739_adj_564 ), .F1(\sine_gen.n20062 ));
  sine_gen_SLICE_1615 \sine_gen.SLICE_1615 ( .C1(\sine_gen.n1466_adj_566 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1451_adj_572 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1451_adj_572 ), .F1(\sine_gen.n20981 ));
  sine_gen_SLICE_1616 \sine_gen.SLICE_1616 ( .D1(\sine_gen.n3100_adj_569 ), 
    .C1(\sine_gen.n3085_adj_568 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n3085_adj_568 ), .F1(\sine_gen.n19831 ));
  sine_gen_SLICE_1622 \sine_gen.SLICE_1622 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n3163_adj_575 ), .A1(\sine_gen.n3148_adj_574 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n3163_adj_575 ), .F1(\sine_gen.n19834 ));
  sine_gen_SLICE_1624 \sine_gen.SLICE_1624 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1387_adj_577 ), .A1(\sine_gen.n1356_adj_581 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1387_adj_577 ), .F1(\sine_gen.n17965 ));
  sine_gen_SLICE_1628 \sine_gen.SLICE_1628 ( .C1(\sine_gen.n1371_adj_579 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1339_adj_592 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1371_adj_579 ), .F1(\sine_gen.n20980 ));
  sine_gen_SLICE_1629 \sine_gen.SLICE_1629 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1356_adj_581 ), .B1(\sine_gen.n1371_adj_579 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1356_adj_581 ), .F1(\sine_gen.n17964 ));
  sine_gen_SLICE_1630 \sine_gen.SLICE_1630 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n589_adj_587 ), .A1(\sine_gen.n604_adj_588 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n589_adj_587 ), .F1(\sine_gen.n605_adj_589 ));
  sine_gen_SLICE_1632 \sine_gen.SLICE_1632 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n954 ), 
    .F1(\sine_gen.n699_adj_614 ));
  sine_gen_SLICE_1634 \sine_gen.SLICE_1634 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1339_adj_592 ), 
    .F1(\sine_gen.n379_adj_597 ));
  sine_gen_SLICE_1635 \sine_gen.SLICE_1635 ( .C1(\sine_gen.n1324_adj_599 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1339_adj_592 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1324_adj_599 ), .F1(\sine_gen.n21008 ));
  sine_gen_SLICE_1638 \sine_gen.SLICE_1638 ( .D1(\sine_gen.n285_adj_596 ), 
    .C1(\sine_gen.n270_adj_595 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n270_adj_595 ), .F1(\sine_gen.n21130 ));
  sine_gen_SLICE_1642 \sine_gen.SLICE_1642 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n2843_adj_598 ), .A1(\sine_gen.n3100_adj_293 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2843_adj_598 ), .F1(\sine_gen.n20354 ));
  sine_gen_SLICE_1646 \sine_gen.SLICE_1646 ( .C1(\sine_gen.n205_adj_397 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n348_adj_363 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n348_adj_363 ), .F1(\sine_gen.n20983 ));
  sine_gen_SLICE_1648 \sine_gen.SLICE_1648 ( .C1(\sine_gen.n2396_adj_261 ), 
    .B1(\sine_gen.address2[5] ), .A1(\sine_gen.n2364_adj_285 ), 
    .D0(\sine_gen.address2[4] ), .B0(\sine_gen.n2573_adj_869 ), 
    .A0(\sine_gen.n2395_adj_870 ), .F0(\sine_gen.n2396_adj_261 ), 
    .F1(\sine_gen.n3834_adj_602 ));
  sine_gen_SLICE_1650 \sine_gen.SLICE_1650 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n428_adj_604 ), .A1(\sine_gen.n61_adj_605 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n428_adj_604 ), .F1(\sine_gen.n444_adj_606 ));
  sine_gen_SLICE_1651 \sine_gen.SLICE_1651 ( .D1(\sine_gen.n78_adj_906 ), 
    .C1(\sine_gen.n61_adj_605 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n61_adj_605 ), .F1(\sine_gen.n20132 ));
  sine_gen_SLICE_1652 \sine_gen.SLICE_1652 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n93_adj_609 ), .A1(\sine_gen.n348_adj_610 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n93_adj_609 ), .F1(\sine_gen.n507_adj_611 ));
  sine_gen_SLICE_1655 \sine_gen.SLICE_1655 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n892_adj_976 ), .B1(\sine_gen.n699_adj_614 ), 
    .D0(\sine_gen.n14126 ), .C0(\sine_gen.n891_adj_975 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n892_adj_976 ), 
    .F1(\sine_gen.n893_adj_734 ));
  sine_gen_SLICE_1656 \sine_gen.SLICE_1656 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n188_adj_615 ), .A1(\sine_gen.n475_adj_616 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n188_adj_615 ), .F1(\sine_gen.n476_adj_617 ));
  sine_gen_SLICE_1658 \sine_gen.SLICE_1658 ( .D1(\sine_gen.n412_adj_685 ), 
    .C1(\sine_gen.n653_adj_619 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n653_adj_619 ), .F1(\sine_gen.n891_adj_975 ));
  sine_gen_SLICE_1660 \sine_gen.SLICE_1660 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1147 ), .A1(\sine_gen.n1084 ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1147 ), .F1(\sine_gen.n21007 ));
  sine_gen_SLICE_1662 \sine_gen.SLICE_1662 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n13460 ), .F1(\sine_gen.n2490 ));
  sine_gen_SLICE_1663 \sine_gen.SLICE_1663 ( .C1(\sine_gen.n1804_adj_621 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n13460 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1804_adj_621 ), .F1(\sine_gen.n19840 ));
  sine_gen_SLICE_1664 \sine_gen.SLICE_1664 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n2538_adj_620 ), .A1(\sine_gen.n2553_adj_858 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2538_adj_620 ), .F1(\sine_gen.n20222 ));
  sine_gen_SLICE_1668 \sine_gen.SLICE_1668 ( .D1(\sine_gen.n549 ), 
    .C1(\sine_gen.n1835_adj_622 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1835_adj_622 ), .F1(\sine_gen.n19841 ));
  sine_gen_SLICE_1670 \sine_gen.SLICE_1670 ( .D1(\sine_gen.n2507_adj_624 ), 
    .C1(\sine_gen.address1[4] ), .A1(\sine_gen.n2426_adj_529 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2507_adj_624 ), .F1(\sine_gen.n20221 ));
  sine_gen_SLICE_1672 \sine_gen.SLICE_1672 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n475_adj_625 ), 
    .F1(\sine_gen.n348_adj_115 ));
  sine_gen_SLICE_1673 \sine_gen.SLICE_1673 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n188_adj_676 ), .B1(\sine_gen.n475_adj_625 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n188_adj_676 ), .F1(\sine_gen.n476_adj_737 ));
  sine_gen_SLICE_1675 \sine_gen.SLICE_1675 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n19628 ), .A1(\sine_gen.n1691_adj_627 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n19628 ), .F1(\sine_gen.n19849 ));
  sine_gen_SLICE_1676 \sine_gen.SLICE_1676 ( .D1(\sine_gen.n1691_adj_627 ), 
    .C1(\sine_gen.n1882_adj_494 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1882_adj_494 ), .F1(\sine_gen.n20953 ));
  sine_gen_SLICE_1677 \sine_gen.SLICE_1677 ( .C1(\sine_gen.n1785_adj_672 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1691_adj_627 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n1691_adj_627 ), .F1(\sine_gen.n20948 ));
  sine_gen_SLICE_1678 \sine_gen.SLICE_1678 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n30_adj_628 ), .B1(\sine_gen.n412_adj_629 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n30_adj_628 ), .F1(\sine_gen.n158_adj_630 ));
  sine_gen_SLICE_1680 \sine_gen.SLICE_1680 ( .D1(\sine_gen.address2[7] ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.address2[5] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n27697 ), .F1(\sine_gen.n14_adj_955 ));
  sine_gen_SLICE_1681 \sine_gen.SLICE_1681 ( .D1(\sine_gen.n27697 ), 
    .C1(\sine_gen.n701 ), .B1(\sine_gen.n699_adj_661 ), 
    .A1(\sine_gen.address2[6] ), .D0(\sine_gen.n173_adj_387 ), 
    .C0(\sine_gen.n653_adj_303 ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[5] ), .F0(\sine_gen.n701 ), .F1(\sine_gen.n765 ));
  sine_gen_SLICE_1682 \sine_gen.SLICE_1682 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n173_adj_631 ), .A1(\sine_gen.n188_adj_615 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n173_adj_631 ), .F1(\sine_gen.n189_adj_632 ));
  sine_gen_SLICE_1684 \sine_gen.SLICE_1684 ( .D1(\sine_gen.n301_adj_634 ), 
    .C1(\sine_gen.n428_adj_633 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n428_adj_633 ), .F1(\sine_gen.n444_adj_635 ));
  sine_gen_SLICE_1685 \sine_gen.SLICE_1685 ( .C1(\sine_gen.n301_adj_634 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n316_adj_642 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n301_adj_634 ), .F1(\sine_gen.n317_adj_656 ));
  sine_gen_SLICE_1686 \sine_gen.SLICE_1686 ( .D1(\sine_gen.n2507_adj_658 ), 
    .C1(\sine_gen.n2636_adj_636 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2636_adj_636 ), .F1(\sine_gen.n20248 ));
  sine_gen_SLICE_1692 \sine_gen.SLICE_1692 ( .C1(\sine_gen.n428_adj_640 ), 
    .B1(\sine_gen.n61 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n428_adj_640 ), .F1(\sine_gen.n444_adj_739 ));
  sine_gen_SLICE_1694 \sine_gen.SLICE_1694 ( .D1(\sine_gen.n188_adj_269 ), 
    .C1(\sine_gen.n316_adj_642 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n316_adj_642 ), .F1(\sine_gen.n476_adj_643 ));
  sine_gen_SLICE_1697 \sine_gen.SLICE_1697 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n236_adj_644 ), .B1(\sine_gen.n379_adj_860 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n236_adj_644 ), .F1(\sine_gen.n20138 ));
  sine_gen_SLICE_1698 \sine_gen.SLICE_1698 ( .C1(\sine_gen.n205_adj_649 ), 
    .B1(\sine_gen.n220_adj_650 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n205_adj_649 ), .F1(\sine_gen.n221_adj_651 ));
  sine_gen_SLICE_1702 \sine_gen.SLICE_1702 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n20480 ), .A1(\sine_gen.n26255 ), .D0(\sine_gen.n636 ), 
    .C0(\sine_gen.n605_adj_652 ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n20480 ), .F1(\sine_gen.n20481 ));
  sine_gen_SLICE_1704 \sine_gen.SLICE_1704 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n589_adj_152 ), .B1(\sine_gen.n604_adj_153 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n589_adj_152 ), .F1(\sine_gen.n605_adj_653 ));
  sine_gen_SLICE_1707 \sine_gen.SLICE_1707 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n93_adj_136 ), .B1(\sine_gen.n348_adj_115 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n93_adj_136 ), .F1(\sine_gen.n507_adj_738 ));
  sine_gen_SLICE_1708 \sine_gen.SLICE_1708 ( .C1(\sine_gen.n669 ), 
    .B1(\sine_gen.n732_adj_446 ), .A1(\sine_gen.address1[6] ), 
    .D0(\sine_gen.n428_adj_473 ), .C0(\sine_gen.n412_adj_468 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n669 ), .F1(\sine_gen.n13957 ));
  sine_gen_SLICE_1710 \sine_gen.SLICE_1710 ( .C1(\sine_gen.n20246 ), 
    .B1(\sine_gen.address2[6] ), .A1(\sine_gen.n26009 ), 
    .C0(\sine_gen.n14056 ), .B0(\sine_gen.address2[5] ), 
    .A0(\sine_gen.n605_adj_653 ), .F0(\sine_gen.n20246 ), 
    .F1(\sine_gen.n20247 ));
  sine_gen_SLICE_1714 \sine_gen.SLICE_1714 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n251_adj_659 ), 
    .F1(\sine_gen.n412_adj_685 ));
  sine_gen_SLICE_1716 \sine_gen.SLICE_1716 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1707_adj_660 ), .B1(\sine_gen.n13522 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1707_adj_660 ), .F1(\sine_gen.n19850 ));
  sine_gen_SLICE_1719 \sine_gen.SLICE_1719 ( .C1(\sine_gen.address1[4] ), 
    .B1(\sine_gen.n1850 ), .A1(\sine_gen.n2490 ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1850 ), .F1(\sine_gen.n20348 ));
  sine_gen_SLICE_1720 \sine_gen.SLICE_1720 ( .D1(\sine_gen.n220_adj_669 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n205 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n220_adj_669 ), .F1(\sine_gen.n221_adj_722 ));
  sine_gen_SLICE_1723 \sine_gen.SLICE_1723 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1785_adj_672 ), 
    .F1(\sine_gen.n1274_adj_745 ));
  sine_gen_SLICE_1724 \sine_gen.SLICE_1724 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1739_adj_491 ), .B1(\sine_gen.n1754_adj_673 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1739_adj_491 ), .F1(\sine_gen.n20947 ));
  sine_gen_SLICE_1726 \sine_gen.SLICE_1726 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n252_adj_675 ), .A1(\sine_gen.n221_adj_259 ), 
    .C0(\sine_gen.address2[4] ), .B0(\sine_gen.n236_adj_198 ), 
    .A0(\sine_gen.n251_adj_191 ), .F0(\sine_gen.n252_adj_675 ), 
    .F1(\sine_gen.n21038 ));
  sine_gen_SLICE_1731 \sine_gen.SLICE_1731 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n173_adj_680 ), .B1(\sine_gen.n188_adj_676 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n173_adj_680 ), .F1(\sine_gen.n189_adj_724 ));
  sine_gen_SLICE_1732 \sine_gen.SLICE_1732 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n13614 ), .A1(\sine_gen.n2380 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n13614 ), 
    .F1(\sine_gen.n2396_adj_851 ));
  sine_gen_SLICE_1735 \sine_gen.SLICE_1735 ( .D1(\sine_gen.n142_adj_166 ), 
    .C1(\sine_gen.n3355 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n3355 ), .F1(\sine_gen.n605_adj_932 ));
  sine_gen_SLICE_1737 \sine_gen.SLICE_1737 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n701_adj_974 ), .B1(\sine_gen.n699_adj_614 ), 
    .A1(\sine_gen.n14103 ), .D0(\sine_gen.n653_adj_619 ), 
    .C0(\sine_gen.address3[4] ), .B0(\sine_gen.n173_adj_680 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n701_adj_974 ), 
    .F1(\sine_gen.n765_adj_735 ));
  sine_gen_SLICE_1741 \sine_gen.SLICE_1741 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n30 ), .B1(\sine_gen.n412_adj_685 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n30 ), .F1(\sine_gen.n158_adj_725 ));
  sine_gen_SLICE_1742 \sine_gen.SLICE_1742 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n699_adj_590 ), .B1(\sine_gen.n301_adj_634 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n699_adj_590 ), .F1(\sine_gen.n764_adj_687 ));
  sine_gen_SLICE_1744 \sine_gen.SLICE_1744 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2573_adj_420 ), .A1(\sine_gen.n13614 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2573_adj_420 ), .F1(\sine_gen.n3833_adj_689 ));
  sine_gen_SLICE_1746 \sine_gen.SLICE_1746 ( .D1(\sine_gen.n27263 ), 
    .C1(\sine_gen.n19845 ), .B1(\sine_gen.address2[9] ), 
    .D0(\sine_gen.n25505 ), .C0(\sine_gen.n26651 ), 
    .B0(\sine_gen.address2[8] ), .F0(\sine_gen.n19845 ), 
    .F1(\sine_gen.n20942 ));
  sine_gen_SLICE_1748 \sine_gen.SLICE_1748 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.n13608 ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n19660 ), 
    .F1(\sine_gen.n21185 ));
  sine_gen_SLICE_1751 \sine_gen.SLICE_1751 ( .D0(\sine_gen.address2[5] ), 
    .C0(\sine_gen.n1212_adj_694 ), .A0(\sine_gen.n955_adj_692 ), 
    .F0(\sine_gen.n19816 ));
  sine_gen_SLICE_1752 \sine_gen.SLICE_1752 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2317_adj_697 ), .A1(\sine_gen.n13688 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2317_adj_697 ), .F1(\sine_gen.n2333_adj_400 ));
  sine_gen_SLICE_1754 \sine_gen.SLICE_1754 ( .D1(\sine_gen.address2[5] ), 
    .C1(\sine_gen.n3291_adj_703 ), .B1(\sine_gen.n3228_adj_704 ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.n3148_adj_108 ), 
    .B0(\sine_gen.n3290_adj_949 ), .F0(\sine_gen.n3291_adj_703 ), 
    .F1(\sine_gen.n17920 ));
  sine_gen_SLICE_1756 \sine_gen.SLICE_1756 ( .C1(\sine_gen.n3259_adj_711 ), 
    .B1(\sine_gen.n3228_adj_704 ), .A1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n3018_adj_951 ), .C0(\sine_gen.n108 ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[4] ), 
    .F0(\sine_gen.n3259_adj_711 ), .F1(\sine_gen.n17919 ));
  sine_gen_SLICE_1760 \sine_gen.SLICE_1760 ( .D1(\sine_gen.n1483_adj_716 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1498_adj_717 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1483_adj_716 ), .F1(\sine_gen.n19885 ));
  sine_gen_SLICE_1762 \sine_gen.SLICE_1762 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[4] ), 
    .C0(\sine_gen.n15094 ), .A0(\sine_gen.n3960_adj_482 ), 
    .F0(\sine_gen.n15167 ), .F1(\sine_gen.n15094 ));
  sine_gen_SLICE_1764 \sine_gen.SLICE_1764 ( .C1(\sine_gen.n1850_adj_705 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2490_adj_682 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1850_adj_705 ), .F1(\sine_gen.n20252 ));
  sine_gen_SLICE_1768 \sine_gen.SLICE_1768 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.n21356 ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n21356 ), .F1(\sine_gen.n21342 ));
  sine_gen_SLICE_1770 \sine_gen.SLICE_1770 ( .D1(\sine_gen.n1324_adj_626 ), 
    .C1(\sine_gen.n1402_adj_200 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1402_adj_200 ), .F1(\sine_gen.n20383 ));
  sine_gen_SLICE_1772 \sine_gen.SLICE_1772 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n13975 ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n13975 ), 
    .F1(\sine_gen.n13974 ));
  sine_gen_SLICE_1774 \sine_gen.SLICE_1774 ( .C1(\sine_gen.n2301_adj_733 ), 
    .B1(\sine_gen.n19638 ), .A1(\sine_gen.address2[7] ), 
    .D0(\sine_gen.address2[6] ), .C0(\sine_gen.n2300_adj_961 ), 
    .B0(\sine_gen.n7 ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2301_adj_733 ), .F1(\sine_gen.n19882 ));
  sine_gen_SLICE_1777 \sine_gen.SLICE_1777 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2490_adj_890 ), .A1(\sine_gen.n21369 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n2490_adj_890 ), .F1(\sine_gen.n20219 ));
  sine_gen_SLICE_1778 \sine_gen.SLICE_1778 ( .D1(\sine_gen.n443_adj_560 ), 
    .C1(\sine_gen.n1324_adj_626 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1324_adj_626 ), .F1(\sine_gen.n1340_adj_945 ));
  sine_gen_SLICE_1780 \sine_gen.SLICE_1780 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2731_adj_740 ), .B1(\sine_gen.n2573_adj_230 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2731_adj_740 ), .F1(\sine_gen.n20054 ));
  sine_gen_SLICE_1782 \sine_gen.SLICE_1782 ( .D1(\sine_gen.n25709 ), 
    .C1(\sine_gen.n19967 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.n15313 ), .C0(\sine_gen.n2810 ), .A0(\sine_gen.address2[5] ), 
    .F0(\sine_gen.n19967 ), .F1(\sine_gen.n19968 ));
  sine_gen_SLICE_1785 \sine_gen.SLICE_1785 ( .C0(\sine_gen.n19968 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n25973 ), 
    .F0(\sine_gen.n20923 ));
  sine_gen_SLICE_1786 \sine_gen.SLICE_1786 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2700_adj_742 ), .B1(\sine_gen.n2715_adj_156 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2700_adj_742 ), .F1(\sine_gen.n20053 ));
  sine_gen_SLICE_1788 \sine_gen.SLICE_1788 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2682_adj_743 ), 
    .F1(\sine_gen.n2553_adj_747 ));
  sine_gen_SLICE_1791 \sine_gen.SLICE_1791 ( .C1(\sine_gen.n1259_adj_759 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1274_adj_745 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n1259_adj_759 ), .F1(\sine_gen.n19898 ));
  sine_gen_SLICE_1792 \sine_gen.SLICE_1792 ( .D1(\sine_gen.n15299 ), 
    .C1(\sine_gen.n2619_adj_746 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2619_adj_746 ), .F1(\sine_gen.n20216 ));
  sine_gen_SLICE_1795 \sine_gen.SLICE_1795 ( .C1(\sine_gen.n2538_adj_751 ), 
    .B1(\sine_gen.n2553_adj_747 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2538_adj_751 ), .F1(\sine_gen.n20459 ));
  sine_gen_SLICE_1796 \sine_gen.SLICE_1796 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n4024_adj_748 ), .B1(\sine_gen.n3148_adj_235 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n4024_adj_748 ), .F1(\sine_gen.n4025_adj_749 ));
  sine_gen_SLICE_1798 \sine_gen.SLICE_1798 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2507_adj_755 ), .A1(\sine_gen.n2283_adj_967 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n2507_adj_755 ), .F1(\sine_gen.n20209 ));
  sine_gen_SLICE_1800 \sine_gen.SLICE_1800 ( .D1(\sine_gen.n2380_adj_580 ), 
    .C1(\sine_gen.n13530 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n13530 ), .F1(\sine_gen.n2396_adj_383 ));
  sine_gen_SLICE_1801 \sine_gen.SLICE_1801 ( .C1(\sine_gen.n2573_adj_202 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n13530 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2573_adj_202 ), .F1(\sine_gen.n3833_adj_831 ));
  sine_gen_SLICE_1802 \sine_gen.SLICE_1802 ( .C1(\sine_gen.n19676 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n2380_adj_768 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[3] ), 
    .F0(\sine_gen.n19676 ), .F1(\sine_gen.n20486 ));
  sine_gen_SLICE_1804 \sine_gen.SLICE_1804 ( .D1(\sine_gen.n1165_adj_408 ), 
    .C1(\sine_gen.n15203 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n15203 ), .F1(\sine_gen.n1530_adj_947 ));
  sine_gen_SLICE_1806 \sine_gen.SLICE_1806 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n2459 ), 
    .F1(\sine_gen.n1785_adj_770 ));
  sine_gen_SLICE_1807 \sine_gen.SLICE_1807 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n2444_adj_764 ), .A1(\sine_gen.n2459 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n2444_adj_764 ), .F1(\sine_gen.n20485 ));
  sine_gen_SLICE_1810 \sine_gen.SLICE_1810 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1243_adj_763 ), 
    .F1(\sine_gen.n954_adj_767 ));
  sine_gen_SLICE_1811 \sine_gen.SLICE_1811 ( .C1(\sine_gen.n1243_adj_763 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n1147_adj_281 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1147_adj_281 ), .F1(\sine_gen.n19897 ));
  sine_gen_SLICE_1812 \sine_gen.SLICE_1812 ( .C1(\sine_gen.n15153 ), 
    .B1(\sine_gen.n1529 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n15153 ), .F1(\sine_gen.n1530 ));
  sine_gen_SLICE_1816 \sine_gen.SLICE_1816 ( .D1(\sine_gen.n2715_adj_156 ), 
    .C1(\sine_gen.n2380_adj_768 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n2380_adj_768 ), .F1(\sine_gen.n17923 ));
  sine_gen_SLICE_1817 \sine_gen.SLICE_1817 ( .D1(\sine_gen.n2380_adj_768 ), 
    .C1(\sine_gen.n13698 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n13698 ), .F1(\sine_gen.n2396 ));
  sine_gen_SLICE_1818 \sine_gen.SLICE_1818 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1116_adj_283 ), .A1(\sine_gen.n1017_adj_280 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1116_adj_283 ), .F1(\sine_gen.n19880 ));
  sine_gen_SLICE_1820 \sine_gen.SLICE_1820 ( .C1(\sine_gen.n1931_adj_563 ), 
    .B1(\sine_gen.n1379 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1931_adj_563 ), .F1(\sine_gen.n1947_adj_787 ));
  sine_gen_SLICE_1825 \sine_gen.SLICE_1825 ( .D0(\sine_gen.n26639 ), 
    .C0(\sine_gen.n20909 ), .B0(\sine_gen.address1[6] ), 
    .F0(\sine_gen.n20910 ));
  sine_gen_SLICE_1826 \sine_gen.SLICE_1826 ( .D1(\sine_gen.n3212_adj_328 ), 
    .C1(\sine_gen.address2[4] ), .B1(\sine_gen.n3627_adj_772 ), 
    .D0(\sine_gen.address2[4] ), .C0(\sine_gen.n12622 ), 
    .B0(\sine_gen.n13748 ), .A0(\sine_gen.n3627_adj_772 ), 
    .F0(\sine_gen.n3356_adj_666 ), .F1(\sine_gen.n20168 ));
  sine_gen_SLICE_1827 \sine_gen.SLICE_1827 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n12622 ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .F0(\sine_gen.n12622 ), 
    .F1(\sine_gen.n2364_adj_177 ));
  sine_gen_SLICE_1828 \sine_gen.SLICE_1828 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1754_adj_773 ), 
    .F1(\sine_gen.n2395_adj_708 ));
  sine_gen_SLICE_1834 \sine_gen.SLICE_1834 ( .C1(\sine_gen.n1707_adj_775 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n13632 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n1707_adj_775 ), .F1(\sine_gen.n20465 ));
  sine_gen_SLICE_1836 \sine_gen.SLICE_1836 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2843_adj_571 ), .A1(\sine_gen.n2778_adj_552 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2843_adj_571 ), .F1(\sine_gen.n19919 ));
  sine_gen_SLICE_1838 \sine_gen.SLICE_1838 ( .D1(\sine_gen.n14025 ), 
    .C1(\sine_gen.n700_adj_776 ), .B1(\sine_gen.address2[5] ), 
    .D0(\sine_gen.n443 ), .B0(\sine_gen.address2[4] ), .A0(\sine_gen.n15247 ), 
    .F0(\sine_gen.n700_adj_776 ), .F1(\sine_gen.n14026 ));
  sine_gen_SLICE_1840 \sine_gen.SLICE_1840 ( .C1(\sine_gen.n1612_adj_299 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n3355 ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[0] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n1612_adj_299 ), .F1(\sine_gen.n20363 ));
  sine_gen_SLICE_1842 \sine_gen.SLICE_1842 ( .D1(\sine_gen.n2843_adj_571 ), 
    .C1(\sine_gen.n2828_adj_778 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2828_adj_778 ), .F1(\sine_gen.n19915 ));
  sine_gen_SLICE_1843 \sine_gen.SLICE_1843 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2828_adj_778 ), .A1(\sine_gen.n2715_adj_421 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2715_adj_421 ), .F1(\sine_gen.n19918 ));
  sine_gen_SLICE_1844 \sine_gen.SLICE_1844 ( .C1(\sine_gen.n316_adj_779 ), 
    .B1(\sine_gen.address3[4] ), .A1(\sine_gen.n78_adj_160 ), 
    .D0(\sine_gen.address3[2] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.n316_adj_779 ), 
    .F1(\sine_gen.n476_adj_832 ));
  sine_gen_SLICE_1846 \sine_gen.SLICE_1846 ( .D1(\sine_gen.n589_adj_311 ), 
    .C1(\sine_gen.n572_adj_470 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n572_adj_470 ), .F1(\sine_gen.n3356_adj_864 ));
  sine_gen_SLICE_1848 \sine_gen.SLICE_1848 ( .D1(\sine_gen.n78_adj_160 ), 
    .C1(\sine_gen.n348_adj_163 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n348_adj_163 ), .F1(\sine_gen.n1212 ));
  sine_gen_SLICE_1850 \sine_gen.SLICE_1850 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2553_adj_786 ), 
    .F1(\sine_gen.n2459_adj_794 ));
  sine_gen_SLICE_1851 \sine_gen.SLICE_1851 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2553_adj_786 ), .A1(\sine_gen.n2538_adj_788 ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2538_adj_788 ), .F1(\sine_gen.n20798 ));
  sine_gen_SLICE_1855 \sine_gen.SLICE_1855 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1371_adj_488 ), .A1(\sine_gen.n1356_adj_789 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n1356_adj_789 ), .F1(\sine_gen.n17955 ));
  sine_gen_SLICE_1856 \sine_gen.SLICE_1856 ( .D1(\sine_gen.n2426_adj_796 ), 
    .C1(\sine_gen.n2507_adj_212 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2507_adj_212 ), .F1(\sine_gen.n20797 ));
  sine_gen_SLICE_1858 \sine_gen.SLICE_1858 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n19644 ), .A1(\sine_gen.n2380 ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n19644 ), 
    .F1(\sine_gen.n20048 ));
  sine_gen_SLICE_1862 \sine_gen.SLICE_1862 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n1002_adj_793 ), .A1(\sine_gen.n1017_adj_280 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n1002_adj_793 ), .F1(\sine_gen.n20009 ));
  sine_gen_SLICE_1865 \sine_gen.SLICE_1865 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n2459_adj_794 ), .A1(\sine_gen.n2444_adj_795 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n2444_adj_795 ), .F1(\sine_gen.n20047 ));
  sine_gen_SLICE_1866 \sine_gen.SLICE_1866 ( .C1(\sine_gen.n653_adj_718 ), 
    .B1(\sine_gen.n142 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[3] ), .C0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n653_adj_718 ), 
    .F1(\sine_gen.n924 ));
  sine_gen_SLICE_1868 \sine_gen.SLICE_1868 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n986_adj_797 ), .A1(\sine_gen.n971_adj_282 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n986_adj_797 ), .F1(\sine_gen.n20008 ));
  sine_gen_SLICE_1871 \sine_gen.SLICE_1871 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3960_adj_801 ), 
    .F1(\sine_gen.n699_adj_816 ));
  sine_gen_SLICE_1872 \sine_gen.SLICE_1872 ( .D1(\sine_gen.n589_adj_311 ), 
    .C1(\sine_gen.n397_adj_688 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n397_adj_688 ), .F1(\sine_gen.n3419_adj_868 ));
  sine_gen_SLICE_1874 \sine_gen.SLICE_1874 ( .D1(\sine_gen.n954_adj_767 ), 
    .C1(\sine_gen.n939_adj_806 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n939_adj_806 ), .F1(\sine_gen.n19988 ));
  sine_gen_SLICE_1876 \sine_gen.SLICE_1876 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1785_adj_809 ), 
    .F1(\sine_gen.n1754_adj_810 ));
  sine_gen_SLICE_1877 \sine_gen.SLICE_1877 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.n1785_adj_809 ), .A1(\sine_gen.n1691_adj_815 ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1691_adj_815 ), .F1(\sine_gen.n20777 ));
  sine_gen_SLICE_1879 \sine_gen.SLICE_1879 ( .D1(\sine_gen.n1754_adj_810 ), 
    .C1(\sine_gen.n1739_adj_727 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1739_adj_727 ), .F1(\sine_gen.n20776 ));
  sine_gen_SLICE_1881 \sine_gen.SLICE_1881 ( .D0(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n3259_adj_819 ), .A0(\sine_gen.n3228_adj_811 ), 
    .F0(\sine_gen.n17958 ));
  sine_gen_SLICE_1884 \sine_gen.SLICE_1884 ( .D1(\sine_gen.n301_adj_123 ), 
    .C1(\sine_gen.n731 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n731 ), .F1(\sine_gen.n764_adj_935 ));
  sine_gen_SLICE_1886 \sine_gen.SLICE_1886 ( .D1(\sine_gen.n13548 ), 
    .C1(\sine_gen.n1707_adj_813 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1707_adj_813 ), .F1(\sine_gen.n20099 ));
  sine_gen_SLICE_1888 \sine_gen.SLICE_1888 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n348_adj_427 ), .A1(\sine_gen.n78 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n348_adj_427 ), .F1(\sine_gen.n1212_adj_927 ));
  sine_gen_SLICE_1891 \sine_gen.SLICE_1891 ( .D1(\sine_gen.n1691_adj_815 ), 
    .C1(\sine_gen.n19640 ), .B1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n19640 ), .F1(\sine_gen.n20098 ));
  sine_gen_SLICE_1893 \sine_gen.SLICE_1893 ( .D1(\sine_gen.address1[6] ), 
    .C1(\sine_gen.n892_adj_839 ), .A1(\sine_gen.n699_adj_816 ), 
    .D0(\sine_gen.n13990 ), .C0(\sine_gen.n891_adj_837 ), 
    .B0(\sine_gen.address1[5] ), .F0(\sine_gen.n892_adj_839 ), 
    .F1(\sine_gen.n893_adj_842 ));
  sine_gen_SLICE_1898 \sine_gen.SLICE_1898 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.n14239 ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n14239 ), 
    .F1(\sine_gen.n21180 ));
  sine_gen_SLICE_1900 \sine_gen.SLICE_1900 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n653_adj_823 ), .A1(\sine_gen.n412_adj_629 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n653_adj_823 ), .F1(\sine_gen.n891_adj_837 ));
  sine_gen_SLICE_1902 \sine_gen.SLICE_1902 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1612_adj_586 ), 
    .F1(\sine_gen.n1371_adj_866 ));
  sine_gen_SLICE_1903 \sine_gen.SLICE_1903 ( .D1(\sine_gen.n1612_adj_586 ), 
    .C1(\sine_gen.n1549_adj_830 ), .B1(\sine_gen.address2[6] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n1549_adj_830 ), .F1(\sine_gen.n14213 ));
  sine_gen_SLICE_1905 \sine_gen.SLICE_1905 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20381 ), .A1(\sine_gen.n26147 ), 
    .D0(\sine_gen.address3[5] ), .C0(\sine_gen.n476_adj_832 ), 
    .A0(\sine_gen.n221_adj_223 ), .F0(\sine_gen.n20381 ), 
    .F1(\sine_gen.n20382 ));
  sine_gen_SLICE_1907 \sine_gen.SLICE_1907 ( .C0(\sine_gen.n20382 ), 
    .B0(\sine_gen.n26933 ), .A0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n20936 ));
  sine_gen_SLICE_1908 \sine_gen.SLICE_1908 ( .D1(\sine_gen.n301 ), 
    .C1(\sine_gen.address3[4] ), .A1(\sine_gen.n15159 ), 
    .D0(\sine_gen.address3[4] ), .B0(\sine_gen.n15159 ), 
    .A0(\sine_gen.n443_adj_141 ), .F0(\sine_gen.n700 ), .F1(\sine_gen.n732 ));
  sine_gen_SLICE_1909 \sine_gen.SLICE_1909 ( .D1(\sine_gen.n20388 ), 
    .C1(\sine_gen.n14094 ), .B1(\sine_gen.address3[7] ), .D0(\sine_gen.n700 ), 
    .C0(\sine_gen.n14093 ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n14094 ), .F1(\sine_gen.n20938 ));
  sine_gen_SLICE_1910 \sine_gen.SLICE_1910 ( .D1(\sine_gen.n589_adj_587 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n604_adj_588 ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n604_adj_588 ), .F1(\sine_gen.n19987 ));
  sine_gen_SLICE_1913 \sine_gen.SLICE_1913 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n669_adj_840 ), .B1(\sine_gen.n732 ), 
    .D0(\sine_gen.n653_adj_718 ), .C0(\sine_gen.n668 ), 
    .B0(\sine_gen.address3[4] ), .F0(\sine_gen.n669_adj_840 ), 
    .F1(\sine_gen.n14093 ));
  sine_gen_SLICE_1914 \sine_gen.SLICE_1914 ( .C1(\sine_gen.n236_adj_681 ), 
    .B1(\sine_gen.n251_adj_215 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n236_adj_681 ), .F1(\sine_gen.n252_adj_924 ));
  sine_gen_SLICE_1917 \sine_gen.SLICE_1917 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n412_adj_629 ), 
    .F1(\sine_gen.n379_adj_860 ));
  sine_gen_SLICE_1918 \sine_gen.SLICE_1918 ( .C1(\sine_gen.n173_adj_841 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n78 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n173_adj_841 ), .F1(\sine_gen.n189_adj_925 ));
  sine_gen_SLICE_1921 \sine_gen.SLICE_1921 ( .C1(\sine_gen.n20387 ), 
    .B1(\sine_gen.address3[6] ), .A1(\sine_gen.n26171 ), 
    .D0(\sine_gen.n636_adj_254 ), .C0(\sine_gen.n605_adj_844 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n20387 ), 
    .F1(\sine_gen.n20388 ));
  sine_gen_SLICE_1924 \sine_gen.SLICE_1924 ( .C1(\sine_gen.n2317_adj_848 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1770 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n2317_adj_848 ), .F1(\sine_gen.n2333_adj_286 ));
  sine_gen_SLICE_1929 \sine_gen.SLICE_1929 ( .C1(\sine_gen.n1371_adj_866 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n251_adj_601 ), 
    .D0(\sine_gen.address2[0] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[2] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n251_adj_601 ), .F1(\sine_gen.n3450_adj_209 ));
  sine_gen_SLICE_1930 \sine_gen.SLICE_1930 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n15016 ), .A1(\sine_gen.n3960_adj_263 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n15016 ), .F1(\sine_gen.n15145 ));
  sine_gen_SLICE_1934 \sine_gen.SLICE_1934 ( .C1(\sine_gen.n1356_adj_818 ), 
    .B1(\sine_gen.n1371_adj_866 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n1356_adj_818 ), .F1(\sine_gen.n17925 ));
  sine_gen_SLICE_1936 \sine_gen.SLICE_1936 ( .C1(\sine_gen.n348_adj_610 ), 
    .B1(\sine_gen.address1[4] ), .A1(\sine_gen.n205_adj_649 ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n348_adj_610 ), .F1(\sine_gen.n20137 ));
  sine_gen_SLICE_1940 \sine_gen.SLICE_1940 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n285_adj_874 ), 
    .F1(\sine_gen.n2778_adj_583 ));
  sine_gen_SLICE_1941 \sine_gen.SLICE_1941 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n270_adj_881 ), .B1(\sine_gen.n285_adj_874 ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n270_adj_881 ), .F1(\sine_gen.n20131 ));
  sine_gen_SLICE_1945 \sine_gen.SLICE_1945 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[4] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n19625 ), 
    .F1(\sine_gen.n19630 ));
  sine_gen_SLICE_1946 \sine_gen.SLICE_1946 ( .D1(\sine_gen.n1324_adj_880 ), 
    .C1(\sine_gen.n1435_adj_873 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[2] ), 
    .F0(\sine_gen.n1324_adj_880 ), .F1(\sine_gen.n20114 ));
  sine_gen_SLICE_1948 \sine_gen.SLICE_1948 ( .D1(\sine_gen.n78 ), 
    .C1(\sine_gen.n3227_adj_883 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n3227_adj_883 ), .F1(\sine_gen.n3228_adj_884 ));
  sine_gen_SLICE_1950 \sine_gen.SLICE_1950 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n173_adj_841 ), .A1(\sine_gen.n157_adj_291 ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n157_adj_291 ), 
    .F1(\sine_gen.n3291_adj_885 ));
  sine_gen_SLICE_1952 \sine_gen.SLICE_1952 ( .D1(\sine_gen.address1[5] ), 
    .C1(\sine_gen.n3259_adj_888 ), .B1(\sine_gen.n3228_adj_884 ), 
    .D0(\sine_gen.n2986_adj_887 ), .C0(\sine_gen.n364_adj_424 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3259_adj_888 ), 
    .F1(\sine_gen.n17946 ));
  sine_gen_SLICE_1956 \sine_gen.SLICE_1956 ( .C1(\sine_gen.n954_adj_893 ), 
    .B1(\sine_gen.n1165 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[1] ), 
    .B0(\sine_gen.address2[0] ), .A0(\sine_gen.address2[3] ), 
    .F0(\sine_gen.n954_adj_893 ), .F1(\sine_gen.n3356_adj_211 ));
  sine_gen_SLICE_1958 \sine_gen.SLICE_1958 ( .D1(\sine_gen.n13608 ), 
    .C1(\sine_gen.n21168 ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[4] ), .C0(\sine_gen.address2[0] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n21168 ), .F1(\sine_gen.n2364_adj_853 ));
  sine_gen_SLICE_1960 \sine_gen.SLICE_1960 ( .D1(\sine_gen.address3[6] ), 
    .C1(\sine_gen.n20477 ), .B1(\sine_gen.n26249 ), 
    .C0(\sine_gen.n2810_adj_895 ), .B0(\sine_gen.n15285 ), 
    .A0(\sine_gen.address3[5] ), .F0(\sine_gen.n20477 ), 
    .F1(\sine_gen.n20478 ));
  sine_gen_SLICE_1966 \sine_gen.SLICE_1966 ( .D1(\sine_gen.n15_adj_914 ), 
    .C1(\sine_gen.n109_adj_903 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[3] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n109_adj_903 ), .F1(\sine_gen.n20189 ));
  sine_gen_SLICE_1972 \sine_gen.SLICE_1972 ( .C1(\sine_gen.n2300_adj_905 ), 
    .B1(\sine_gen.address1[6] ), .A1(\sine_gen.n549 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n2299_adj_904 ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2300_adj_905 ), 
    .F1(\sine_gen.n2301_adj_907 ));
  sine_gen_SLICE_1974 \sine_gen.SLICE_1974 ( .D1(\sine_gen.n78_adj_906 ), 
    .C1(\sine_gen.n93_adj_609 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n78_adj_906 ), .F1(\sine_gen.n20188 ));
  sine_gen_SLICE_1976 \sine_gen.SLICE_1976 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.n19658 ), .B1(\sine_gen.n14262 ), .A1(\sine_gen.n549 ), 
    .D0(\sine_gen.address1[5] ), .C0(\sine_gen.n13975 ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n19658 ), .F1(\sine_gen.n2174_adj_909 ));
  sine_gen_SLICE_1978 \sine_gen.SLICE_1978 ( .C1(\sine_gen.n46_adj_910 ), 
    .B1(\sine_gen.n61_adj_605 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n46_adj_910 ), .F1(\sine_gen.n20180 ));
  sine_gen_SLICE_1980 \sine_gen.SLICE_1980 ( .C1(\sine_gen.n13980 ), 
    .B1(\sine_gen.n27551 ), .A1(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n14174 ), .B0(\sine_gen.n3001_adj_911 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n13980 ), 
    .F1(\sine_gen.n3067_adj_912 ));
  sine_gen_SLICE_1984 \sine_gen.SLICE_1984 ( .D1(\sine_gen.n620 ), 
    .C1(\sine_gen.address3[4] ), .B1(\sine_gen.n635_adj_913 ), 
    .D0(\sine_gen.address3[1] ), .C0(\sine_gen.address3[2] ), 
    .B0(\sine_gen.address3[3] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n635_adj_913 ), .F1(\sine_gen.n636_adj_254 ));
  sine_gen_SLICE_1986 \sine_gen.SLICE_1986 ( .D1(\sine_gen.n30_adj_628 ), 
    .C1(\sine_gen.n15_adj_914 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n15_adj_914 ), .F1(\sine_gen.n20179 ));
  sine_gen_SLICE_1990 \sine_gen.SLICE_1990 ( .D1(\sine_gen.n12881 ), 
    .C1(\sine_gen.n21375 ), .B1(\sine_gen.n41 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[1] ), 
    .F0(\sine_gen.n21375 ), .F1(\sine_gen.n2041_adj_833 ));
  sine_gen_SLICE_1992 \sine_gen.SLICE_1992 ( .C1(\sine_gen.n1356_adj_917 ), 
    .B1(\sine_gen.address2[4] ), .A1(\sine_gen.n1371 ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n1356_adj_917 ), .F1(\sine_gen.n1372_adj_825 ));
  sine_gen_SLICE_1998 \sine_gen.SLICE_1998 ( .D1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[1] ), .C0(\sine_gen.address2[2] ), 
    .B0(\sine_gen.address2[3] ), .A0(\sine_gen.address2[1] ), 
    .F0(\sine_gen.n15098 ), .F1(\sine_gen.n420 ));
  sine_gen_SLICE_1999 \sine_gen.SLICE_1999 ( .D1(\sine_gen.n14_adj_955 ), 
    .C1(\sine_gen.n15_adj_957 ), .B1(\sine_gen.n13_adj_956 ), 
    .A1(\sine_gen.n15098 ), .D0(\sine_gen.address2[11] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[10] ), 
    .A0(\sine_gen.address2[8] ), .F0(\sine_gen.n15_adj_957 ), 
    .F1(\sine_gen.n23 ));
  sine_gen_SLICE_2000 \sine_gen.SLICE_2000 ( .D1(\sine_gen.n189_adj_925 ), 
    .C1(\sine_gen.n158_adj_879 ), .A1(\sine_gen.address1[5] ), 
    .C0(\sine_gen.n30_adj_469 ), .B0(\sine_gen.n157_adj_291 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n158_adj_879 ), 
    .F1(\sine_gen.n20452 ));
  sine_gen_SLICE_2002 \sine_gen.SLICE_2002 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.n236_adj_710 ), .A1(\sine_gen.n251_adj_193 ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[1] ), .A0(\sine_gen.address3[2] ), 
    .F0(\sine_gen.n236_adj_710 ), .F1(\sine_gen.n252_adj_224 ));
  sine_gen_SLICE_2008 \sine_gen.SLICE_2008 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.n12881 ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[4] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n12881 ), 
    .F1(\sine_gen.n2299_adj_921 ));
  sine_gen_SLICE_2010 \sine_gen.SLICE_2010 ( .D1(\sine_gen.n21350 ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n21350 ), .F1(\sine_gen.n21279 ));
  sine_gen_SLICE_2012 \sine_gen.SLICE_2012 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.n21358 ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[1] ), 
    .B0(\sine_gen.address3[0] ), .A0(\sine_gen.address3[5] ), 
    .F0(\sine_gen.n21358 ), .F1(\sine_gen.n21340 ));
  sine_gen_SLICE_2014 \sine_gen.SLICE_2014 ( .D1(\sine_gen.n2859_adj_916 ), 
    .C1(\sine_gen.n15237 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n15237 ), .F1(\sine_gen.n20291 ));
  sine_gen_SLICE_2016 \sine_gen.SLICE_2016 ( .D1(\sine_gen.n2843 ), 
    .C1(\sine_gen.n2828_adj_919 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2828_adj_919 ), .F1(\sine_gen.n20290 ));
  sine_gen_SLICE_2017 \sine_gen.SLICE_2017 ( .C1(\sine_gen.n2715_adj_205 ), 
    .B1(\sine_gen.n2828_adj_919 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n2715_adj_205 ), .F1(\sine_gen.n20278 ));
  sine_gen_SLICE_2025 \sine_gen.SLICE_2025 ( .D1(\sine_gen.n589_adj_311 ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.n1612 ), .D0(\sine_gen.n781 ), 
    .B0(\sine_gen.n251_adj_215 ), .A0(\sine_gen.address1[4] ), 
    .F0(\sine_gen.n1309_adj_944 ), .F1(\sine_gen.n20270 ));
  sine_gen_SLICE_2026 \sine_gen.SLICE_2026 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.n3930_adj_946 ), .B1(\sine_gen.n3961_adj_483 ), 
    .A1(\sine_gen.address2[5] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[4] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n3930_adj_946 ), 
    .F1(\sine_gen.n25454 ));
  sine_gen_SLICE_2030 \sine_gen.SLICE_2030 ( .D1(\sine_gen.n1340_adj_945 ), 
    .C1(\sine_gen.n1467_adj_948 ), .A1(\sine_gen.address1[5] ), 
    .D0(\sine_gen.n1371_adj_527 ), .C0(\sine_gen.address1[4] ), 
    .B0(\sine_gen.n572_adj_470 ), .F0(\sine_gen.n1467_adj_948 ), 
    .F1(\sine_gen.n20575 ));
  sine_gen_SLICE_2032 \sine_gen.SLICE_2032 ( .D1(\sine_gen.n2444 ), 
    .C1(\sine_gen.n2700_adj_891 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2700_adj_891 ), 
    .F1(\sine_gen.n20191 ));
  sine_gen_SLICE_2034 \sine_gen.SLICE_2034 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n2619_adj_302 ), .A1(\sine_gen.n15237 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[0] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[1] ), 
    .F0(\sine_gen.n2619_adj_302 ), .F1(\sine_gen.n20264 ));
  sine_gen_SLICE_2038 \sine_gen.SLICE_2038 ( .D1(\sine_gen.n2444 ), 
    .C1(\sine_gen.n2874_adj_953 ), .A1(\sine_gen.address2[4] ), 
    .D0(\sine_gen.address2[2] ), .C0(\sine_gen.address2[3] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n2874_adj_953 ), .F1(\sine_gen.n20195 ));
  sine_gen_SLICE_2040 \sine_gen.SLICE_2040 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.n3537 ), .B1(\sine_gen.n3212 ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.n3537 ), .C0(\sine_gen.address3[3] ), 
    .B0(\sine_gen.address3[4] ), .A0(\sine_gen.n4016_adj_517 ), 
    .F0(\sine_gen.n19861 ), .F1(\sine_gen.n3228_adj_478 ));
  sine_gen_SLICE_2042 \sine_gen.SLICE_2042 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2553_adj_954 ), 
    .F1(\sine_gen.n2459_adj_962 ));
  sine_gen_SLICE_2043 \sine_gen.SLICE_2043 ( .C1(\sine_gen.n2538_adj_958 ), 
    .B1(\sine_gen.n2553_adj_954 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[2] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n2538_adj_958 ), .F1(\sine_gen.n20318 ));
  sine_gen_SLICE_2044 \sine_gen.SLICE_2044 ( .D1(\sine_gen.address2[6] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[5] ), 
    .A1(\sine_gen.address2[4] ), .D0(\sine_gen.n7 ), 
    .C0(\sine_gen.address2[5] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[6] ), .F0(\sine_gen.n19638 ), 
    .F1(\sine_gen.n14266 ));
  sine_gen_SLICE_2046 \sine_gen.SLICE_2046 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n12216 ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .F0(\sine_gen.n12216 ), 
    .F1(\sine_gen.n2364_adj_525 ));
  sine_gen_SLICE_2048 \sine_gen.SLICE_2048 ( .D1(\sine_gen.n2380_adj_580 ), 
    .C1(\sine_gen.n19632 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[0] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[1] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n19632 ), .F1(\sine_gen.n20336 ));
  sine_gen_SLICE_2051 \sine_gen.SLICE_2051 ( .D1(\sine_gen.n2459_adj_962 ), 
    .C1(\sine_gen.n2444_adj_920 ), .A1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.address1[1] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2444_adj_920 ), .F1(\sine_gen.n20335 ));
  sine_gen_SLICE_2052 \sine_gen.SLICE_2052 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n19682 ), .B1(\sine_gen.address3[9] ), 
    .A1(\sine_gen.address3[6] ), .D0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[5] ), .F0(\sine_gen.n19682 ), .F1(\sine_gen.n16 ));
  sine_gen_SLICE_2053 \sine_gen.SLICE_2053 ( .D1(\sine_gen.n19700 ), 
    .C1(\sine_gen.n16_adj_971 ), .B1(\sine_gen.state[2] ), .A1(\sine_gen.n12 ), 
    .D0(\sine_gen.state[3] ), .C0(\sine_gen.n19682 ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.n10 ), .F0(\sine_gen.n16_adj_971 ), .F1(\sine_gen.n14283 ));
  sine_gen_SLICE_2055 \sine_gen.SLICE_2055 ( .D1(\sine_gen.n12893 ), 
    .C1(\sine_gen.n15_adj_963 ), .B1(\sine_gen.n16 ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[10] ), 
    .C0(\sine_gen.address3[8] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[11] ), .F0(\sine_gen.n15_adj_963 ), 
    .F1(\sine_gen.n23_adj_970 ));
  sine_gen_SLICE_2056 \sine_gen.SLICE_2056 ( .D1(\sine_gen.n12216 ), 
    .C1(\sine_gen.n14_adj_965 ), .B1(\sine_gen.n13_adj_966 ), 
    .A1(\sine_gen.address1[4] ), .D0(\sine_gen.n168 ), 
    .C0(\sine_gen.address1[9] ), .B0(\sine_gen.address1[8] ), 
    .A0(\sine_gen.address1[6] ), .F0(\sine_gen.n14_adj_965 ), 
    .F1(\sine_gen.n23_adj_969 ));
  sine_gen_SLICE_2058 \sine_gen.SLICE_2058 ( .D1(\sine_gen.address3[7] ), 
    .C1(\sine_gen.n19698 ), .B1(\sine_gen.address3[9] ), .A1(\sine_gen.n1342 ), 
    .D0(\sine_gen.address3[11] ), .C0(\sine_gen.address3[6] ), 
    .B0(\sine_gen.address3[10] ), .A0(\sine_gen.address3[8] ), 
    .F0(\sine_gen.n19698 ), .F1(\sine_gen.n19700 ));
  sine_gen_SLICE_2065 \sine_gen.SLICE_2065 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2426 ), 
    .F1(\sine_gen.n1498_adj_717 ));
  sine_gen_SLICE_2066 \sine_gen.SLICE_2066 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2955 ), 
    .F1(\sine_gen.n2426_adj_859 ));
  sine_gen_SLICE_2081 \sine_gen.SLICE_2081 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n3100_adj_535 ), 
    .F1(\sine_gen.n3131_adj_539 ));
  sine_gen_SLICE_2084 \sine_gen.SLICE_2084 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.n13704 ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[4] ), 
    .A0(\sine_gen.n13704 ), .F0(\sine_gen.n19686 ), .F1(\sine_gen.n2364 ));
  sine_gen_SLICE_2096 \sine_gen.SLICE_2096 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n506 ), 
    .F1(\sine_gen.n1754_adj_673 ));
  sine_gen_SLICE_2099 \sine_gen.SLICE_2099 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n13522 ), 
    .F1(\sine_gen.n3163_adj_301 ));
  sine_gen_SLICE_2104 \sine_gen.SLICE_2104 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n13628 ), 
    .F1(\sine_gen.n2490_adj_682 ));
  sine_gen_SLICE_2107 \sine_gen.SLICE_2107 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3163_adj_545 ), 
    .F1(\sine_gen.n2746_adj_307 ));
  sine_gen_SLICE_2110 \sine_gen.SLICE_2110 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3148_adj_308 ), 
    .F1(\sine_gen.n3131 ));
  sine_gen_SLICE_2118 \sine_gen.SLICE_2118 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1754_adj_354 ), 
    .F1(\sine_gen.n2682_adj_389 ));
  sine_gen_SLICE_2122 \sine_gen.SLICE_2122 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1867_adj_356 ), 
    .F1(\sine_gen.n1739_adj_380 ));
  sine_gen_SLICE_2126 \sine_gen.SLICE_2126 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1946_adj_370 ), 
    .F1(\sine_gen.n3530_adj_939 ));
  sine_gen_SLICE_2131 \sine_gen.SLICE_2131 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2395_adj_870 ), 
    .F1(\sine_gen.n2715_adj_305 ));
  sine_gen_SLICE_2135 \sine_gen.SLICE_2135 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n2843_adj_846 ), 
    .F1(\sine_gen.n2874_adj_845 ));
  sine_gen_SLICE_2143 \sine_gen.SLICE_2143 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2859_adj_916 ), 
    .F1(\sine_gen.n20846 ));
  sine_gen_SLICE_2147 \sine_gen.SLICE_2147 ( .D1(\sine_gen.address2[4] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n14243 ), 
    .F1(\sine_gen.n14212 ));
  sine_gen_SLICE_2151 \sine_gen.SLICE_2151 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n205_adj_584 ), 
    .F1(\sine_gen.n20852 ));
  sine_gen_SLICE_2161 \sine_gen.SLICE_2161 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[3] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n506_adj_127 ), 
    .F1(\sine_gen.n986_adj_353 ));
  sine_gen_SLICE_2166 \sine_gen.SLICE_2166 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n3100_adj_439 ), 
    .F1(\sine_gen.n3085_adj_929 ));
  sine_gen_SLICE_2173 \sine_gen.SLICE_2173 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1101_adj_785 ), 
    .F1(\sine_gen.n2809_adj_456 ));
  sine_gen_SLICE_2176 \sine_gen.SLICE_2176 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n3085_adj_459 ), 
    .F1(\sine_gen.n3100_adj_928 ));
  sine_gen_SLICE_2179 \sine_gen.SLICE_2179 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n21190 ), 
    .F1(\sine_gen.n2682_adj_345 ));
  sine_gen_SLICE_2180 \sine_gen.SLICE_2180 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1913 ), 
    .F1(\sine_gen.n1274_adj_664 ));
  sine_gen_SLICE_2189 \sine_gen.SLICE_2189 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3576_adj_938 ), 
    .F1(\sine_gen.n3851_adj_554 ));
  sine_gen_SLICE_2192 \sine_gen.SLICE_2192 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[2] ), .F0(\sine_gen.n1691 ), .F1(\sine_gen.n1498 ));
  sine_gen_SLICE_2196 \sine_gen.SLICE_2196 ( .D1(\sine_gen.address3[2] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[0] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1595 ), .F1(\sine_gen.n1564 ));
  sine_gen_SLICE_2198 \sine_gen.SLICE_2198 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n2619_adj_343 ), 
    .F1(\sine_gen.n2507_adj_510 ));
  sine_gen_SLICE_2204 \sine_gen.SLICE_2204 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[1] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[2] ), .D0(\sine_gen.address3[1] ), 
    .C0(\sine_gen.address3[2] ), .B0(\sine_gen.address3[0] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n1549_adj_502 ), 
    .F1(\sine_gen.n1498_adj_503 ));
  sine_gen_SLICE_2209 \sine_gen.SLICE_2209 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n220_adj_650 ), 
    .F1(\sine_gen.n251_adj_645 ));
  sine_gen_SLICE_2210 \sine_gen.SLICE_2210 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[1] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n1483_adj_506 ), 
    .F1(\sine_gen.n1466_adj_432 ));
  sine_gen_SLICE_2217 \sine_gen.SLICE_2217 ( .D1(\sine_gen.address3[3] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[0] ), .D0(\sine_gen.address3[0] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3100 ), 
    .F1(\sine_gen.n1339_adj_93 ));
  sine_gen_SLICE_2223 \sine_gen.SLICE_2223 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[1] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n3163_adj_558 ), 
    .F1(\sine_gen.n1913_adj_493 ));
  sine_gen_SLICE_2226 \sine_gen.SLICE_2226 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[2] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2809 ), 
    .F1(\sine_gen.n2778_adj_157 ));
  sine_gen_SLICE_2231 \sine_gen.SLICE_2231 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n3290_adj_949 ), 
    .F1(\sine_gen.n1691_adj_537 ));
  sine_gen_SLICE_2235 \sine_gen.SLICE_2235 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n475_adj_616 ), 
    .F1(\sine_gen.n2746 ));
  sine_gen_SLICE_2239 \sine_gen.SLICE_2239 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n15_adj_719 ), 
    .F1(\sine_gen.n13548 ));
  sine_gen_SLICE_2243 \sine_gen.SLICE_2243 ( .D1(\sine_gen.address3[0] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[1] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[2] ), 
    .C0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n285 ), 
    .F1(\sine_gen.n379_adj_114 ));
  sine_gen_SLICE_2248 \sine_gen.SLICE_2248 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[0] ), 
    .C0(\sine_gen.address1[1] ), .B0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n2715 ), .F1(\sine_gen.n2682 ));
  sine_gen_SLICE_2255 \sine_gen.SLICE_2255 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n205_adj_930 ), 
    .F1(\sine_gen.n1274_adj_603 ));
  sine_gen_SLICE_2263 \sine_gen.SLICE_2263 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[0] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1356_adj_501 ), 
    .F1(\sine_gen.n2619_adj_182 ));
  sine_gen_SLICE_2269 \sine_gen.SLICE_2269 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[1] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[2] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[0] ), .F0(\sine_gen.n1466 ), .F1(\sine_gen.n2588 ));
  sine_gen_SLICE_2271 \sine_gen.SLICE_2271 ( .D1(\sine_gen.address1[0] ), 
    .C1(\sine_gen.address1[1] ), .B1(\sine_gen.address1[2] ), 
    .A1(\sine_gen.address1[3] ), .D0(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[2] ), .F0(\sine_gen.n1498_adj_331 ), 
    .F1(\sine_gen.n2573 ));
  sine_gen_SLICE_2275 \sine_gen.SLICE_2275 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[2] ), .B1(\sine_gen.address1[3] ), 
    .A1(\sine_gen.address1[0] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1549_adj_702 ), 
    .F1(\sine_gen.n1564_adj_699 ));
  sine_gen_SLICE_2280 \sine_gen.SLICE_2280 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1243_adj_618 ), 
    .F1(\sine_gen.n13544 ));
  sine_gen_SLICE_2284 \sine_gen.SLICE_2284 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n1084 ), 
    .F1(\sine_gen.n506_adj_638 ));
  sine_gen_SLICE_2296 \sine_gen.SLICE_2296 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n986_adj_161 ), 
    .F1(\sine_gen.n971 ));
  sine_gen_SLICE_2298 \sine_gen.SLICE_2298 ( .D1(\sine_gen.address1[3] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[1] ), 
    .A1(\sine_gen.address1[2] ), .D0(\sine_gen.address1[2] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n1913_adj_608 ), 
    .F1(\sine_gen.n1595_adj_691 ));
  sine_gen_SLICE_2305 \sine_gen.SLICE_2305 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n986_adj_753 ), 
    .F1(\sine_gen.n859 ));
  sine_gen_SLICE_2314 \sine_gen.SLICE_2314 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[2] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[0] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[2] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n699_adj_661 ), 
    .F1(\sine_gen.n1274_adj_882 ));
  sine_gen_SLICE_2318 \sine_gen.SLICE_2318 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n475 ), 
    .F1(\sine_gen.n1483_adj_857 ));
  sine_gen_SLICE_2321 \sine_gen.SLICE_2321 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n1498_adj_849 ), 
    .F1(\sine_gen.n285_adj_596 ));
  sine_gen_SLICE_2324 \sine_gen.SLICE_2324 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[0] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n251_adj_393 ), 
    .F1(\sine_gen.n220 ));
  sine_gen_SLICE_2326 \sine_gen.SLICE_2326 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[1] ), .B1(\sine_gen.address2[4] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[4] ), .F0(\sine_gen.n3739 ), 
    .F1(\sine_gen.n3994_adj_918 ));
  sine_gen_SLICE_2330 \sine_gen.SLICE_2330 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[2] ), .D0(\sine_gen.address2[2] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[3] ), .F0(\sine_gen.n4024_adj_760 ), 
    .F1(\sine_gen.n3960_adj_485 ));
  sine_gen_SLICE_2335 \sine_gen.SLICE_2335 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[2] ), .B0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n1804_adj_808 ), 
    .F1(\sine_gen.n1835_adj_805 ));
  sine_gen_SLICE_2338 \sine_gen.SLICE_2338 ( .D1(\sine_gen.address2[1] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[3] ), .D0(\sine_gen.address2[3] ), 
    .C0(\sine_gen.address2[1] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3100_adj_569 ), 
    .F1(\sine_gen.n1882_adj_730 ));
  sine_gen_SLICE_2342 \sine_gen.SLICE_2342 ( .D1(\sine_gen.address2[2] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[3] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[0] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n21189 ), 
    .F1(\sine_gen.n2778_adj_552 ));
  sine_gen_SLICE_2347 \sine_gen.SLICE_2347 ( .D1(\sine_gen.address2[3] ), 
    .C1(\sine_gen.address2[0] ), .B1(\sine_gen.address2[2] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n2619_adj_228 ), 
    .F1(\sine_gen.n2682_adj_612 ));
  sine_gen_SLICE_2352 \sine_gen.SLICE_2352 ( .D1(\sine_gen.address3[1] ), 
    .C1(\sine_gen.address3[2] ), .B1(\sine_gen.address3[3] ), 
    .A1(\sine_gen.address3[4] ), .D0(\sine_gen.address3[4] ), 
    .C0(\sine_gen.address3[3] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n3994 ), .F1(\sine_gen.n3706 ));
  sine_gen_SLICE_2354 \sine_gen.SLICE_2354 ( .DI1(\sine_gen.n1506[11]$n0 ), 
    .D1(\sine_gen.state[1] ), .C1(\sine_gen.state[0] ), 
    .B1(\sine_gen.state[3] ), .A1(\sine_gen.state[2] ), 
    .D0(\sine_gen.state[0] ), .C0(\sine_gen.state[1] ), 
    .B0(\sine_gen.state[2] ), .A0(\sine_gen.state[3] ), .CLK(clk_c), 
    .Q1(\sine_wave3[11] ), .F0(\sine_gen.n1521[11] ), 
    .F1(\sine_gen.n1506[11]$n0 ));
  sine_gen_SLICE_2355 \sine_gen.SLICE_2355 ( .D1(\sine_gen.state[2] ), 
    .C1(\sine_gen.state[3] ), .B1(\sine_gen.state[0] ), 
    .A1(\sine_gen.state[1] ), .D0(\sine_gen.state[3] ), 
    .C0(\sine_gen.state[0] ), .B0(\sine_gen.state[1] ), 
    .A0(\sine_gen.state[2] ), .F0(\sine_gen.n1506[11] ), .F1(\sine_gen.n1177 ));
  comp3_SLICE_2358 \comp3.SLICE_2358 ( .D1(\comp3.n18 ), .C1(\sine_wave3[11] ), 
    .B1(\count[9] ), .A1(\count[10] ), .D0(\count[10] ), .C0(\comp3.n18 ), 
    .B0(\sine_wave3[11] ), .A0(\count[9] ), .F0(Vc_c_N_83), .F1(Vc_c));
  sine_gen_SLICE_2363 \sine_gen.SLICE_2363 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.address3[1] ), .F0(\sine_gen.n21219 ), .F1(\sine_gen.n1978 ));
  sine_gen_SLICE_2371 \sine_gen.SLICE_2371 ( .C1(\sine_gen.n2619 ), 
    .B1(\sine_gen.address3[3] ), .A1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.address3[4] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[3] ), .F0(\sine_gen.n3195 ), .F1(\sine_gen.n20183 ));
  sine_gen_SLICE_2376 \sine_gen.SLICE_2376 ( .D1(\sine_gen.address3[4] ), 
    .C1(\sine_gen.address3[0] ), .B1(\sine_gen.address3[2] ), 
    .A1(\sine_gen.address3[3] ), .D0(\sine_gen.address3[3] ), 
    .C0(\sine_gen.address3[2] ), .A0(\sine_gen.address3[0] ), 
    .F0(\sine_gen.n21163 ), .F1(\sine_gen.n21204 ));
  sine_gen_SLICE_2380 \sine_gen.SLICE_2380 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[4] ), .B1(\sine_gen.address1[3] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.n130 ), .A0(\sine_gen.address1[3] ), 
    .F0(\sine_gen.n2364_adj_385 ), .F1(\sine_gen.n3195_adj_977 ));
  sine_gen_SLICE_2382 \sine_gen.SLICE_2382 ( .C1(\sine_gen.address1[0] ), 
    .B1(\sine_gen.address1[1] ), .C0(\sine_gen.address1[1] ), 
    .B0(\sine_gen.address1[0] ), .A0(\sine_gen.address1[2] ), 
    .F0(\sine_gen.n14 ), .F1(\sine_gen.n13_adj_519 ));
  sine_gen_SLICE_2394 \sine_gen.SLICE_2394 ( .C1(\sine_gen.address3[2] ), 
    .B1(\sine_gen.address3[1] ), .A1(\sine_gen.address3[0] ), 
    .D0(\sine_gen.address3[0] ), .B0(\sine_gen.address3[2] ), 
    .A0(\sine_gen.address3[1] ), .F0(\sine_gen.n14_adj_836 ), 
    .F1(\sine_gen.n1379 ));
  sine_gen_SLICE_2396 \sine_gen.SLICE_2396 ( .D1(\sine_gen.address1[2] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.address1[0] ), 
    .D0(\sine_gen.address1[4] ), .C0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[3] ), .A0(\sine_gen.address1[0] ), 
    .F0(\sine_gen.n21152 ), .F1(\sine_gen.n21159 ));
  sine_gen_SLICE_2400 \sine_gen.SLICE_2400 ( .C1(\sine_gen.address3[3] ), 
    .B1(\sine_gen.address3[0] ), .A1(\sine_gen.address3[1] ), 
    .D0(\sine_gen.address3[1] ), .B0(\sine_gen.address3[3] ), 
    .A0(\sine_gen.address3[0] ), .F0(\sine_gen.n2553_adj_856 ), 
    .F1(\sine_gen.n2426_adj_872 ));
  sine_gen_SLICE_2402 \sine_gen.SLICE_2402 ( .D1(\sine_gen.address1[1] ), 
    .C1(\sine_gen.address1[0] ), .B1(\sine_gen.address1[3] ), 
    .C0(\sine_gen.address1[3] ), .B0(\sine_gen.address1[0] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n2553_adj_858 ), 
    .F1(\sine_gen.n1676_adj_960 ));
  sine_gen_SLICE_2404 \sine_gen.SLICE_2404 ( .D1(\sine_gen.address1[3] ), 
    .B1(\sine_gen.address1[0] ), .A1(\sine_gen.address1[1] ), 
    .C0(\sine_gen.address1[0] ), .B0(\sine_gen.address1[1] ), 
    .A0(\sine_gen.address1[3] ), .F0(\sine_gen.n2380_adj_871 ), 
    .F1(\sine_gen.n1722_adj_959 ));
  sine_gen_SLICE_2408 \sine_gen.SLICE_2408 ( .D1(\sine_gen.address2[2] ), 
    .B1(\sine_gen.address2[3] ), .A1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[1] ), .C0(\sine_gen.address2[3] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n3993_adj_765 ), 
    .F1(\sine_gen.n3832 ));
  sine_gen_SLICE_2412 \sine_gen.SLICE_2412 ( .D1(\sine_gen.address2[3] ), 
    .B1(\sine_gen.address2[0] ), .A1(\sine_gen.address2[1] ), 
    .C0(\sine_gen.address2[3] ), .B0(\sine_gen.address2[1] ), 
    .A0(\sine_gen.address2[0] ), .F0(\sine_gen.n2380_adj_968 ), 
    .F1(\sine_gen.n2426_adj_936 ));
  sine_gen_SLICE_2416 \sine_gen.SLICE_2416 ( .D1(\sine_gen.address2[0] ), 
    .C1(\sine_gen.address2[3] ), .B1(\sine_gen.address2[1] ), 
    .D0(\sine_gen.address2[3] ), .C0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[1] ), .F0(\sine_gen.n1722_adj_546 ), 
    .F1(\sine_gen.n2553_adj_980 ));
  sine_gen_SLICE_2419 \sine_gen.SLICE_2419 ( .D1(\sine_gen.address2[0] ), 
    .A1(\sine_gen.address2[1] ), .D0(\sine_gen.address2[4] ), 
    .B0(\sine_gen.address2[1] ), .A0(\sine_gen.address2[0] ), 
    .F0(\sine_gen.n21223 ), .F1(\sine_gen.n13 ));
  sine_gen_SLICE_2420 \sine_gen.SLICE_2420 ( .D1(\sine_gen.address1[1] ), 
    .B1(\sine_gen.address1[3] ), .A1(\sine_gen.address1[2] ), 
    .D0(\sine_gen.address1[2] ), .C0(\sine_gen.address1[3] ), 
    .A0(\sine_gen.address1[1] ), .F0(\sine_gen.n3832_adj_979 ), 
    .F1(\sine_gen.n15076 ));
  comp2_SLICE_2425 \comp2.SLICE_2425 ( .D1(\count[9] ), .C1(\count[10] ), 
    .B1(\sine_wave2[11] ), .A1(\comp2.n18 ), .D0(\count[5] ), .C0(\count[7] ), 
    .B0(\count[6] ), .A0(\count[10] ), .F0(n18068), .F1(Vb_c));
  sine_gen_SLICE_2458 \sine_gen.SLICE_2458 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.n3817 ), .A1(\sine_gen.n3306 ), .D0(\sine_gen.n3306 ), 
    .C0(\sine_gen.address1[4] ), .B0(\sine_gen.n4041_adj_233 ), 
    .F0(\sine_gen.n3132_adj_754 ), .F1(\sine_gen.n20255 ));
  sine_gen_SLICE_2466 \sine_gen.SLICE_2466 ( .D1(\sine_gen.n93_adj_119 ), 
    .C1(\sine_gen.n188 ), .B1(\sine_gen.address1[4] ), 
    .D0(\sine_gen.n2636_adj_636 ), .C0(\sine_gen.n2619_adj_511 ), 
    .A0(\sine_gen.address1[4] ), .F0(\sine_gen.n3898_adj_800 ), 
    .F1(\sine_gen.n20632 ));
  sine_gen_SLICE_2467 \sine_gen.SLICE_2467 ( .D1(\sine_gen.address1[4] ), 
    .C1(\sine_gen.address1[3] ), .B1(\sine_gen.n2507_adj_658 ), 
    .D0(\sine_gen.address1[3] ), .C0(\sine_gen.address1[4] ), 
    .A0(\sine_gen.n2619_adj_511 ), .F0(\sine_gen.n20330 ), 
    .F1(\sine_gen.n3930_adj_803 ));
  sine_gen_SLICE_2473 \sine_gen.SLICE_2473 ( .D1(\sine_gen.address1[7] ), 
    .C1(\sine_gen.n25733 ), .B1(\sine_gen.n26051 ), 
    .D0(\sine_gen.address1[11] ), .C0(\sine_gen.address1[7] ), 
    .B0(\sine_gen.address1[10] ), .A0(\sine_gen.address1[5] ), 
    .F0(\sine_gen.n13_adj_966 ), .F1(\sine_gen.n20015 ));
  sine_gen_SLICE_2477 \sine_gen.SLICE_2477 ( .D1(\sine_gen.state[3] ), 
    .B1(\sine_gen.state[2] ), .C0(\sine_gen.state[2] ), 
    .A0(\sine_gen.state[3] ), .F0(\sine_gen.n995 ), .F1(\sine_gen.n13955 ));
  sine_gen_SLICE_2500 \sine_gen.SLICE_2500 ( .D0(\sine_gen.address3[6] ), 
    .C0(\sine_gen.n3834 ), .A0(\sine_gen.n13688 ), .F0(\sine_gen.n3835 ));
  sine_gen_SLICE_2504 \sine_gen.SLICE_2504 ( .C0(\sine_gen.n26075 ), 
    .B0(\sine_gen.n26153 ), .A0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.n20563 ));
  sine_gen_SLICE_2505 \sine_gen.SLICE_2505 ( .D0(\sine_gen.n27011 ), 
    .C0(\sine_gen.n27353 ), .B0(\sine_gen.address3[9] ), 
    .F0(\sine_gen.n20912 ));
  sine_gen_SLICE_2510 \sine_gen.SLICE_2510 ( .C0(\sine_gen.n189 ), 
    .B0(\sine_gen.address3[5] ), .A0(\sine_gen.n158 ), .F0(\sine_gen.n20593 ));
  sine_gen_SLICE_2515 \sine_gen.SLICE_2515 ( .C1(\sine_gen.address2[9] ), 
    .B1(\sine_gen.n27083 ), .A1(\sine_gen.n27131 ), 
    .D0(\sine_gen.address2[9] ), .B0(\sine_gen.address2[6] ), 
    .F0(\sine_gen.n13_adj_956 ), .F1(\sine_gen.n20990 ));
  sine_gen_SLICE_2517 \sine_gen.SLICE_2517 ( .D0(\sine_gen.address3[7] ), 
    .C0(\sine_gen.n20478 ), .A0(\sine_gen.n25991 ), .F0(\sine_gen.n20977 ));
  sine_gen_SLICE_2519 \sine_gen.SLICE_2519 ( .D0(\sine_gen.n26837 ), 
    .C0(\sine_gen.n26159 ), .B0(\sine_gen.address3[7] ), 
    .F0(\sine_gen.n20966 ));
  sine_gen_SLICE_2520 \sine_gen.SLICE_2520 ( .C0(\sine_gen.n3835_adj_236 ), 
    .B0(\sine_gen.address3[7] ), .A0(\sine_gen.n25487 ), 
    .F0(\sine_gen.n20524 ));
  sine_gen_SLICE_2526 \sine_gen.SLICE_2526 ( .D0(\sine_gen.n25685 ), 
    .C0(\sine_gen.n3835_adj_246 ), .B0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n20836 ));
  sine_gen_SLICE_2527 \sine_gen.SLICE_2527 ( .D0(\sine_gen.n25499 ), 
    .C0(\sine_gen.n765_adj_854 ), .B0(\sine_gen.address1[7] ), 
    .F0(\sine_gen.n20893 ));
  sine_gen_SLICE_2565 \sine_gen.SLICE_2565 ( .C0(\sine_gen.n765 ), 
    .B0(\sine_gen.address2[7] ), .A0(\sine_gen.n20247 ), 
    .F0(\sine_gen.n21019 ));
  sine_gen_SLICE_2587 \sine_gen.SLICE_2587 ( .D1(\sine_gen.n620 ), 
    .C1(\sine_gen.n142 ), .B1(\sine_gen.address3[4] ), 
    .D0(\sine_gen.n69_adj_941 ), .C0(\sine_gen.address3[4] ), 
    .B0(\sine_gen.n3212 ), .A0(\sine_gen.n12881 ), .F0(\sine_gen.n20963 ), 
    .F1(\sine_gen.n158_adj_232 ));
  sine_gen_SLICE_2607 \sine_gen.SLICE_2607 ( .B0(\sine_gen.address3[1] ), 
    .A0(\sine_gen.state[0] ), .F0(\sine_gen.n10 ));
  sine_gen_SLICE_2608 \sine_gen.SLICE_2608 ( .D0(\sine_gen.address2[10] ), 
    .C0(\sine_gen.n20942 ), .B0(\sine_gen.address2[11] ), 
    .A0(\sine_gen.n20941 ), .F0(\sine_gen.n25556 ));
  sine_gen_SLICE_2611 \sine_gen.SLICE_2611 ( .D0(\sine_gen.n26831 ), 
    .C0(\sine_gen.n26819 ), .A0(\sine_gen.address1[9] ), 
    .F0(\sine_gen.n20828 ));
  sine_gen_SLICE_2614 \sine_gen.SLICE_2614 ( .D0(\sine_gen.address1[2] ), 
    .B0(\sine_gen.address1[0] ), .F0(\sine_gen.n14770 ));
  sine_gen_SLICE_2618 \sine_gen.SLICE_2618 ( .B0(\sine_gen.address2[0] ), 
    .A0(\sine_gen.address2[2] ), .F0(\sine_gen.n14883 ));
  sine_gen_SLICE_2620 \sine_gen.SLICE_2620 ( .C0(\sine_gen.n25943 ), 
    .B0(\sine_gen.n25853 ), .A0(\sine_gen.address1[8] ), 
    .F0(\sine_gen.n20061 ));
  sine_gen_SLICE_2621 \sine_gen.SLICE_2621 ( .D0(\sine_gen.address1[6] ), 
    .C0(\sine_gen.n20615 ), .A0(\sine_gen.n26399 ), .F0(\sine_gen.n20616 ));
  SLICE_2628 SLICE_2628( .F0(VCC_net));
  tw_gen_SLICE_2629 \tw_gen.SLICE_2629 ( .DI1(\tw_gen.n18070 ), 
    .D1(\tw_gen.n13941 ), .C1(\tw_gen.n18102 ), .B1(\tw_gen.direction ), 
    .A1(\tw_gen.n18051 ), .C0(\tw_gen.direction ), .CLK(clk_c), 
    .Q1(\tw_gen.direction ), .F0(\tw_gen.n1348 ), .F1(\tw_gen.n18070 ));
  Vc Vc_I( .PADDO(Vc_c), .Vc(Vc));
  Vbn Vbn_I( .PADDO(Vb_c_N_80), .Vbn(Vbn));
  Vb Vb_I( .PADDO(Vb_c), .Vb(Vb));
  Van Van_I( .PADDO(Va_c_N_77), .Van(Van));
  Va Va_I( .PADDO(Va_c), .Va(Va));
  Vcn Vcn_I( .PADDO(Vc_c_N_83), .Vcn(Vcn));
  clk clk_I( .PADDI(clk_c), .clk(clk));
endmodule

module tw_gen_SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tw_gen/add_15810_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/count_res1_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_res1_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module tw_gen_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tw_gen/add_15810_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/count_res1_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_res1_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tw_gen/add_15810_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/count_res1_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_res1_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tw_gen/add_15810_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/count_res1_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_res1_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tw_gen/add_15810_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/count_res1_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_res1_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tw_gen_SLICE_5 ( input DI1, D1, C1, B1, B0, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tw_gen/add_15810_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tw_gen/count_res1_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_538_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_538__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_538__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_7 ( input DI1, D1, C1, B1, CE, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address1_483__i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_8 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_537_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_537__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_537__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_9 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_537_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_537__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_537__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_10 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_538_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_538__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_538__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_11 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_537_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_537__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_537__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_12 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_538_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_538__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_538__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_13 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_538_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_538__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_538__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_14 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address2_i11_537_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_537__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_15 ( input DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address2_i11_537_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_537__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_16 ( input DI0, D1, D0, C0, B0, CE, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_483__i11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_17 ( input DI0, D1, D0, C0, B0, CLK, CIN0, CIN1, output 
    Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \sine_gen/address3_i11_538_add_4_13 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_538__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_18 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \sine_gen/address3_i11_538_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_538__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module sine_gen_SLICE_19 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address3_i11_538_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address3_i11_538__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address3_i11_538__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_20 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_537_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_537__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_537__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_21 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_483__i9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_483__i10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_22 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_483__i7 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_483__i8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_23 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_483__i5 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_483__i6 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_24 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_483__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_483__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_25 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  fa2 \sine_gen/address1_483_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address1_483__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  ffsre2 \sine_gen/address1_483__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module sine_gen_SLICE_26 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \sine_gen/address2_i11_537_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \sine_gen/address2_i11_537__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/address2_i11_537__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module sine_gen_SLICE_28 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut4 \sine_gen/i15828_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \sine_gen/i15835_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \sine_gen/state_484__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre20002 \sine_gen/state_484__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20002 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module sine_gen_SLICE_29 ( input DI1, DI0, B1, A1, B0, CE, LSR, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40003 \sine_gen/i403_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40004 \sine_gen/i62_1_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \sine_gen/state_484__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  ffsre2 \sine_gen/state_484__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x3333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_33 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40005 \sine_gen/n26630_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40006 \sine_gen.SLICE_33_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out2__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_35 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40007 \sine_gen/n25394_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40008 \sine_gen/n25556_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out2__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out2__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_36 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40009 \sine_gen/i15247735_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \sine_gen/i395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x1642") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_38 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40011 \sine_gen/n25712_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40012 \sine_gen/n25802_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out1__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out1__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_39 ( input DI0, D0, C0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40013 \sine_gen/n27086_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_41 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40014 \sine_gen/n26366_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \sine_gen/n27230_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \sine_gen/Out3__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCEC2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_44 ( input D0, C0, B0, A0, output F0 );

  lut40016 \sine_gen/address1[5]_bdd_4_lut_46_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xA2E6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_45 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40017 \sine_gen/n27158_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40018 \sine_gen/Mux_8_i3387_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_46 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \sine_gen/address2[5]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \sine_gen/Mux_30_i3291_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_47 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n26750_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_48 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40022 \sine_gen/i18315_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40023 \sine_gen/Mux_44_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_50 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40024 \sine_gen/address3[5]_bdd_4_lut_54 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \sine_gen/Mux_36_i3291_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xF101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_51 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18881_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \sine_gen/n26708_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_52 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/address3[5]_bdd_4_lut_53 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_53 ( input D0, C0, B0, A0, output F0 );

  lut40029 \sine_gen/n26684_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_54 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \sine_gen/address1[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \sine_gen/Mux_16_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x6BA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_55 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i14341282_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \sine_gen/n26660_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_56 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40034 \sine_gen/address3[5]_bdd_4_lut_37_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40035 \sine_gen/Mux_36_i3450_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAF30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_57 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \sine_gen/n26312_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40037 \sine_gen/Mux_36_i3387_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xFA77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_58 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40038 \sine_gen/i18828_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \sine_gen/Mux_30_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_60 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40040 \sine_gen/address3[5]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/Mux_44_i3291_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_61 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18395_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \sine_gen/n26564_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_62 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \sine_gen/address2[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \sine_gen/Mux_26_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x02FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_63 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40045 \sine_gen/address2[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \sine_gen/n26540_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_64 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40047 \sine_gen.i18137_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \sine_gen/Mux_8_i3482_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x8005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_66 ( input D0, C0, B0, A0, output F0 );

  lut40049 \sine_gen/address2[5]_bdd_4_lut_18 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_67 ( input D0, C0, B0, A0, output F0 );

  lut40027 \sine_gen/n26516_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_68 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \sine_gen/address1[4]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \sine_gen/Mux_12_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_69 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40051 \sine_gen/address1[6]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \sine_gen/n26480_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_70 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/n26300_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \sine_gen/Mux_22_i3387_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xCC55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40054 \sine_gen/address2[5]_bdd_4_lut_17_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40055 \sine_gen.Mux_22_i3450_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xB1AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0x5022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_72 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i18914_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \sine_gen/Mux_8_i3643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x3AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_73 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \sine_gen/address1[4]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \sine_gen/i13729_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_74 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40059 \sine_gen.i18845_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \sine_gen/Mux_36_i3482_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0x8101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_76 ( input D0, C0, B0, A0, output F0 );

  lut40061 \sine_gen/address1[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40062 \sine_gen/n27554_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40063 \sine_gen/Mux_8_i3228_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_78 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \sine_gen/i18416_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40065 \sine_gen/Mux_36_i3643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xF033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40024 \sine_gen/address3[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40066 \sine_gen/i13625_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40067 \sine_gen.i18050_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \sine_gen/Mux_22_i3482_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x8101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_82 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \sine_gen/i17939_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40070 \sine_gen/Mux_22_i3643_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x4EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_83 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \sine_gen/address2[4]_bdd_4_lut_55 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40071 \sine_gen/i13664_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_84 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/i18111_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \sine_gen/Mux_26_i4057_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x7272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_85 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \sine_gen/Mux_22_i4088_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \sine_gen/i13614_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0xAF05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFCEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40036 \sine_gen/n27050_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40076 \sine_gen/Mux_12_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0x4B2B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_87 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40077 \sine_gen/address1[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40078 \sine_gen/Mux_12_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_88 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \sine_gen/Mux_22_i3101_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \sine_gen/i13553_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 \sine_gen/Mux_22_i1371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40082 \sine_gen/Mux_22_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x58F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x7FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_90 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address2[7]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40084 \sine_gen/n27044_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \sine_gen/n27314_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \sine_gen/address2[4]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \sine_gen/Mux_30_i1069_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xC39E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_93 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40007 \sine_gen/n27038_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \sine_gen/Mux_30_i1038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x6A9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \sine_gen/address2[4]_bdd_4_lut_20_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40090 \sine_gen/Mux_22_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x2ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \sine_gen/address2[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n26558_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \sine_gen/n26618_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40094 \sine_gen/address2[4]_bdd_4_lut_21_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x8CBC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \sine_gen/address2[4]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \sine_gen/Mux_30_i1017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x5E85") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_99 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i14611417_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \sine_gen/n27032_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_100 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \sine_gen/address2[4]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40098 \sine_gen/Mux_22_i364_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x11AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_101 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40099 \sine_gen/n27026_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \sine_gen/Mux_22_i333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xADB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_102 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \sine_gen/Mux_40_i3930_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40102 \sine_gen/Mux_36_i2651_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x805F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_104 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_105 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n27020_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \sine_gen.i12879_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xAE51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40105 \sine_gen/address1[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40106 \sine_gen/Mux_16_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0x42DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n27014_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40107 \sine_gen/Mux_16_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x2BC4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n26552_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \sine_gen/Mux_36_i3898_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xEE0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address3[7]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n26360_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_111 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n27008_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_112 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/address2[5]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \sine_gen/Mux_22_i605_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_113 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n25634_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \sine_gen/n27002_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_114 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40114 \sine_gen/n27134_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \sine_gen/address1[5]_bdd_4_lut_45_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x62EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40038 \sine_gen/Mux_30_i2174_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \sine_gen/Mux_30_i2110_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x02AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40117 \sine_gen/Mux_30_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40118 \sine_gen/Mux_30_i2300_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xD1E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_119 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40119 \sine_gen.i12841_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \sine_gen/i11366_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xAA56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \sine_gen/Mux_30_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xC718") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40122 \sine_gen/Mux_30_i604_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \sine_gen/n26996_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xA956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \sine_gen/address1[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40124 \sine_gen/n25400_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xF05C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address1[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \sine_gen/Mux_16_i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x1A9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_125 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40126 \sine_gen/address1[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n26990_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \sine_gen/Mux_30_i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x5A69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address2[6]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \sine_gen/n26984_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address2[5]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \sine_gen/Mux_30_i2396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x599A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n26978_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \sine_gen/i12843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0x10EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_130 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address1[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \sine_gen/Mux_16_i2604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x9CCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40132 \sine_gen/n25664_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \sine_gen/n26972_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address1[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \sine_gen/Mux_16_i2667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xA4F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_133 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n26966_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40135 \sine_gen/Mux_16_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xAAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xB4D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address1[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \sine_gen/Mux_12_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x8C39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_135 ( input D0, C0, B0, A0, output F0 );

  lut40033 \sine_gen/n26960_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_136 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \sine_gen/address2[5]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/Mux_30_i3419_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_137 ( input D0, C0, B0, A0, output F0 );

  lut40137 \sine_gen/n26954_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40138 \sine_gen/n26432_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40061 \sine_gen/address2[4]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address3[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \sine_gen/n27428_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xB5B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_141 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n26948_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_142 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address3[5]_bdd_4_lut_65 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \sine_gen/Mux_36_i221_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_143 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18818_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \sine_gen/n26942_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40142 \sine_gen/address2[4]_bdd_4_lut_18_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40143 \sine_gen/Mux_26_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0x5F88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_145 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n27200_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n26534_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_146 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \sine_gen/i18908_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \sine_gen/Mux_8_i4025_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xBF15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x7744") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_148 ( input D0, C0, B0, A0, output F0 );

  lut40049 \sine_gen/address2[5]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_149 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26936_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \sine_gen/i12795_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x5FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n25484_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \sine_gen/Mux_44_i3612_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x4EE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_151 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \sine_gen/i3_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \sine_gen/Mux_40_i1882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x0011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFE11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \sine_gen/i18318_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \sine_gen/Mux_40_i1835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0x99F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_154 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/address3[5]_bdd_4_lut_64 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40155 \sine_gen/n26930_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \sine_gen/Mux_36_i317_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_156 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/Mux_36_i4088_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \sine_gen/i13714_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_157 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40159 \sine_gen/i12868_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \sine_gen/address3[5]_bdd_4_lut_50 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_158 ( input D0, C0, B0, A0, output F0 );

  lut40049 \sine_gen/address2[5]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_159 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26924_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_160 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/address3[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_161 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \sine_gen/n26918_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \sine_gen/i18848_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xD1D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address2[5]_bdd_4_lut_28 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40163 \sine_gen.Mux_22_i2427_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/n26912_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \sine_gen/i12803_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x31EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_164 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40166 \sine_gen/i12773_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \sine_gen/i10960_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xCD32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40168 \sine_gen/Mux_16_i2301_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \sine_gen/Mux_16_i2300_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40170 \sine_gen/Mux_16_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \sine_gen/Mux_16_i2110_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_168 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_169 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n26906_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_170 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_171 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n26900_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_172 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40089 \sine_gen/address1[4]_bdd_4_lut_7_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \sine_gen/Mux_8_i699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n25838_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n26258_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n25850_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40174 \sine_gen/n26444_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xF1C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_175 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address1[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40175 \sine_gen/Mux_8_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x3234") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/n26894_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40049 \sine_gen/address3[5]_bdd_4_lut_63 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40014 \sine_gen/n26888_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \sine_gen/address1[4]_bdd_4_lut_23 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address3[5]_bdd_4_lut_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \sine_gen/Mux_36_i987_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_181 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18822_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/n26882_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40095 \sine_gen/address3[5]_bdd_4_lut_61 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \sine_gen/Mux_36_i1244_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_183 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n26876_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40180 \sine_gen/Mux_8_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40181 \sine_gen/i12733_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x40BF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40182 \sine_gen/Mux_8_i2779_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40183 \sine_gen/i18501_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_187 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_8_i605_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40185 \sine_gen/Mux_8_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x1FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_188 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40186 \sine_gen/Mux_40_i2301_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/Mux_40_i2300_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40187 \sine_gen/Mux_40_i2299_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40188 \sine_gen/i13701_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xE0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_190 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address3[5]_bdd_4_lut_60 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \sine_gen/Mux_36_i1403_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_191 ( input D0, C0, B0, A0, output F0 );

  lut40046 \sine_gen/n26870_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40190 \sine_gen/address2[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \sine_gen/i18870_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_193 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address2[7]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n26864_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \sine_gen/i18311_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \sine_gen/Mux_44_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x22F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xAB44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40040 \sine_gen/address3[5]_bdd_4_lut_59 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \sine_gen/Mux_36_i1309_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_197 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40105 \sine_gen/address3[7]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \sine_gen/n26858_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_198 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \sine_gen/i19213_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \sine_gen/i12943_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x33F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_199 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \sine_gen/i12939_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40197 \sine_gen/i13467_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xF3E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_200 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40198 \sine_gen/i19174_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \sine_gen/i12947_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x22FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_201 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40200 \sine_gen/i12933_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40120 \sine_gen/i13551_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xDDD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_202 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 \sine_gen/i19189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40202 \sine_gen/i12953_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x7575") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x8988") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_203 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40203 \sine_gen/i12925_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \sine_gen/i13556_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_204 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_205 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n26852_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \sine_gen.i12743_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xCC39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40206 \sine_gen/n26846_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \sine_gen/address1[4]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF1A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address3[5]_bdd_4_lut_58 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \sine_gen.i12966_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n26840_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40209 \sine_gen/i12864_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \sine_gen/address3[5]_bdd_4_lut_57 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \sine_gen.Mux_36_i2427_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40036 \sine_gen/n26834_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \sine_gen/i12871_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x7566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address1[7]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n25586_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_213 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n26828_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \sine_gen/n26570_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40126 \sine_gen/address1[5]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40212 \sine_gen/i18504_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_215 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_8_i955_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40214 \sine_gen/Mux_8_i1165_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xAD55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_216 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address2[6]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \sine_gen/Mux_30_i3834_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n26822_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n26102_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_218 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/address1[7]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n26816_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \sine_gen/n27146_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_220 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_26_i2301_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \sine_gen/Mux_26_i2300_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_221 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40217 \sine_gen/Mux_26_i2299_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40218 \sine_gen/i13550_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xB784") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_222 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_223 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n26810_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_224 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address2[4]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40219 \sine_gen/Mux_22_i109_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xCBCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_225 ( input D0, C0, B0, A0, output F0 );

  lut40092 \sine_gen/n26804_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \sine_gen/Mux_26_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x85E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n26798_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40221 \sine_gen/Mux_26_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x5D59") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_228 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address1[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40222 \sine_gen/Mux_8_i364_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0x0F50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26792_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \sine_gen/Mux_8_i333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40224 \sine_gen/Mux_26_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40225 \sine_gen/i17573_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xCC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_231 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \sine_gen/address2[4]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40226 \sine_gen/i12408_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_232 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[5]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_233 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n26786_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address3[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40227 \sine_gen/Mux_44_i1451_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xD336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26780_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \sine_gen/Mux_44_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x3664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40229 \sine_gen/Mux_36_i1914_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40230 \sine_gen/i13589_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_237 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40231 \sine_gen/i18228_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40232 \sine_gen/Mux_36_i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xF505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x5F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/address2[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40233 \sine_gen/Mux_22_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x1C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_239 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n26774_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_240 ( input D0, C0, B0, A0, output F0 );

  lut40028 \sine_gen/address2[5]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n27080_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \sine_gen/n26768_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_242 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/address1[5]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \sine_gen/Mux_8_i860_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40155 \sine_gen/n26762_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \sine_gen/Mux_8_i732_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_244 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_245 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n26756_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_246 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[5]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_247 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n26744_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_248 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address1[5]_bdd_4_lut_42 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address1[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \sine_gen/n26738_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_250 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \sine_gen/address2[8]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \sine_gen/i17712_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_251 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n26732_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i17708_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40236 \sine_gen/n26726_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \sine_gen/address1[4]_bdd_4_lut_20_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x72AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address3[5]_bdd_4_lut_56 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40238 \sine_gen/Mux_36_i3164_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_255 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40239 \sine_gen/i14027_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \sine_gen/n26720_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x11BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_256 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_55 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40126 \sine_gen/address3[7]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \sine_gen/n26714_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address1[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40240 \sine_gen/i12747_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x222E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_259 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \sine_gen/i19152_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40242 \sine_gen/i13513_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address1[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40243 \sine_gen/Mux_16_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x346C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_261 ( input D0, C0, B0, A0, output F0 );

  lut40033 \sine_gen/n26702_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40244 \sine_gen/Mux_22_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0x13FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_263 ( input D0, C0, B0, A0, output F0 );

  lut40245 \sine_gen/n26696_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xF03A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_264 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_21 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_265 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n27188_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \sine_gen/n26690_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_266 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40112 \sine_gen/address1[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40246 \sine_gen/Mux_8_i220_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xB9B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_267 ( input D0, C0, B0, A0, output F0 );

  lut40123 \sine_gen/n26678_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address1[4]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \sine_gen/Mux_12_i1931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x0F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n25688_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \sine_gen/n26672_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address2[6]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40248 \sine_gen/i18030_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xD872") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26666_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40046 \sine_gen/n25478_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_272 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address2[4]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \sine_gen/i12218_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_273 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address2[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \sine_gen/n26654_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_274 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[6]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n26648_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \sine_gen/i18392_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_276 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address3[8]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i18756_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40144 \sine_gen/n26642_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40250 \sine_gen/i18983_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_278 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \sine_gen/Mux_22_i1914_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40252 \sine_gen/i13532_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x8D88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address1[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40253 \sine_gen/Mux_8_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xAA89") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_281 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n26636_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40254 \sine_gen/Mux_8_i2700_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x66EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_282 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \sine_gen/i17816_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40256 \sine_gen/i13588_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xE222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_283 ( input D1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40257 \sine_gen/i19247_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \sine_gen/Mux_36_i2700_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x5FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_284 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_285 ( input D0, C0, B0, A0, output F0 );

  lut40013 \sine_gen/n26624_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_286 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[6]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26612_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 \sine_gen/n27218_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_288 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address2[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_289 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26606_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40011 \sine_gen/n26600_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \sine_gen/address1[4]_bdd_4_lut_14 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address3[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40259 \sine_gen/Mux_40_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n27350_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40172 \sine_gen/n26594_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_294 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address2[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_295 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26588_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_296 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[8]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_297 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n26582_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \sine_gen/i17810_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26156_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \sine_gen/i18134_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address3[4]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \sine_gen/Mux_36_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_300 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_41 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_301 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26576_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_302 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_40 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_304 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \sine_gen/address2[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/i18996_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_305 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n26546_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \sine_gen/i18989_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/n26528_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \sine_gen/address2[4]_bdd_4_lut_17_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xFD0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_308 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address1[8]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_309 ( input D0, C0, B0, A0, output F0 );

  lut40137 \sine_gen/n26510_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address2[4]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40264 \sine_gen/Mux_30_i3945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x204F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_311 ( input D0, C0, B0, A0, output F0 );

  lut40046 \sine_gen/n26504_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_312 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address1[8]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xF588") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_313 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address1[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n26498_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address1[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40266 \sine_gen/Mux_16_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26492_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40267 \sine_gen/i12761_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x336C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_316 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \sine_gen/address3[8]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i18408_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address3[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \sine_gen/n26486_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_318 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_8_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 \sine_gen/Mux_8_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x7E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40270 \sine_gen/i12787_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \sine_gen/i18158_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xBF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address3[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \sine_gen/Mux_40_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x1C71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address3[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \sine_gen/n26474_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_322 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/i18156_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \sine_gen/Mux_8_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xA105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_323 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address1[5]_bdd_4_lut_26 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \sine_gen/i18159_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address2[4]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40276 \sine_gen/Mux_26_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n26468_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40277 \sine_gen/Mux_30_i3467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xB554") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address1[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40278 \sine_gen/Mux_8_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x2664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_327 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_8_i221_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \sine_gen/n26462_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40279 \sine_gen/i18168_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40280 \sine_gen/Mux_8_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xD1F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x3E7C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address1[5]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40281 \sine_gen.i12999_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n26456_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40282 \sine_gen/i12727_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0x58F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \sine_gen/Mux_26_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0x562A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n25418_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \sine_gen/n26450_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address1[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40284 \sine_gen/Mux_16_i1898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_335 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i14317270_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \sine_gen/n26438_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n25754_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \sine_gen/n26426_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_338 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address3[5]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/Mux_40_i3450_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_339 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \sine_gen/n26420_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \sine_gen/Mux_40_i3356_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_340 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[5]_bdd_4_lut_37 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_341 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18740_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \sine_gen/n26414_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_342 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_48 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_343 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n27326_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \sine_gen/n26408_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_344 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[5]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_345 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n26402_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_346 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18167_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \sine_gen/Mux_8_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xE0C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address1[5]_bdd_4_lut_29 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40288 \sine_gen/i18236_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address1[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40289 \sine_gen/Mux_8_i443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xF10F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_349 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26396_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26390_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \sine_gen/n27194_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_352 ( input D0, C0, B0, A0, output F0 );

  lut40290 \sine_gen/address3[5]_bdd_4_lut_47 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_353 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n26384_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i17825_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \sine_gen/i18239_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40291 \sine_gen/Mux_16_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xAA52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_356 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address3[5]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \sine_gen/i18479_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_357 ( input D0, C0, B0, A0, output F0 );

  lut40013 \sine_gen/n26378_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_358 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_359 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26372_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_360 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i18132_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40293 \sine_gen/Mux_8_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0x1E3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_361 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address1[5]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40294 \sine_gen/i18234_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x8DDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_362 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_44 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address3[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \sine_gen/i18150_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xDF13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_365 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_40_i3961_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40297 \sine_gen/Mux_36_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0x0F7A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_366 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_43 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address3[7]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \sine_gen/n26354_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_368 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_42 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_369 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n26348_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_370 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_41 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n26150_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40085 \sine_gen/n26342_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address3[5]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \sine_gen/Mux_40_i507_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_373 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18495_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \sine_gen/n26336_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_374 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[5]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_375 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18741_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \sine_gen/n26330_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40299 \sine_gen/i18233_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40300 \sine_gen/Mux_8_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0x9313") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_378 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address3[5]_bdd_4_lut_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_379 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26324_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_380 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address3[5]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40302 \sine_gen/i12883_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n27056_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \sine_gen/n26318_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_382 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address3[4]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40303 \sine_gen/Mux_40_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_383 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i14449336_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \sine_gen/n26306_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_384 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address3[7]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \sine_gen/n26294_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_387 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address2[5]_bdd_4_lut_42 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_388 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_389 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n25976_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \sine_gen/n26288_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_390 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address3[5]_bdd_4_lut_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_391 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n26282_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40304 \sine_gen/i19192_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xF4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \sine_gen/address3[5]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40305 \sine_gen/i18339_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0xACA3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_393 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n26276_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40306 \sine_gen/i18320_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_394 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \sine_gen/address3[5]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i15920_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_395 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n26270_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_396 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address1[6]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \sine_gen/i18354_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_397 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40134 \sine_gen/n26264_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i18344_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_398 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address1[4]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40308 \sine_gen/Mux_8_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0xBD55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_399 ( input D0, C0, B0, A0, output F0 );

  lut40273 \sine_gen/n26252_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/n26246_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40309 \sine_gen.i13678_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_402 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address1[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40310 \sine_gen/Mux_8_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xD552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_403 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26240_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_404 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \sine_gen/address3[5]_bdd_4_lut_31 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \sine_gen/i17999_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_405 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n26234_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_406 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \sine_gen/address3[5]_bdd_4_lut_30 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40311 \sine_gen/i18330_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_407 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n26228_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_408 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address1[5]_bdd_4_lut_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_409 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26222_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_410 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_29 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_411 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26216_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_413 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n26114_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40260 \sine_gen/i18230_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_414 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_415 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address3[7]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n26210_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_416 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_27 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_417 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n25766_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \sine_gen/n26204_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_418 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address3[5]_bdd_4_lut_26 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_419 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n26198_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_420 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40312 \sine_gen/Mux_12_i3993_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40313 \sine_gen/Mux_8_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0x8989") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0x7AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_421 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address1[5]_bdd_4_lut_49 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40314 \sine_gen.Mux_8_i2427_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_422 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address3[5]_bdd_4_lut_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18083_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_423 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n26192_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40315 \sine_gen/i18227_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0x7722") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n26162_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40316 \sine_gen/Mux_40_i3994_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_425 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40317 \sine_gen/i13775_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40318 \sine_gen/Mux_40_i3993_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0x7F7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0xCC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_426 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_8_i2396_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40319 \sine_gen/Mux_8_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0x666E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_427 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40320 \sine_gen/i18792_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40321 \sine_gen/Mux_8_i2810_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0xFCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_428 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_429 ( input D0, C0, B0, A0, output F0 );

  lut40013 \sine_gen/n26186_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_430 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address3[5]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \sine_gen/i18069_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_431 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n26180_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_432 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40322 \sine_gen/n26174_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \sine_gen/address3[4]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_434 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/address3[4]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40323 \sine_gen/Mux_36_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xE07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_435 ( input D0, C0, B0, A0, output F0 );

  lut40046 \sine_gen/n26168_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_436 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \sine_gen/address3[5]_bdd_4_lut_22 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40140 \sine_gen/Mux_40_i4057_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_440 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40324 \sine_gen/address3[7]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40141 \sine_gen/n26060_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40325 \sine_gen/Mux_40_i4025_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40326 \sine_gen/Mux_40_i4024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0xF011") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x3776") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_444 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address3[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40327 \sine_gen/Mux_36_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x8E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_445 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n26144_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_446 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address2[4]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40328 \sine_gen/Mux_26_i364_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0xD9B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_447 ( input D0, C0, B0, A0, output F0 );

  lut40092 \sine_gen/n26138_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_448 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address3[5]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/i18249_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_449 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18396_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \sine_gen/n26132_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_450 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_451 ( input D0, C0, B0, A0, output F0 );

  lut40033 \sine_gen/n26126_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_452 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address1[5]_bdd_4_lut_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_453 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i17811_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \sine_gen/n26120_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_456 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address3[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/Mux_44_i252_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_457 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n26108_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_458 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \sine_gen/Mux_36_i3961_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40329 \sine_gen/i13688_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xEA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_459 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40330 \sine_gen/Mux_36_i4025_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40331 \sine_gen/i1_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x55FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_460 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40247 \sine_gen/Mux_26_i1931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_462 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40332 \sine_gen/i18489_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40333 \sine_gen/Mux_8_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x8B8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0x7870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_463 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40334 \sine_gen/i18498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40335 \sine_gen/Mux_8_i1914_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0xBA10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_464 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address1[5]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_465 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n26096_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \sine_gen/i18212_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_466 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \sine_gen/Mux_22_i3961_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40336 \sine_gen/i13577_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_467 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40337 \sine_gen/i18542_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40338 \sine_gen/Mux_22_i3228_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0xE0EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x03AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address3[4]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40339 \sine_gen/Mux_40_i923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xF817") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_469 ( input D0, C0, B0, A0, output F0 );

  lut40123 \sine_gen/n26090_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_470 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_471 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n26084_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_472 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40014 \sine_gen/n26078_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40340 \sine_gen/address2[4]_bdd_4_lut_10_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x6CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_475 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n26072_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \sine_gen/n25928_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_477 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n26066_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_478 ( input D0, C0, B0, A0, output F0 );

  lut40341 \sine_gen/address3[5]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_480 ( input D0, C0, B0, A0, output F0 );

  lut40049 \sine_gen/address1[5]_bdd_4_lut_28 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_481 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i17820_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/n26054_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_482 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address1[5]_bdd_4_lut_27 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40307 \sine_gen/i18267_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_483 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \sine_gen/n26048_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40342 \sine_gen/i18152_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x0CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_485 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n26042_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \sine_gen/i18155_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_486 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address1[5]_bdd_4_lut_25 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_487 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i17883_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \sine_gen/n26036_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_488 ( input D0, C0, B0, A0, output F0 );

  lut40344 \sine_gen/address3[5]_bdd_4_lut_16 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_489 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18984_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \sine_gen/n26030_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_490 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_491 ( input D0, C0, B0, A0, output F0 );

  lut40008 \sine_gen/n26024_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address1[5]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40345 \sine_gen/i18140_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0xFC77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_493 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address1[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \sine_gen/n26018_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address2[4]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40346 \sine_gen/Mux_26_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x7781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_495 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address2[6]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 \sine_gen/n26012_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_496 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address2[3]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40347 \sine_gen/i12975_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x15A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_497 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n26006_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \sine_gen/Mux_30_i172_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address3[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \sine_gen/i18096_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_499 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n26000_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40292 \sine_gen/i18080_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_500 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40349 \sine_gen/Mux_12_i2427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40350 \sine_gen/i13509_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0xAA3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_501 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18200_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40351 \sine_gen/Mux_12_i2426_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xF078") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_502 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18101_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40352 \sine_gen/i13569_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_504 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/n25454_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40353 \sine_gen/Mux_22_i3898_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xCF8B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_506 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40014 \sine_gen/n25994_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \sine_gen/address2[4]_bdd_4_lut_8_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_508 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18341_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40354 \sine_gen/Mux_40_i2426_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0x9CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_509 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40355 \sine_gen/Mux_40_i2427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40356 \sine_gen/i13707_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0x8BB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x88CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_510 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \sine_gen/address3[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40357 \sine_gen/i18474_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xDD11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_511 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n25988_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40358 \sine_gen/i18065_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_512 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40359 \sine_gen/i12801_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40360 \sine_gen/i12983_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x80F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_514 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address2[5]_bdd_4_lut_16 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40361 \sine_gen/i18414_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0x8D8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_515 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i17766_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \sine_gen/n25982_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_516 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[7]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_518 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address2[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40362 \sine_gen/i18432_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_519 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40134 \sine_gen/n25970_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \sine_gen/i18086_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_520 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address3[7]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n25808_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_521 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18447_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/n25964_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_522 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40363 \sine_gen/i17793_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40364 \sine_gen/i12336_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0x3366") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_524 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40365 \sine_gen/i18450_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_525 ( input D0, C0, B0, A0, output F0 );

  lut40021 \sine_gen/n25958_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_526 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address2[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_527 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18807_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \sine_gen/n25952_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_528 ( input D0, C0, B0, A0, output F0 );

  lut40176 \sine_gen/address1[5]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_529 ( input D0, C0, B0, A0, output F0 );

  lut40179 \sine_gen/n25946_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address1[6]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40250 \sine_gen/i18459_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_531 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \sine_gen/n25940_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 \sine_gen/i18419_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_532 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address1[5]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40306 \sine_gen/i18516_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_533 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40011 \sine_gen/n25934_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \sine_gen/i18060_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_534 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n25832_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 \sine_gen/Mux_44_i2174_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0x66F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_535 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40367 \sine_gen/Mux_44_i2110_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \sine_gen/i12876_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0x444C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_536 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address3[5]_bdd_4_lut_13 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_538 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address3[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40369 \sine_gen/i12424_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0x9336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_539 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i14455339_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \sine_gen/n25922_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address2[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40370 \sine_gen/i18543_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0xFA33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_541 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i17772_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \sine_gen/n25916_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_542 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[5]_bdd_4_lut_20 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_543 ( input D0, C0, B0, A0, output F0 );

  lut40013 \sine_gen/n25910_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_544 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \sine_gen/address3[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \sine_gen/n25904_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_545 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40371 \sine_gen/address3[5]_bdd_4_lut_12_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40372 \sine_gen/i12965_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x64EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xC837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_547 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18794_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \sine_gen/n25898_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_548 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address2[5]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \sine_gen/i15908_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_549 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n25892_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40373 \sine_gen/i17996_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address2[4]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40374 \sine_gen/i12382_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0x871E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_551 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n25886_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40375 \sine_gen/Mux_26_i1101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xE38F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_552 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40376 \sine_gen/Mux_22_i2843_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40351 \sine_gen/Mux_26_i2426_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x8037") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_553 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \sine_gen/Mux_26_i2427_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40377 \sine_gen/i13607_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0x8A8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_554 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address1[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40378 \sine_gen/Mux_12_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0x1E70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_555 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n25724_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \sine_gen/n25880_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_557 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40379 \sine_gen/i18029_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40380 \sine_gen/Mux_26_i1947_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x72D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_558 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_559 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17690_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \sine_gen/n25874_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_560 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_561 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \sine_gen/i18755_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \sine_gen/n25868_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_563 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n25862_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_564 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_565 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17709_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \sine_gen/n25856_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_566 ( input D0, C0, B0, A0, output F0 );

  lut40382 \sine_gen/address1[6]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_568 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address3[5]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_569 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n25844_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_570 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address1[6]_bdd_4_lut_9 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/i18336_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address2[4]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40383 \sine_gen/Mux_26_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0x64CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_575 ( input D0, C0, B0, A0, output F0 );

  lut40137 \sine_gen/n25826_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_576 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_577 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \sine_gen/n25820_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 \sine_gen/i18347_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0xBB11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_578 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address2[5]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/Mux_22_i1403_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_579 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \sine_gen/n25814_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40311 \sine_gen/Mux_22_i1309_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_580 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address3[5]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40385 \sine_gen/i12903_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_583 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40386 \sine_gen/i12785_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40387 \sine_gen/i12330_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x66AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_584 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address1[8]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i17889_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_585 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \sine_gen/n25796_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \sine_gen/i17882_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_586 ( input D0, C0, B0, A0, output F0 );

  lut40049 \sine_gen/address1[5]_bdd_4_lut_19 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_587 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18777_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \sine_gen/n25790_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_588 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address3[4]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40388 \sine_gen.i13909_1_lut_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0x5557") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_589 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/n25784_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40389 \sine_gen/Mux_36_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_590 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address3[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40390 \sine_gen.i17859_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x77F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_591 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18861_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \sine_gen/n25778_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_592 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address2[5]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_593 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n25772_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40391 \sine_gen/i12811_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xCC63") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_594 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address3[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/Mux_44_i3067_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_596 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address1[6]_bdd_4_lut_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/i15929_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_597 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n25760_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \sine_gen/n27110_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_598 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[7]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_600 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40392 \sine_gen/Mux_44_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40393 \sine_gen/Mux_44_i2300_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xB1E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xF5E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_602 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address3[5]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40394 \sine_gen/Mux_44_i2396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x65A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_603 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n25748_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40395 \sine_gen/i12911_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0x3633") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_605 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n25742_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_606 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_607 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n27494_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \sine_gen/n25736_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_608 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40396 \sine_gen/i12981_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \sine_gen/i12808_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0xA955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_610 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address1[5]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40189 \sine_gen/Mux_12_i3450_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_611 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n25730_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_612 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address1[6]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \sine_gen/n25376_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_614 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address1[5]_bdd_4_lut_17 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 \sine_gen/i17856_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_615 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17865_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \sine_gen/n25718_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_616 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40322 \sine_gen/n25706_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \sine_gen/address2[4]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_618 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_619 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n25700_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_620 ( input D0, C0, B0, A0, output F0 );

  lut40273 \sine_gen/n25694_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_621 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40089 \sine_gen/address2[4]_bdd_4_lut_4_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40399 \sine_gen/i19243_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0x363C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_622 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \sine_gen/address1[6]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40400 \sine_gen/Mux_16_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xF055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_625 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40011 \sine_gen/n25682_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \sine_gen/Mux_12_i3643_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_626 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40401 \sine_gen/Mux_36_i3163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40402 \sine_gen/Mux_36_i3290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xA811") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_628 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \sine_gen/address1[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/i15941_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_629 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n25676_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \sine_gen/n27098_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_632 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address1[5]_bdd_4_lut_15 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40250 \sine_gen/i18758_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_633 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n25670_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_636 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/address3[4]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40403 \sine_gen/Mux_44_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0x7E85") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_637 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i14953588_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \sine_gen/n25658_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_638 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_36_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 \sine_gen/Mux_36_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_639 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40405 \sine_gen/i18321_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40306 \sine_gen/i17858_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xDE12") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_640 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40072 \sine_gen/i17817_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40406 \sine_gen/Mux_36_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0x8813") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_642 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address1[5]_bdd_4_lut_14 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40358 \sine_gen/Mux_12_i3961_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_643 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40149 \sine_gen/n25652_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40407 \sine_gen/i19194_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_644 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_645 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n25646_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_646 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \sine_gen/address1[5]_bdd_4_lut_13 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \sine_gen/i15938_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_647 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n25640_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \sine_gen/i17786_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_648 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address2[7]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40110 \sine_gen/n27224_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_650 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40024 \sine_gen/address1[5]_bdd_4_lut_12 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 \sine_gen/i17792_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_651 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40144 \sine_gen/n25628_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40408 \sine_gen/i18488_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0x44EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_652 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address1[7]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_653 ( input D0, C0, B0, A0, output F0 );

  lut40137 \sine_gen/n25622_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_654 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[5]_bdd_4_lut_11 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_655 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17795_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40085 \sine_gen/n25616_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_656 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40091 \sine_gen/address3[5]_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40409 \sine_gen/i17745_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0xE0EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_657 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18882_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \sine_gen/n25610_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_658 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40019 \sine_gen/address1[5]_bdd_4_lut_10 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/Mux_12_i4057_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_659 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18720_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \sine_gen/n25604_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_660 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address2[8]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_661 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n25598_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40410 \sine_gen/i12895_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40411 \sine_gen/Mux_36_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x3C78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0x7FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_664 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40126 \sine_gen/address2[6]_bdd_4_lut_11 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 \sine_gen/n27512_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_665 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n25592_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_666 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_9 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_668 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40413 \sine_gen/Mux_36_i2810_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40414 \sine_gen/Mux_36_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xFAD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_671 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n25580_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40137 \sine_gen/n27164_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_672 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address2[6]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_673 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40084 \sine_gen/n25574_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40415 \sine_gen/i17900_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_674 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address1[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40416 \sine_gen/Mux_12_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x83F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_675 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \sine_gen/Mux_12_i893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40273 \sine_gen/n27560_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_676 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address1[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40417 \sine_gen/Mux_12_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x2B39") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_677 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n27548_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40418 \sine_gen/Mux_12_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x7363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_678 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address1[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40419 \sine_gen/Mux_16_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0x695A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_679 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n27542_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40420 \sine_gen/Mux_16_i2955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x4A56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n25568_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40123 \sine_gen/n27248_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_682 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40014 \sine_gen/n27536_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40421 \sine_gen/address2[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_684 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40236 \sine_gen/n27530_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40160 \sine_gen/address3[4]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_687 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n25562_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40422 \sine_gen/n27236_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_688 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address1[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40423 \sine_gen/Mux_12_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0xF50E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_689 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/n27524_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40424 \sine_gen/Mux_16_i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x3931") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_690 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40043 \sine_gen/address2[5]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \sine_gen/Mux_22_i860_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_691 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40062 \sine_gen/n27518_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \sine_gen/Mux_22_i732_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_692 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40425 \sine_gen/i18413_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40426 \sine_gen/Mux_22_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x8707") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_694 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40427 \sine_gen.Mux_22_i2779_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40428 \sine_gen/i18449_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xDC54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_695 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18077_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40429 \sine_gen/Mux_22_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xF081") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_699 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40430 \sine_gen/n27506_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \sine_gen/n27482_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_700 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \sine_gen/address3[5]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \sine_gen/Mux_44_i3419_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_701 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n25550_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_702 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40431 \sine_gen/n27500_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40265 \sine_gen/address2[4]_bdd_4_lut_54 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_704 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address1[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_706 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[6]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_707 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40144 \sine_gen/n25544_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n27152_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_708 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_53 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40432 \sine_gen/Mux_26_i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0xB226") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_709 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address2[6]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \sine_gen/n27488_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_710 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address2[4]_bdd_4_lut_52 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40433 \sine_gen/Mux_26_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0x8E3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_712 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_8 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_713 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n25538_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address2[4]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40434 \sine_gen/Mux_26_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0x17C1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_715 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address2[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \sine_gen/n27470_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_716 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40431 \sine_gen/n27464_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40435 \sine_gen/address2[4]_bdd_4_lut_50 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_718 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_36_i955_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 \sine_gen/Mux_36_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xB595") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_720 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address2[8]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_721 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n25532_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_722 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40126 \sine_gen/address2[5]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40178 \sine_gen/Mux_26_i380_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_723 ( input D0, C0, B0, A0, output F0 );

  lut40027 \sine_gen/n27458_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_725 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n27452_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_726 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address1[5]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/Mux_16_i252_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_727 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i17789_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \sine_gen/n25526_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_728 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40322 \sine_gen/n27446_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \sine_gen/address2[4]_bdd_4_lut_49 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_730 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address2[5]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40285 \sine_gen/Mux_26_i507_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_731 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17673_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \sine_gen/n27440_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_732 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address1[5]_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40306 \sine_gen/i18837_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_733 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n25520_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_734 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/address2[4]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40438 \sine_gen/Mux_26_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40438 ( input A, B, C, D, output Z );

  LUT4 #("0xF05E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_735 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40036 \sine_gen/n27434_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40439 \sine_gen/Mux_30_i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40439 ( input A, B, C, D, output Z );

  LUT4 #("0x5585") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_738 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_36_i605_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40440 \sine_gen/Mux_36_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40440 ( input A, B, C, D, output Z );

  LUT4 #("0x4A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_740 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address2[4]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40441 \sine_gen/i13601_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40441 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_741 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n25466_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n27422_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_742 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address3[4]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40442 \sine_gen/Mux_40_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40442 ( input A, B, C, D, output Z );

  LUT4 #("0x466A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_743 ( input D0, C0, B0, A0, output F0 );

  lut40273 \sine_gen/n25514_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_744 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \sine_gen/i19158_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40443 \sine_gen/i13611_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40443 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_745 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18108_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40444 \sine_gen/i12815_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40444 ( input A, B, C, D, output Z );

  LUT4 #("0x3704") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_746 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40445 \sine_gen/Mux_26_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40445 ( input A, B, C, D, output Z );

  LUT4 #("0x1F81") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_747 ( input D0, C0, B0, A0, output F0 );

  lut40145 \sine_gen/n27416_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40446 \sine_gen/i18149_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40447 \sine_gen/Mux_36_i2779_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40446 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40447 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_749 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40448 \sine_gen/address3[4]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40449 \sine_gen/i13683_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40448 ( input A, B, C, D, output Z );

  LUT4 #("0x6E2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40449 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_750 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[5]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_751 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17790_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \sine_gen/n25508_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_752 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \sine_gen/address2[4]_bdd_4_lut_45 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40450 \sine_gen/Mux_26_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40450 ( input A, B, C, D, output Z );

  LUT4 #("0x81FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_753 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i14539381_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \sine_gen/n27410_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40451 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_754 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address3[4]_bdd_4_lut_24 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40452 \sine_gen/Mux_40_i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40452 ( input A, B, C, D, output Z );

  LUT4 #("0xD452") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_755 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_40_i765_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \sine_gen/n27404_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_756 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[6]_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_757 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \sine_gen/n25502_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40453 \sine_gen/i18107_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40453 ( input A, B, C, D, output Z );

  LUT4 #("0xF066") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_758 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address3[4]_bdd_4_lut_23 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40454 \sine_gen/Mux_40_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40454 ( input A, B, C, D, output Z );

  LUT4 #("0xB364") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_759 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/Mux_40_i893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 \sine_gen/n27398_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_760 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40455 \sine_gen/Mux_36_i2301_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40456 \sine_gen/i12869_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40455 ( input A, B, C, D, output Z );

  LUT4 #("0xE2D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40456 ( input A, B, C, D, output Z );

  LUT4 #("0x08F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_762 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40099 \sine_gen/n27392_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40301 \sine_gen/address3[4]_bdd_4_lut_22 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_764 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address3[4]_bdd_4_lut_21 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40457 \sine_gen/Mux_44_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40457 ( input A, B, C, D, output Z );

  LUT4 #("0x2DD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_765 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40149 \sine_gen/n27386_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40458 \sine_gen/Mux_44_i2955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40458 ( input A, B, C, D, output Z );

  LUT4 #("0x519A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_766 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address1[5]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_767 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n25496_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_768 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_44 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40459 \sine_gen/Mux_26_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40459 ( input A, B, C, D, output Z );

  LUT4 #("0xCB33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_769 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address2[6]_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40092 \sine_gen/n27380_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_770 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_43 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40460 \sine_gen/Mux_22_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40460 ( input A, B, C, D, output Z );

  LUT4 #("0x81EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_771 ( input D0, C0, B0, A0, output F0 );

  lut40273 \sine_gen/n27374_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_772 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_773 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n27260_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \sine_gen/n25490_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_774 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address3[4]_bdd_4_lut_20 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40461 \sine_gen/Mux_40_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40461 ( input A, B, C, D, output Z );

  LUT4 #("0xBB54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_775 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40155 \sine_gen/n27368_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40462 \sine_gen/Mux_44_i3993_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40462 ( input A, B, C, D, output Z );

  LUT4 #("0x08F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_776 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_42 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40339 \sine_gen/Mux_26_i923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_777 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n25430_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n27362_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_778 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40463 \sine_gen/Mux_26_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40463 ( input A, B, C, D, output Z );

  LUT4 #("0x07E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_779 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40007 \sine_gen/n27356_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40464 \sine_gen/Mux_26_i908_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40464 ( input A, B, C, D, output Z );

  LUT4 #("0x11E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_781 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40465 \sine_gen/i19234_1_lut_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40466 \sine_gen.i18813_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40465 ( input A, B, C, D, output Z );

  LUT4 #("0xF00F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40466 ( input A, B, C, D, output Z );

  LUT4 #("0x8D27") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_783 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40467 \sine_gen/address3[5]_bdd_4_lut_3_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40468 \sine_gen/i17601_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40467 ( input A, B, C, D, output Z );

  LUT4 #("0x74CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40468 ( input A, B, C, D, output Z );

  LUT4 #("0x807F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_787 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40469 \sine_gen/Mux_8_i3450_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40470 \sine_gen/i13483_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40469 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40470 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_788 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18485_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 \sine_gen/Mux_22_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_790 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/address3[4]_bdd_4_lut_19 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40471 \sine_gen/Mux_40_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40471 ( input A, B, C, D, output Z );

  LUT4 #("0x5781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_791 ( input D0, C0, B0, A0, output F0 );

  lut40123 \sine_gen/n27344_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_794 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address1[8]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40250 \sine_gen/i17832_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_795 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \sine_gen/address1[10]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \sine_gen/n27338_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_796 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address2[4]_bdd_4_lut_40 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40472 \sine_gen/Mux_26_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40472 ( input A, B, C, D, output Z );

  LUT4 #("0x9E18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_797 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40011 \sine_gen/n25406_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \sine_gen/n27332_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_798 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40473 \sine_gen/i18075_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40373 \sine_gen/i18087_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40473 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_799 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_26_i3898_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40474 \sine_gen/Mux_22_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40474 ( input A, B, C, D, output Z );

  LUT4 #("0xFA01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_800 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40475 \sine_gen/Mux_22_i2810_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40476 \sine_gen/Mux_22_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40475 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40476 ( input A, B, C, D, output Z );

  LUT4 #("0x57AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_804 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_805 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \sine_gen/address2[7]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \sine_gen/n25472_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address1[4]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40477 \sine_gen/Mux_16_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40477 ( input A, B, C, D, output Z );

  LUT4 #("0x4CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_807 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40011 \sine_gen/n27320_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40478 \sine_gen/Mux_16_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40478 ( input A, B, C, D, output Z );

  LUT4 #("0x93B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_810 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address2[5]_bdd_4_lut_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_812 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address1[5]_bdd_4_lut_50 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40129 \sine_gen/Mux_16_i2396_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_813 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \sine_gen/n27308_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40479 \sine_gen/i12775_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40479 ( input A, B, C, D, output Z );

  LUT4 #("0x3363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_815 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40155 \sine_gen/n27302_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40480 \sine_gen/i12735_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40480 ( input A, B, C, D, output Z );

  LUT4 #("0x4F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_816 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \sine_gen/i18486_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40481 \sine_gen/Mux_22_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40481 ( input A, B, C, D, output Z );

  LUT4 #("0xC013") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_818 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address1[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40482 \sine_gen/i12767_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40482 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_819 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i18768_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \sine_gen/n25460_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_820 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address2[8]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \sine_gen/i17757_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_821 ( input D0, C0, B0, A0, output F0 );

  lut40172 \sine_gen/n27296_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_822 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40043 \sine_gen/address1[5]_bdd_4_lut_48 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/Mux_16_i3419_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_823 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n27290_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_824 ( input C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40483 \sine_gen/i19154_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40484 \sine_gen/i13711_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40483 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40484 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_826 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_39 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40485 \sine_gen/i12849_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40485 ( input A, B, C, D, output Z );

  LUT4 #("0x8F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_827 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \sine_gen/n27284_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40486 \sine_gen/Mux_30_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40486 ( input A, B, C, D, output Z );

  LUT4 #("0xF10A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_828 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40487 \sine_gen/i262_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \sine_gen/i281_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40487 ( input A, B, C, D, output Z );

  LUT4 #("0xF0DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_833 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \sine_gen/Mux_8_i3961_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40489 \sine_gen/i13488_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40488 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40489 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_834 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address2[5]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40358 \sine_gen/Mux_26_i3450_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_835 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n27278_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \sine_gen/Mux_26_i3356_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_836 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[8]_bdd_4_lut_7 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_837 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40190 \sine_gen/address2[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \sine_gen/n27272_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_838 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40490 \sine_gen/i255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \sine_gen/i274_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40490 ( input A, B, C, D, output Z );

  LUT4 #("0xEEF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_840 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address2[5]_bdd_4_lut_37 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40397 \sine_gen/Mux_22_i1530_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_841 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i17754_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \sine_gen/n27266_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_842 ( input D0, C0, B0, A0, output F0 );

  lut40301 \sine_gen/address2[5]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_843 ( input D0, C0, B0, A0, output F0 );

  lut40110 \sine_gen/n25448_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_844 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40491 \sine_gen.i18225_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40492 \sine_gen/i12853_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40491 ( input A, B, C, D, output Z );

  LUT4 #("0xC535") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40492 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_848 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address3[7]_bdd_4_lut_12 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_849 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n27254_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_850 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40493 \sine_gen/i230_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40494 \sine_gen/i10719_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40493 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40494 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_851 ( input D0, C0, B0, A0, output F0 );

  lut40495 \sine_gen/i219_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40495 ( input A, B, C, D, output Z );

  LUT4 #("0x0437") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_852 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_38 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40496 \sine_gen.i12985_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40496 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_854 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i14485354_i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \sine_gen/n25442_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_858 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40497 \sine_gen/n27242_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40498 \sine_gen/address2[4]_bdd_4_lut_37_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40497 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40498 ( input A, B, C, D, output Z );

  LUT4 #("0xC5F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_860 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40024 \sine_gen/address2[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40499 \sine_gen/Mux_22_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40499 ( input A, B, C, D, output Z );

  LUT4 #("0x3234") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_862 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address3[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40500 \sine_gen/Mux_44_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40500 ( input A, B, C, D, output Z );

  LUT4 #("0x3C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_863 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i14947585_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \sine_gen/n25436_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_865 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \sine_gen/Mux_8_i3291_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40501 \sine_gen/i13486_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40501 ( input A, B, C, D, output Z );

  LUT4 #("0xECEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_866 ( input D0, C0, B0, A0, output F0 );

  lut40265 \sine_gen/address2[5]_bdd_4_lut_36 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_868 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address1[4]_bdd_4_lut_36 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40502 \sine_gen/Mux_16_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40502 ( input A, B, C, D, output Z );

  LUT4 #("0x52AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_870 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40190 \sine_gen/address2[5]_bdd_4_lut_35 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40234 \sine_gen/Mux_30_i252_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_871 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18932_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \sine_gen/n27212_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_874 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[5]_bdd_4_lut_34 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_875 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18933_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \sine_gen/n27206_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_876 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40503 \sine_gen/Mux_12_i3994_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40504 \sine_gen/i13715_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40503 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40504 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_878 ( input D0, C0, B0, A0, output F0 );

  lut40083 \sine_gen/address2[6]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_880 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address3[4]_bdd_4_lut_18 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40505 \sine_gen/Mux_40_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40505 ( input A, B, C, D, output Z );

  LUT4 #("0x85E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_882 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40506 \sine_gen/Mux_30_i2906_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40507 \sine_gen/Mux_22_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40506 ( input A, B, C, D, output Z );

  LUT4 #("0x96B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40507 ( input A, B, C, D, output Z );

  LUT4 #("0x7CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_884 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40109 \sine_gen/address1[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40193 \sine_gen/i19008_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_885 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i17796_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40137 \sine_gen/n25424_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_886 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40030 \sine_gen/address2[7]_bdd_4_lut_7 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40250 \sine_gen/Mux_30_i3067_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_890 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40431 \sine_gen/n27182_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \sine_gen/address1[4]_bdd_4_lut_35 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_892 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/address3[8]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_893 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \sine_gen/address3[10]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \sine_gen/n27176_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_897 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \sine_gen/n27170_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40216 \sine_gen/Mux_30_i892_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_898 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40095 \sine_gen/address1[5]_bdd_4_lut_47 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40508 \sine_gen/Mux_8_i3164_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40508 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_900 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40091 \sine_gen/address3[5]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40235 \sine_gen/i18555_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_901 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40011 \sine_gen/n25412_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40509 \sine_gen/i18519_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40509 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_903 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40510 \sine_gen/address2[4]_bdd_4_lut_35_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40511 \sine_gen/Mux_22_i699_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40510 ( input A, B, C, D, output Z );

  LUT4 #("0x6E4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40511 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_904 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \sine_gen/address1[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40512 \sine_gen/Mux_12_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40512 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_909 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18897_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40027 \sine_gen/n27140_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_911 ( input D0, C0, B0, A0, output F0 );

  lut40111 \sine_gen/n27128_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_912 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40322 \sine_gen/n27122_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40176 \sine_gen/address3[4]_bdd_4_lut_17 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_914 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40040 \sine_gen/address2[4]_bdd_4_lut_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40513 \sine_gen/Mux_30_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40513 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_915 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i14569396_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 \sine_gen/n27116_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_916 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40126 \sine_gen/address1[6]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40514 \sine_gen/i18909_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40514 ( input A, B, C, D, output Z );

  LUT4 #("0xD0DA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_917 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17980_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \sine_gen/n25388_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_918 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address1[4]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40515 \sine_gen/Mux_12_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40515 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_920 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address2[4]_bdd_4_lut_33 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40516 \sine_gen/Mux_30_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40516 ( input A, B, C, D, output Z );

  LUT4 #("0x1A79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_921 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40052 \sine_gen/n27104_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40517 \sine_gen/Mux_30_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40517 ( input A, B, C, D, output Z );

  LUT4 #("0x865A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_922 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40191 \sine_gen/i18084_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40518 \sine_gen/i12458_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40518 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_924 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address1[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40519 \sine_gen/Mux_16_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40519 ( input A, B, C, D, output Z );

  LUT4 #("0xD926") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_926 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40520 \sine_gen/Mux_26_i1514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40520 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_927 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i14725474_i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40092 \sine_gen/n25382_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_928 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \sine_gen/n27092_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40398 \sine_gen/address1[4]_bdd_4_lut_31 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_930 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address2[7]_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_932 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40019 \sine_gen/address2[4]_bdd_4_lut_32 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40521 \sine_gen/Mux_30_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40521 ( input A, B, C, D, output Z );

  LUT4 #("0x87E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_933 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i14605414_i1_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \sine_gen/n27074_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_934 ( input D0, C0, B0, A0, output F0 );

  lut40161 \sine_gen/address2[7]_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_935 ( input D0, C0, B0, A0, output F0 );

  lut40085 \sine_gen/n27068_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_936 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40112 \sine_gen/address1[4]_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40522 \sine_gen/Mux_12_i684_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40522 ( input A, B, C, D, output Z );

  LUT4 #("0x8F18") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_938 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40036 \sine_gen/n27062_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40523 \sine_gen/address1[4]_bdd_4_lut_30 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40523 ( input A, B, C, D, output Z );

  LUT4 #("0xD8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_940 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address3[7]_bdd_4_lut_10 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_942 ( input D0, C0, B0, A0, output F0 );

  lut40160 \sine_gen/address1[9]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_943 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40007 \sine_gen/n25370_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \sine_gen/i17929_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module comp3_SLICE_944 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40524 \comp3/i17569_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40525 \comp3/i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40524 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40525 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_946 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40526 \tw_gen/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40527 \tw_gen/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40526 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40527 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_948 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40528 \tw_gen/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40167 \tw_gen/i5_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40528 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_950 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40529 \tw_gen/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40529 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_951 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40530 \tw_gen/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40531 \tw_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40530 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40531 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_952 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40532 \comp2/LessThan_3_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40533 \tw_gen/i10715_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40532 ( input A, B, C, D, output Z );

  LUT4 #("0x2B0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40533 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_953 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40534 \comp3/LessThan_3_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40535 \comp3/LessThan_3_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40534 ( input A, B, C, D, output Z );

  LUT4 #("0x44D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40535 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_954 ( input C1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40536 \tw_gen/i1_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40537 \tw_gen/i10711_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40536 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40537 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_956 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40538 \comp1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40539 \comp1/Va_c_I_0_1_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40538 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40539 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp1_SLICE_957 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40540 \comp1/LessThan_3_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40541 \comp1/LessThan_3_i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40540 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40541 ( input A, B, C, D, output Z );

  LUT4 #("0x4D44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_958 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40542 \comp2/Vb_c_I_0_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40543 \comp2/LessThan_3_i18_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40542 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40543 ( input A, B, C, D, output Z );

  LUT4 #("0x7510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_960 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17787_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40544 \sine_gen/Mux_12_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40544 ( input A, B, C, D, output Z );

  LUT4 #("0x5870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_962 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18048_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40545 \sine_gen/Mux_44_i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40545 ( input A, B, C, D, output Z );

  LUT4 #("0x731C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_966 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40546 \sine_gen/Mux_8_i1356_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40547 \sine_gen/Mux_12_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40546 ( input A, B, C, D, output Z );

  LUT4 #("0xFE11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40547 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_967 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18759_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40548 \sine_gen/Mux_12_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40548 ( input A, B, C, D, output Z );

  LUT4 #("0xE30F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_968 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18314_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40549 \sine_gen/i12897_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40549 ( input A, B, C, D, output Z );

  LUT4 #("0x556A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_969 ( input D1, C1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40550 \sine_gen/i13735_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40551 \sine_gen/Mux_44_i1658_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40550 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40551 ( input A, B, C, D, output Z );

  LUT4 #("0x9955") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_970 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40552 \sine_gen/i12851_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40553 \sine_gen/Mux_30_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40552 ( input A, B, C, D, output Z );

  LUT4 #("0xE4CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40553 ( input A, B, C, D, output Z );

  LUT4 #("0x6696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_972 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_22_i636_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40554 \sine_gen/Mux_22_i635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40554 ( input A, B, C, D, output Z );

  LUT4 #("0x2BAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_974 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18024_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40555 \sine_gen/Mux_44_i1898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40555 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_976 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18023_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40556 \sine_gen/i12899_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40556 ( input A, B, C, D, output Z );

  LUT4 #("0x870F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_977 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18329_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40557 \sine_gen/i12893_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40557 ( input A, B, C, D, output Z );

  LUT4 #("0xF087") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_978 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18146_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40558 \sine_gen/Mux_16_i3851_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40558 ( input A, B, C, D, output Z );

  LUT4 #("0xDFB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_979 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40559 \sine_gen/Mux_12_i2299_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40560 \sine_gen/i13503_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40559 ( input A, B, C, D, output Z );

  LUT4 #("0x33F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40560 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_980 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18324_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40561 \sine_gen/Mux_16_i3945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40561 ( input A, B, C, D, output Z );

  LUT4 #("0x205D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_981 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18162_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40562 \sine_gen/Mux_12_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40562 ( input A, B, C, D, output Z );

  LUT4 #("0x7A1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_982 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18323_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40563 \sine_gen/Mux_12_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40563 ( input A, B, C, D, output Z );

  LUT4 #("0x75AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_984 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18326_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40564 \sine_gen/Mux_44_i1676_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40564 ( input A, B, C, D, output Z );

  LUT4 #("0x66CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_986 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18327_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40565 \sine_gen/Mux_44_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40565 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_987 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40566 \sine_gen/Mux_44_i2380_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40567 \sine_gen/Mux_44_i1722_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40566 ( input A, B, C, D, output Z );

  LUT4 #("0xF05A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40567 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_989 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40568 \sine_gen/Mux_44_i1947_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40569 \sine_gen/Mux_44_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40568 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40569 ( input A, B, C, D, output Z );

  LUT4 #("0x9B33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_992 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18317_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40570 \sine_gen/Mux_40_i1804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40570 ( input A, B, C, D, output Z );

  LUT4 #("0x5788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_994 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40571 \sine_gen/Mux_44_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40572 \sine_gen/i12430_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40571 ( input A, B, C, D, output Z );

  LUT4 #("0x46D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40572 ( input A, B, C, D, output Z );

  LUT4 #("0x37C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_995 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18248_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40573 \sine_gen/Mux_44_i3530_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40573 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_996 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18000_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40574 \sine_gen/Mux_40_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40574 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_999 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17946_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40575 \sine_gen/Mux_40_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40575 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1000 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_8_i317_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40576 \sine_gen/Mux_8_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40576 ( input A, B, C, D, output Z );

  LUT4 #("0x54AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1001 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40577 \sine_gen/Mux_8_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40578 \sine_gen/Mux_8_i316_3_lut_4_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40577 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40578 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1003 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_8_i636_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40579 \sine_gen/Mux_8_i635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40579 ( input A, B, C, D, output Z );

  LUT4 #("0x2ABD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1008 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18365_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40580 \sine_gen/Mux_44_i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40580 ( input A, B, C, D, output Z );

  LUT4 #("0x6A17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1009 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18381_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40581 \sine_gen/Mux_44_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40581 ( input A, B, C, D, output Z );

  LUT4 #("0xD334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1010 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18366_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40582 \sine_gen/Mux_44_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40582 ( input A, B, C, D, output Z );

  LUT4 #("0x1A78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1013 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40583 \sine_gen/Mux_44_i2763_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/i18047_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40583 ( input A, B, C, D, output Z );

  LUT4 #("0xDC3B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1015 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i15919_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40584 \sine_gen/Mux_44_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40584 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1019 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_36_i1372_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40585 \sine_gen/Mux_36_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40585 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1020 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18338_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40586 \sine_gen/Mux_36_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40586 ( input A, B, C, D, output Z );

  LUT4 #("0x0F70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1022 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17805_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40587 \sine_gen/Mux_12_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40587 ( input A, B, C, D, output Z );

  LUT4 #("0x2C4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1024 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_26_i3643_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40588 \sine_gen/Mux_22_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40588 ( input A, B, C, D, output Z );

  LUT4 #("0x37C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1026 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40589 \sine_gen/Mux_36_i3356_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40216 \sine_gen/Mux_40_i3898_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40589 ( input A, B, C, D, output Z );

  LUT4 #("0xF0EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1027 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18473_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40590 \sine_gen/Mux_36_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40590 ( input A, B, C, D, output Z );

  LUT4 #("0xA815") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1029 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40591 \sine_gen/Mux_44_i859_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40592 \sine_gen/Mux_40_i3960_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40591 ( input A, B, C, D, output Z );

  LUT4 #("0x49D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40592 ( input A, B, C, D, output Z );

  LUT4 #("0x6EEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1031 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40593 \sine_gen/i12913_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40594 \sine_gen/i11778_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40593 ( input A, B, C, D, output Z );

  LUT4 #("0xC666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40594 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1032 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18380_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \sine_gen/Mux_44_i1038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40595 ( input A, B, C, D, output Z );

  LUT4 #("0x79C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1035 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18374_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40596 \sine_gen/Mux_44_i1069_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40596 ( input A, B, C, D, output Z );

  LUT4 #("0xCB36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1036 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_22_i1467_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40597 \sine_gen/Mux_22_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40597 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1037 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_22_i573_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40308 \sine_gen/Mux_22_i379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1038 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18384_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40598 \sine_gen/Mux_44_i1017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40598 ( input A, B, C, D, output Z );

  LUT4 #("0x38E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1040 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18383_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \sine_gen/Mux_44_i971_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40599 ( input A, B, C, D, output Z );

  LUT4 #("0x8678") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1042 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18401_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40600 \sine_gen/Mux_44_i604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40600 ( input A, B, C, D, output Z );

  LUT4 #("0xA596") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1043 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_44_i605_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40601 \sine_gen/Mux_44_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40601 ( input A, B, C, D, output Z );

  LUT4 #("0xA696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1044 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18402_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40602 \sine_gen/Mux_44_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40602 ( input A, B, C, D, output Z );

  LUT4 #("0x869A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1047 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18056_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40603 \sine_gen/Mux_44_i2906_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40603 ( input A, B, C, D, output Z );

  LUT4 #("0x96A7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1048 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17904_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40604 \sine_gen/Mux_44_i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40604 ( input A, B, C, D, output Z );

  LUT4 #("0x5A69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1050 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i17903_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40605 \sine_gen/Mux_44_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40605 ( input A, B, C, D, output Z );

  LUT4 #("0x97E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1052 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i17697_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40606 \sine_gen/Mux_22_i443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40606 ( input A, B, C, D, output Z );

  LUT4 #("0xC3D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1053 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_22_i1340_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40607 \sine_gen/Mux_22_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40607 ( input A, B, C, D, output Z );

  LUT4 #("0xC07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1055 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \sine_gen/Mux_22_i4025_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40608 \sine_gen/i13575_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40608 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1057 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40609 \sine_gen/i12837_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40610 \sine_gen/i19239_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40609 ( input A, B, C, D, output Z );

  LUT4 #("0x8B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40610 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1058 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18975_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40611 \sine_gen/Mux_30_i2922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40611 ( input A, B, C, D, output Z );

  LUT4 #("0x6158") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1063 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i12790_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \sine_gen/Mux_22_i669_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1064 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17828_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40612 \sine_gen/Mux_12_i1101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40612 ( input A, B, C, D, output Z );

  LUT4 #("0xE85F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1066 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \sine_gen/i19151_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40613 \sine_gen/Mux_40_i3612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40613 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1068 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40614 \sine_gen/Mux_44_i2715_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40615 \sine_gen/Mux_44_i2746_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40614 ( input A, B, C, D, output Z );

  LUT4 #("0xC6C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40615 ( input A, B, C, D, output Z );

  LUT4 #("0x18AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1069 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18054_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40616 \sine_gen/Mux_44_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40616 ( input A, B, C, D, output Z );

  LUT4 #("0x2F43") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1070 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40617 \sine_gen/i18462_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \sine_gen/Mux_40_i3643_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40617 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1071 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_36_i860_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40618 \sine_gen/Mux_36_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40618 ( input A, B, C, D, output Z );

  LUT4 #("0x33C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1072 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18443_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \sine_gen/Mux_44_i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40619 ( input A, B, C, D, output Z );

  LUT4 #("0x2596") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1074 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40620 \sine_gen/Mux_44_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40620 ( input A, B, C, D, output Z );

  LUT4 #("0x69A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1076 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17895_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40621 \sine_gen/Mux_44_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40621 ( input A, B, C, D, output Z );

  LUT4 #("0x8779") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1078 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17894_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40622 \sine_gen/Mux_44_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40622 ( input A, B, C, D, output Z );

  LUT4 #("0xD6AD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1080 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_12_i444_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40623 \sine_gen/Mux_12_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40623 ( input A, B, C, D, output Z );

  LUT4 #("0x4DC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1081 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_12_i317_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40624 \sine_gen/Mux_12_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40624 ( input A, B, C, D, output Z );

  LUT4 #("0x8F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1082 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17855_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40625 \sine_gen/Mux_12_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40625 ( input A, B, C, D, output Z );

  LUT4 #("0xC87E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1084 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_12_i507_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40626 \sine_gen/Mux_12_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40626 ( input A, B, C, D, output Z );

  LUT4 #("0x58F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1086 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_12_i476_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40627 \sine_gen/Mux_12_i316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40627 ( input A, B, C, D, output Z );

  LUT4 #("0x4AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1087 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_16_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40628 \sine_gen/Mux_12_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40628 ( input A, B, C, D, output Z );

  LUT4 #("0xB552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1088 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_40_i444_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40629 \sine_gen/Mux_40_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40629 ( input A, B, C, D, output Z );

  LUT4 #("0x70C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1089 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_40_i317_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40624 \sine_gen/Mux_40_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1090 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_26_i3419_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40630 \sine_gen/Mux_22_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40630 ( input A, B, C, D, output Z );

  LUT4 #("0xFE07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1093 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18771_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40631 \sine_gen/Mux_40_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40631 ( input A, B, C, D, output Z );

  LUT4 #("0x64CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1094 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_40_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40632 \sine_gen/Mux_40_i316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40632 ( input A, B, C, D, output Z );

  LUT4 #("0x38E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1095 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_44_i3228_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40633 \sine_gen/Mux_40_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40633 ( input A, B, C, D, output Z );

  LUT4 #("0xC71C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1096 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40634 \sine_gen/Mux_40_i3834_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40358 \sine_gen/Mux_36_i2396_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40634 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1098 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18452_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40635 \sine_gen/Mux_44_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40635 ( input A, B, C, D, output Z );

  LUT4 #("0xD6BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1100 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18453_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40636 \sine_gen/Mux_44_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40636 ( input A, B, C, D, output Z );

  LUT4 #("0x2DB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1102 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40568 \sine_gen/Mux_16_i3356_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40637 \sine_gen/Mux_12_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40637 ( input A, B, C, D, output Z );

  LUT4 #("0xE587") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1103 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i17853_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40638 \sine_gen/Mux_12_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40638 ( input A, B, C, D, output Z );

  LUT4 #("0x4662") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1104 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17886_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40639 \sine_gen/Mux_44_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40639 ( input A, B, C, D, output Z );

  LUT4 #("0x8665") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1106 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17885_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \sine_gen/Mux_44_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40640 ( input A, B, C, D, output Z );

  LUT4 #("0x4B2D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1108 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/Mux_40_i286_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40641 \sine_gen/Mux_40_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40641 ( input A, B, C, D, output Z );

  LUT4 #("0x2BB5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1109 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i17731_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/i17730_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1112 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_40_i380_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40642 \sine_gen/Mux_40_i220_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40642 ( input A, B, C, D, output Z );

  LUT4 #("0xE83E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1114 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18736_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40643 \sine_gen/i18734_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40643 ( input A, B, C, D, output Z );

  LUT4 #("0xA71E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1116 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40644 \sine_gen/i18461_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 \sine_gen/Mux_36_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40644 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40645 ( input A, B, C, D, output Z );

  LUT4 #("0xE3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1117 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \sine_gen/i18437_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40646 \sine_gen/Mux_36_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40646 ( input A, B, C, D, output Z );

  LUT4 #("0x8F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1118 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17877_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40647 \sine_gen/Mux_36_i443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40647 ( input A, B, C, D, output Z );

  LUT4 #("0xAA57") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1120 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17876_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40648 \sine_gen/Mux_36_i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40648 ( input A, B, C, D, output Z );

  LUT4 #("0x01FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1121 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/Mux_36_i1340_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40649 \sine_gen/Mux_36_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40649 ( input A, B, C, D, output Z );

  LUT4 #("0xA07F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1122 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18404_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40650 \sine_gen/Mux_40_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40650 ( input A, B, C, D, output Z );

  LUT4 #("0x1AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1123 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i15899_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40651 \sine_gen/Mux_40_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40651 ( input A, B, C, D, output Z );

  LUT4 #("0xD556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1124 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40652 \sine_gen/i18554_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \sine_gen/i18405_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40652 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1125 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_44_i3450_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40653 \sine_gen/Mux_40_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40653 ( input A, B, C, D, output Z );

  LUT4 #("0xF81F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1126 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18456_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40654 \sine_gen/Mux_40_i1514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40654 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1127 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40568 \sine_gen/i19002_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40655 \sine_gen/Mux_40_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40655 ( input A, B, C, D, output Z );

  LUT4 #("0x2664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1128 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18455_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40656 \sine_gen/Mux_40_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40656 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1130 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i18470_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1133 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17769_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40657 \sine_gen/Mux_12_i1514_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40657 ( input A, B, C, D, output Z );

  LUT4 #("0x7E01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1134 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18467_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40658 \sine_gen/Mux_40_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40658 ( input A, B, C, D, output Z );

  LUT4 #("0x4263") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1136 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 \sine_gen/i18468_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40660 \sine_gen/Mux_40_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40659 ( input A, B, C, D, output Z );

  LUT4 #("0x7474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40660 ( input A, B, C, D, output Z );

  LUT4 #("0xF502") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1137 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \sine_gen/i18095_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40661 \sine_gen/Mux_40_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40661 ( input A, B, C, D, output Z );

  LUT4 #("0xBAA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1138 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17862_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40662 \sine_gen/Mux_40_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40662 ( input A, B, C, D, output Z );

  LUT4 #("0x71AF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1139 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i15904_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40663 \sine_gen/Mux_40_i2778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40663 ( input A, B, C, D, output Z );

  LUT4 #("0xD40A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1140 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17861_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40664 \sine_gen/Mux_40_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40664 ( input A, B, C, D, output Z );

  LUT4 #("0xBF50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1143 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18974_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40665 \sine_gen/Mux_30_i2763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40665 ( input A, B, C, D, output Z );

  LUT4 #("0xF24F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1144 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18438_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40666 \sine_gen/Mux_36_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40666 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1146 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_22_i1212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40667 \sine_gen/Mux_22_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40667 ( input A, B, C, D, output Z );

  LUT4 #("0x58F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1148 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18480_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40668 \sine_gen/Mux_36_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40668 ( input A, B, C, D, output Z );

  LUT4 #("0x1C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1151 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40379 \sine_gen/Mux_36_i1275_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40669 \sine_gen/Mux_36_i506_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40669 ( input A, B, C, D, output Z );

  LUT4 #("0xBB99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1154 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17826_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 \sine_gen/Mux_40_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40670 ( input A, B, C, D, output Z );

  LUT4 #("0x42AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1157 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i15898_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40671 \sine_gen/Mux_40_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40671 ( input A, B, C, D, output Z );

  LUT4 #("0xE1A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1159 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18053_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40672 \sine_gen/Mux_44_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40672 ( input A, B, C, D, output Z );

  LUT4 #("0x6A46") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1161 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_22_i1018_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40673 \sine_gen/Mux_22_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40673 ( input A, B, C, D, output Z );

  LUT4 #("0xF332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1164 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_40_i158_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40674 \sine_gen/Mux_40_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40674 ( input A, B, C, D, output Z );

  LUT4 #("0xFA17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1166 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_40_i189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 \sine_gen/Mux_40_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40675 ( input A, B, C, D, output Z );

  LUT4 #("0x70E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1168 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40676 \sine_gen/Mux_30_i2843_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40677 \sine_gen/Mux_30_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40676 ( input A, B, C, D, output Z );

  LUT4 #("0x6D66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40677 ( input A, B, C, D, output Z );

  LUT4 #("0xDB65") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1169 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18753_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40678 \sine_gen/Mux_30_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40678 ( input A, B, C, D, output Z );

  LUT4 #("0x5AD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1170 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_12_i286_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40679 \sine_gen/Mux_12_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40679 ( input A, B, C, D, output Z );

  LUT4 #("0x7C17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1171 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17988_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/Mux_12_i605_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1174 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_12_i380_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40680 \sine_gen/Mux_12_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40680 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1176 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18730_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40681 \sine_gen/i18728_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40681 ( input A, B, C, D, output Z );

  LUT4 #("0x897E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1178 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18491_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40682 \sine_gen/Mux_40_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40682 ( input A, B, C, D, output Z );

  LUT4 #("0x73E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1180 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18492_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40683 \sine_gen/Mux_40_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40683 ( input A, B, C, D, output Z );

  LUT4 #("0xFC1F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1182 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i17823_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40684 \sine_gen/Mux_12_i923_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40684 ( input A, B, C, D, output Z );

  LUT4 #("0xC99B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1183 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17852_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40685 \sine_gen/Mux_12_i908_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40685 ( input A, B, C, D, output Z );

  LUT4 #("0x322C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1184 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17775_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40686 \sine_gen/Mux_40_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40686 ( input A, B, C, D, output Z );

  LUT4 #("0xF540") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1186 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_22_i317_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40687 \sine_gen/Mux_22_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40687 ( input A, B, C, D, output Z );

  LUT4 #("0x0EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1188 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17774_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40688 \sine_gen/Mux_40_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40688 ( input A, B, C, D, output Z );

  LUT4 #("0x632B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1190 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_12_i413_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40689 \sine_gen/Mux_12_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40689 ( input A, B, C, D, output Z );

  LUT4 #("0xEE17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1191 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_16_i3291_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40690 \sine_gen/Mux_12_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40690 ( input A, B, C, D, output Z );

  LUT4 #("0x8E58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1192 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_12_i189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40691 \sine_gen/Mux_12_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40691 ( input A, B, C, D, output Z );

  LUT4 #("0x70E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1194 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_12_i252_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40692 \sine_gen/Mux_12_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40692 ( input A, B, C, D, output Z );

  LUT4 #("0x522B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1196 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_12_i221_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40693 \sine_gen/Mux_12_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40693 ( input A, B, C, D, output Z );

  LUT4 #("0x62A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1198 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_22_i2010_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40694 \sine_gen/Mux_22_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40694 ( input A, B, C, D, output Z );

  LUT4 #("0x323C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1201 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_36_i1467_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40695 \sine_gen/Mux_36_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40695 ( input A, B, C, D, output Z );

  LUT4 #("0xCD99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1203 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_36_i2010_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40696 \sine_gen/Mux_36_i1498_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40696 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1204 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_40_i3419_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40697 \sine_gen/Mux_36_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40697 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1206 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18500_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40698 \sine_gen/Mux_8_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40698 ( input A, B, C, D, output Z );

  LUT4 #("0xE5A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1208 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_22_i542_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40699 \sine_gen/Mux_22_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40699 ( input A, B, C, D, output Z );

  LUT4 #("0x18F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1210 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18503_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40700 \sine_gen/Mux_8_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40700 ( input A, B, C, D, output Z );

  LUT4 #("0x15AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1212 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17822_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40701 \sine_gen/Mux_12_i731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40701 ( input A, B, C, D, output Z );

  LUT4 #("0x4DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1213 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18251_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40702 \sine_gen/Mux_16_i3467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40702 ( input A, B, C, D, output Z );

  LUT4 #("0xC07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40703 \sine_gen/Mux_44_i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40704 \sine_gen/Mux_44_i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40703 ( input A, B, C, D, output Z );

  LUT4 #("0x1E87") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40704 ( input A, B, C, D, output Z );

  LUT4 #("0xE363") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1215 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18042_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40705 \sine_gen/Mux_44_i2667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40705 ( input A, B, C, D, output Z );

  LUT4 #("0xAF42") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1217 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18752_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40706 \sine_gen/Mux_30_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40706 ( input A, B, C, D, output Z );

  LUT4 #("0xD6B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1218 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18190_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/i18189_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1219 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40707 \sine_gen/Mux_30_i1658_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40708 \sine_gen/i12835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40707 ( input A, B, C, D, output Z );

  LUT4 #("0x8877") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40708 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1220 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_22_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40709 \sine_gen/Mux_22_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40709 ( input A, B, C, D, output Z );

  LUT4 #("0x7E03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1223 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_22_i3132_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/Mux_22_i221_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1224 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_8_i2010_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40710 \sine_gen/Mux_8_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40710 ( input A, B, C, D, output Z );

  LUT4 #("0x05EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1229 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40711 \sine_gen/i12951_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40712 \sine_gen/i13555_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40711 ( input A, B, C, D, output Z );

  LUT4 #("0x3088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40712 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1230 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40713 \sine_gen/i18926_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40714 \sine_gen/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40713 ( input A, B, C, D, output Z );

  LUT4 #("0xAE26") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40714 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1233 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17715_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40715 \sine_gen/Mux_26_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40715 ( input A, B, C, D, output Z );

  LUT4 #("0xDD9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1234 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18041_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40716 \sine_gen/Mux_44_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40716 ( input A, B, C, D, output Z );

  LUT4 #("0xD2B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1237 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_8_i3612_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40717 \sine_gen/i13723_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40717 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1238 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_44_i4090_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \sine_gen/i12929_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1239 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_36_i349_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40718 \sine_gen/Mux_36_i333_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40718 ( input A, B, C, D, output Z );

  LUT4 #("0xF18F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1242 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40719 \sine_gen/i17799_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40720 \sine_gen/Mux_26_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40719 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40720 ( input A, B, C, D, output Z );

  LUT4 #("0xA1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1244 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18927_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40721 \sine_gen/Mux_8_i3930_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40721 ( input A, B, C, D, output Z );

  LUT4 #("0x8999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1247 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18920_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 \sine_gen/Mux_22_i158_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1248 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_44_i3833_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40722 \sine_gen/i13709_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40722 ( input A, B, C, D, output Z );

  LUT4 #("0x02FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1251 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i18141_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40723 \sine_gen/i13516_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40723 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1252 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40724 \sine_gen/Mux_44_i3835_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40400 \sine_gen/Mux_44_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40724 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1255 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18309_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40725 \sine_gen/Mux_44_i2604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40725 ( input A, B, C, D, output Z );

  LUT4 #("0xC6DC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1256 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40726 \sine_gen/i12769_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40727 \sine_gen/i19235_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40726 ( input A, B, C, D, output Z );

  LUT4 #("0x8F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40727 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1258 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_22_i987_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40728 \sine_gen/Mux_22_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40728 ( input A, B, C, D, output Z );

  LUT4 #("0x622A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40729 \sine_gen/Mux_16_i3576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40730 \sine_gen/Mux_8_i2395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40729 ( input A, B, C, D, output Z );

  LUT4 #("0xF01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40730 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1264 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40381 \sine_gen/i17804_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40731 \sine_gen/Mux_12_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40731 ( input A, B, C, D, output Z );

  LUT4 #("0x564A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1265 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40732 \sine_gen/Mux_12_i1612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40732 ( input A, B, C, D, output Z );

  LUT4 #("0xE70F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1266 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/Mux_12_i3835_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \sine_gen/Mux_12_i3834_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1268 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i17739_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \sine_gen/Mux_12_i732_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1270 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i17667_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/i18880_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40733 \sine_gen/Mux_30_i157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40734 \sine_gen/Mux_30_i2809_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40733 ( input A, B, C, D, output Z );

  LUT4 #("0x6936") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40734 ( input A, B, C, D, output Z );

  LUT4 #("0x86A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1273 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18774_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40735 \sine_gen/Mux_30_i2794_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40735 ( input A, B, C, D, output Z );

  LUT4 #("0x1C9E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1274 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_26_i3259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40736 \sine_gen/Mux_26_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40736 ( input A, B, C, D, output Z );

  LUT4 #("0x0DCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1276 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_26_i3228_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40737 \sine_gen/Mux_26_i3227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40737 ( input A, B, C, D, output Z );

  LUT4 #("0xE07E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1278 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_26_i3291_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40738 \sine_gen/Mux_22_i157_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40738 ( input A, B, C, D, output Z );

  LUT4 #("0xAA77") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1280 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i17666_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1281 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[10]_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1283 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \sine_gen/Mux_22_i476_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40739 \sine_gen/Mux_22_i316_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40739 ( input A, B, C, D, output Z );

  LUT4 #("0x8E8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1284 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/Mux_12_i1947_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40740 \sine_gen/i12328_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40740 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1286 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_16_i3450_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40741 \sine_gen/Mux_12_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40741 ( input A, B, C, D, output Z );

  LUT4 #("0xF81F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1291 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18243_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40742 \sine_gen/Mux_12_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40742 ( input A, B, C, D, output Z );

  LUT4 #("0x81FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40743 \sine_gen/Mux_44_i2588_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40744 \sine_gen/i13619_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40743 ( input A, B, C, D, output Z );

  LUT4 #("0x20DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40744 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1294 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i12994_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40745 \sine_gen/Mux_12_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40745 ( input A, B, C, D, output Z );

  LUT4 #("0x9332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1296 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_44_i3259_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40746 \sine_gen/Mux_44_i3243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40746 ( input A, B, C, D, output Z );

  LUT4 #("0x5A17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1298 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_26_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40675 \sine_gen/Mux_26_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1300 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40216 \sine_gen/i18005_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1301 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40747 \sine_gen/Mux_26_i397_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \sine_gen/Mux_26_i413_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40747 ( input A, B, C, D, output Z );

  LUT4 #("0xAB9D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1304 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18518_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40748 \sine_gen/Mux_36_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40748 ( input A, B, C, D, output Z );

  LUT4 #("0x5870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1306 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18773_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40749 \sine_gen/Mux_30_i2778_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40749 ( input A, B, C, D, output Z );

  LUT4 #("0x34B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1308 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18242_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40750 \sine_gen/Mux_16_i3530_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40750 ( input A, B, C, D, output Z );

  LUT4 #("0xFE15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1310 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40751 \sine_gen/Mux_16_i1978_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40752 \sine_gen/i19191_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40751 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40752 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1313 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_40_i3291_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40753 \sine_gen/Mux_36_i270_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40753 ( input A, B, C, D, output Z );

  LUT4 #("0xBB55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1314 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17829_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40754 \sine_gen/i12338_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40754 ( input A, B, C, D, output Z );

  LUT4 #("0x9336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1316 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17807_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40595 \sine_gen/Mux_16_i1038_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40755 \sine_gen/Mux_8_i3163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40756 \sine_gen/Mux_16_i859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40755 ( input A, B, C, D, output Z );

  LUT4 #("0x8891") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40756 ( input A, B, C, D, output Z );

  LUT4 #("0x2B94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1318 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17808_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40757 \sine_gen/Mux_16_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40757 ( input A, B, C, D, output Z );

  LUT4 #("0xB552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1319 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17762_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40758 \sine_gen/Mux_16_i1069_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40758 ( input A, B, C, D, output Z );

  LUT4 #("0xD396") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1320 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17841_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40759 \sine_gen/Mux_16_i1017_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40759 ( input A, B, C, D, output Z );

  LUT4 #("0x2CCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1322 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17840_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40599 \sine_gen/Mux_16_i971_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1325 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18308_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40760 \sine_gen/Mux_44_i2573_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40760 ( input A, B, C, D, output Z );

  LUT4 #("0xDD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1327 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_36_i1018_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40761 \sine_gen/Mux_36_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40761 ( input A, B, C, D, output Z );

  LUT4 #("0xD5D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1328 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40762 \sine_gen/i12937_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40368 \sine_gen/i13469_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40762 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1332 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_8_i3356_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40763 \sine_gen/i13724_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40763 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1334 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40764 \sine_gen/i13021_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40204 \sine_gen/i12782_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40764 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40765 \sine_gen/Mux_16_i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40766 \sine_gen/Mux_16_i701_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40765 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40766 ( input A, B, C, D, output Z );

  LUT4 #("0x7160") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1336 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i17814_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/Mux_16_i3067_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40767 \sine_gen/i12783_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40768 \sine_gen/Mux_16_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40767 ( input A, B, C, D, output Z );

  LUT4 #("0xB8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40768 ( input A, B, C, D, output Z );

  LUT4 #("0x4BA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1338 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_8_i3101_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40769 \sine_gen/Mux_8_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40769 ( input A, B, C, D, output Z );

  LUT4 #("0x7AFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1341 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40216 \sine_gen/i17682_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1342 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40770 \sine_gen/Mux_16_i3243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40770 ( input A, B, C, D, output Z );

  LUT4 #("0x3C17") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1346 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i12962_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40771 \sine_gen/Mux_40_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40771 ( input A, B, C, D, output Z );

  LUT4 #("0x807E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1349 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18059_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40772 \sine_gen/Mux_12_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40772 ( input A, B, C, D, output Z );

  LUT4 #("0x17C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1350 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_30_i891_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40773 \sine_gen/Mux_30_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40773 ( input A, B, C, D, output Z );

  LUT4 #("0x65A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1352 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i12823_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40774 \sine_gen/Mux_30_i165_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40774 ( input A, B, C, D, output Z );

  LUT4 #("0xC330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1354 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18764_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40775 \sine_gen/Mux_30_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40775 ( input A, B, C, D, output Z );

  LUT4 #("0x2CB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1358 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18765_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40776 \sine_gen/Mux_30_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40776 ( input A, B, C, D, output Z );

  LUT4 #("0x7139") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1360 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18033_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40777 \sine_gen/Mux_44_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40777 ( input A, B, C, D, output Z );

  LUT4 #("0x2BD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1362 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40778 \sine_gen/i17554_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40779 \sine_gen/i13716_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40778 ( input A, B, C, D, output Z );

  LUT4 #("0xC393") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40779 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1364 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i17743_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1365 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40193 \sine_gen/i18788_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40780 \sine_gen/Mux_40_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40781 \sine_gen/i17567_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40780 ( input A, B, C, D, output Z );

  LUT4 #("0x660C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40781 ( input A, B, C, D, output Z );

  LUT4 #("0xC8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1369 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40782 \sine_gen/i12867_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40783 \sine_gen/i13029_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40782 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40783 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1370 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i18918_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \sine_gen/n26522_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1372 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18032_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40784 \sine_gen/Mux_44_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40784 ( input A, B, C, D, output Z );

  LUT4 #("0x54D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1374 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18612_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/Mux_26_i605_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1377 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/Mux_26_i286_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40785 \sine_gen/Mux_26_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40785 ( input A, B, C, D, output Z );

  LUT4 #("0x71C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1378 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_40_i3067_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40786 \sine_gen/i12881_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40786 ( input A, B, C, D, output Z );

  LUT4 #("0xC0F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1381 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18431_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40787 \sine_gen/Mux_22_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40787 ( input A, B, C, D, output Z );

  LUT4 #("0xC813") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1383 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40788 \sine_gen/Mux_30_i14_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40789 \sine_gen.i19167_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40788 ( input A, B, C, D, output Z );

  LUT4 #("0xDBDB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40789 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1384 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18968_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40790 \sine_gen/Mux_16_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40790 ( input A, B, C, D, output Z );

  LUT4 #("0x546A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40791 \sine_gen/i12765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40792 \sine_gen/Mux_16_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40791 ( input A, B, C, D, output Z );

  LUT4 #("0xF80F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40792 ( input A, B, C, D, output Z );

  LUT4 #("0x6AA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1388 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40793 \sine_gen/Mux_16_i1451_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \sine_gen/i18969_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40793 ( input A, B, C, D, output Z );

  LUT4 #("0x95D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1392 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i19007_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40794 \sine_gen/Mux_16_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40794 ( input A, B, C, D, output Z );

  LUT4 #("0xE817") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1395 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i12857_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40795 \sine_gen/i12931_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40795 ( input A, B, C, D, output Z );

  LUT4 #("0x5088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1397 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40796 \sine_gen/i12973_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40797 \sine_gen/Mux_26_i1978_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40796 ( input A, B, C, D, output Z );

  LUT4 #("0x0AAD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40797 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1398 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_40_i3259_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40798 \sine_gen/Mux_40_i2986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40798 ( input A, B, C, D, output Z );

  LUT4 #("0x7615") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1399 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_36_i380_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40799 \sine_gen/Mux_36_i541_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40799 ( input A, B, C, D, output Z );

  LUT4 #("0x550A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1400 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/Mux_40_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40800 \sine_gen/Mux_40_i3227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40800 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1403 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_36_i189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40801 \sine_gen/Mux_36_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40801 ( input A, B, C, D, output Z );

  LUT4 #("0x70E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1404 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18800_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40802 \sine_gen/Mux_30_i2573_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40802 ( input A, B, C, D, output Z );

  LUT4 #("0xC2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1406 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18801_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40803 \sine_gen/Mux_30_i2604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40803 ( input A, B, C, D, output Z );

  LUT4 #("0xB4F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1408 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18804_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40804 \sine_gen/Mux_30_i2667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40804 ( input A, B, C, D, output Z );

  LUT4 #("0x9A8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1410 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18803_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40135 \sine_gen/Mux_30_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1411 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40805 \sine_gen/i12827_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40806 \sine_gen/Mux_30_i2588_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40805 ( input A, B, C, D, output Z );

  LUT4 #("0x57A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40806 ( input A, B, C, D, output Z );

  LUT4 #("0x5495") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1412 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i19001_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40807 \sine_gen/Mux_40_i908_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40807 ( input A, B, C, D, output Z );

  LUT4 #("0x322C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1415 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_44_i3356_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40808 \sine_gen/Mux_40_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40808 ( input A, B, C, D, output Z );

  LUT4 #("0xE18F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1418 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18770_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40809 \sine_gen/Mux_40_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40809 ( input A, B, C, D, output Z );

  LUT4 #("0x344C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1421 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i1947_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40810 \sine_gen/Mux_16_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40810 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1422 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_30_i444_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40811 \sine_gen/Mux_30_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40811 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1423 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i19014_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40812 \sine_gen/Mux_30_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40812 ( input A, B, C, D, output Z );

  LUT4 #("0x6C92") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1424 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18240_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40813 \sine_gen/i12781_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40813 ( input A, B, C, D, output Z );

  LUT4 #("0xA666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1426 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_30_i507_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40814 \sine_gen/Mux_30_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40814 ( input A, B, C, D, output Z );

  LUT4 #("0xB6C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1429 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18935_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40815 \sine_gen/i12825_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40815 ( input A, B, C, D, output Z );

  LUT4 #("0xC999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1430 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18827_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40816 \sine_gen/i12829_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40816 ( input A, B, C, D, output Z );

  LUT4 #("0x5666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1432 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18833_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40468 \sine_gen/i12831_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1434 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_36_i3101_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40817 \sine_gen/Mux_36_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40817 ( input A, B, C, D, output Z );

  LUT4 #("0x7CFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1438 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40818 \sine_gen/Mux_44_i3576_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40819 \sine_gen/i12901_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40818 ( input A, B, C, D, output Z );

  LUT4 #("0x999D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40819 ( input A, B, C, D, output Z );

  LUT4 #("0xADA5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1440 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18312_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40820 \sine_gen/i12917_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40820 ( input A, B, C, D, output Z );

  LUT4 #("0x87F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1442 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/Mux_30_i476_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40821 \sine_gen/Mux_30_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40821 ( input A, B, C, D, output Z );

  LUT4 #("0x249B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1444 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_30_i158_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40822 \sine_gen/Mux_30_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40822 ( input A, B, C, D, output Z );

  LUT4 #("0xA492") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1446 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40823 \sine_gen/i13747_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40824 \sine_gen/i12955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40823 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40824 ( input A, B, C, D, output Z );

  LUT4 #("0x5F25") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1447 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i12891_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40825 \sine_gen/Mux_44_i165_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40825 ( input A, B, C, D, output Z );

  LUT4 #("0x9494") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40826 \sine_gen/i12961_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40827 \sine_gen/i12957_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40826 ( input A, B, C, D, output Z );

  LUT4 #("0xA50E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40827 ( input A, B, C, D, output Z );

  LUT4 #("0x0CCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1449 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i12889_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40828 \sine_gen/Mux_44_i38_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40828 ( input A, B, C, D, output Z );

  LUT4 #("0xBB66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1450 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40829 \sine_gen/Mux_30_i189_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40830 \sine_gen/Mux_30_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40829 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40830 ( input A, B, C, D, output Z );

  LUT4 #("0x699A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1452 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i12887_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40831 \sine_gen/i12959_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40831 ( input A, B, C, D, output Z );

  LUT4 #("0x0C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1455 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i12885_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40832 \sine_gen/Mux_44_i172_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40832 ( input A, B, C, D, output Z );

  LUT4 #("0x66DD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1456 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18093_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40833 \sine_gen/Mux_44_i3945_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40833 ( input A, B, C, D, output Z );

  LUT4 #("0x1585") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1459 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18867_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40834 \sine_gen/Mux_30_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40834 ( input A, B, C, D, output Z );

  LUT4 #("0x965B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1461 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i12821_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40835 \sine_gen/Mux_30_i38_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40835 ( input A, B, C, D, output Z );

  LUT4 #("0x99EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1462 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_30_i221_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40836 \sine_gen/Mux_30_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40836 ( input A, B, C, D, output Z );

  LUT4 #("0xBD69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40837 \sine_gen.i15_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40838 \sine_gen/i12987_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40837 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40838 ( input A, B, C, D, output Z );

  LUT4 #("0x2B6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1465 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i12755_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40839 \sine_gen/Mux_16_i165_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40839 ( input A, B, C, D, output Z );

  LUT4 #("0x8686") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1466 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40840 \sine_gen/i12993_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40841 \sine_gen/i12989_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40840 ( input A, B, C, D, output Z );

  LUT4 #("0xC03E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40841 ( input A, B, C, D, output Z );

  LUT4 #("0x50E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1467 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i12753_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40842 \sine_gen/Mux_16_i38_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40842 ( input A, B, C, D, output Z );

  LUT4 #("0xCF3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1468 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_22_i924_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40843 \sine_gen/Mux_22_i412_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40843 ( input A, B, C, D, output Z );

  LUT4 #("0x6622") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1470 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i12751_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40831 \sine_gen/i12991_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1473 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i12749_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40844 \sine_gen/Mux_16_i172_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40844 ( input A, B, C, D, output Z );

  LUT4 #("0x66BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1474 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18098_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40845 \sine_gen/Mux_44_i3851_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40845 ( input A, B, C, D, output Z );

  LUT4 #("0xF87C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1479 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i18496_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1480 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18245_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40846 \sine_gen/Mux_44_i3467_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40846 ( input A, B, C, D, output Z );

  LUT4 #("0xD332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1482 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40847 \sine_gen/Mux_44_i3131_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40848 \sine_gen/Mux_44_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40847 ( input A, B, C, D, output Z );

  LUT4 #("0x896A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40848 ( input A, B, C, D, output Z );

  LUT4 #("0x436B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1483 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18068_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40849 \sine_gen/Mux_44_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40849 ( input A, B, C, D, output Z );

  LUT4 #("0x83E9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1485 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18258_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40850 \sine_gen/Mux_44_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40850 ( input A, B, C, D, output Z );

  LUT4 #("0xC696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1488 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40051 \sine_gen/address3[10]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40041 \sine_gen/i18798_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1490 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40528 \sine_gen/i13658_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40851 \sine_gen/i18732_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40851 ( input A, B, C, D, output Z );

  LUT4 #("0x5879") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1491 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18733_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40852 \sine_gen/i18731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40852 ( input A, B, C, D, output Z );

  LUT4 #("0x9D56") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1492 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40853 \sine_gen/Mux_44_i2874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40854 \sine_gen/Mux_44_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40853 ( input A, B, C, D, output Z );

  LUT4 #("0xC6BD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40854 ( input A, B, C, D, output Z );

  LUT4 #("0x5BD2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1493 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18257_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40855 \sine_gen/Mux_44_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40855 ( input A, B, C, D, output Z );

  LUT4 #("0x2FB4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1494 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40856 \sine_gen/i12919_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40857 \sine_gen/Mux_44_i3018_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40856 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40857 ( input A, B, C, D, output Z );

  LUT4 #("0x6939") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1498 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_44_i2427_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40858 \sine_gen/Mux_44_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40858 ( input A, B, C, D, output Z );

  LUT4 #("0x3D33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1500 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18295_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40859 \sine_gen/i18294_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40859 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1501 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40860 \sine_gen/i17590_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40861 \sine_gen/i17583_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40860 ( input A, B, C, D, output Z );

  LUT4 #("0x9333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40861 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1502 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18057_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40862 \sine_gen/Mux_44_i2922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40862 ( input A, B, C, D, output Z );

  LUT4 #("0x3942") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1504 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i17669_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40863 \sine_gen/Mux_30_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40863 ( input A, B, C, D, output Z );

  LUT4 #("0xE778") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1506 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17670_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40864 \sine_gen/Mux_30_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40864 ( input A, B, C, D, output Z );

  LUT4 #("0x4DB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1509 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18300_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40865 \sine_gen/Mux_44_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40865 ( input A, B, C, D, output Z );

  LUT4 #("0x759A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1510 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18852_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40866 \sine_gen/Mux_30_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40866 ( input A, B, C, D, output Z );

  LUT4 #("0x924D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1512 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_26_i3067_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \sine_gen/i12813_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40867 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1513 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17718_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40868 \sine_gen/Mux_26_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40868 ( input A, B, C, D, output Z );

  LUT4 #("0xAE0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1516 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40869 \sine_gen/Mux_44_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40870 \sine_gen/Mux_44_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40869 ( input A, B, C, D, output Z );

  LUT4 #("0x7861") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40870 ( input A, B, C, D, output Z );

  LUT4 #("0x3BC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1517 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18299_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40871 \sine_gen/Mux_44_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40871 ( input A, B, C, D, output Z );

  LUT4 #("0xAD6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1518 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18851_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40640 \sine_gen/Mux_30_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1521 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_22_i955_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40872 \sine_gen/Mux_22_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40872 ( input A, B, C, D, output Z );

  LUT4 #("0xE50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1522 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i17778_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \sine_gen/n27476_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1526 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_8_i924_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40873 \sine_gen/Mux_8_i412_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40873 ( input A, B, C, D, output Z );

  LUT4 #("0x2C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1529 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40234 \sine_gen/i18386_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1530 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_8_i1018_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40874 \sine_gen/Mux_8_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40874 ( input A, B, C, D, output Z );

  LUT4 #("0xB3B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1532 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_8_i987_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40748 \sine_gen/Mux_8_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1536 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18195_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40611 \sine_gen/Mux_16_i2922_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1539 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17738_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40875 \sine_gen/Mux_12_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40875 ( input A, B, C, D, output Z );

  LUT4 #("0x57A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1540 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40853 \sine_gen/Mux_16_i2874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40876 \sine_gen/Mux_16_i2906_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40876 ( input A, B, C, D, output Z );

  LUT4 #("0x96B5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1541 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18194_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40877 \sine_gen/Mux_16_i2763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40877 ( input A, B, C, D, output Z );

  LUT4 #("0xA7E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1542 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18834_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40878 \sine_gen/Mux_30_i1898_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40878 ( input A, B, C, D, output Z );

  LUT4 #("0x6C4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1544 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_30_i3259_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40879 \sine_gen/Mux_30_i3243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40879 ( input A, B, C, D, output Z );

  LUT4 #("0x239D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1547 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18183_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40880 \sine_gen/Mux_16_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40880 ( input A, B, C, D, output Z );

  LUT4 #("0x6B5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1548 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_30_i3228_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40881 \sine_gen/Mux_26_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40881 ( input A, B, C, D, output Z );

  LUT4 #("0xD334") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1550 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40882 \sine_gen/Mux_8_i3290_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40883 \sine_gen/Mux_16_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40882 ( input A, B, C, D, output Z );

  LUT4 #("0x7FEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40883 ( input A, B, C, D, output Z );

  LUT4 #("0x759A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1551 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18182_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40884 \sine_gen/Mux_16_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40884 ( input A, B, C, D, output Z );

  LUT4 #("0xE759") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1552 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i17836_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40885 \sine_gen/i17835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40885 ( input A, B, C, D, output Z );

  LUT4 #("0xE4B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1553 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40886 \sine_gen/i12971_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40763 \sine_gen/i17560_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40886 ( input A, B, C, D, output Z );

  LUT4 #("0x7719") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1558 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_30_i2427_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40887 \sine_gen/Mux_30_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40887 ( input A, B, C, D, output Z );

  LUT4 #("0x6575") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1560 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_8_i2333_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40888 \sine_gen/Mux_8_i2317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40888 ( input A, B, C, D, output Z );

  LUT4 #("0x555E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1562 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_16_i2427_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40889 \sine_gen/Mux_16_i2411_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40889 ( input A, B, C, D, output Z );

  LUT4 #("0x559D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1563 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40890 \sine_gen/Mux_16_i1658_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40891 \sine_gen/Mux_16_i2426_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40890 ( input A, B, C, D, output Z );

  LUT4 #("0xA50F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40891 ( input A, B, C, D, output Z );

  LUT4 #("0x99CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1564 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18936_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40892 \sine_gen/Mux_30_i1770_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40892 ( input A, B, C, D, output Z );

  LUT4 #("0x878F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1567 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17934_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40893 \sine_gen/Mux_44_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40893 ( input A, B, C, D, output Z );

  LUT4 #("0x8E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1568 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18737_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40894 \sine_gen/Mux_30_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40894 ( input A, B, C, D, output Z );

  LUT4 #("0x4DF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1570 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18938_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40895 \sine_gen/Mux_30_i1676_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40895 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1572 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18738_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40896 \sine_gen/Mux_30_i3116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40896 ( input A, B, C, D, output Z );

  LUT4 #("0xAD52") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1574 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18939_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40897 \sine_gen/Mux_30_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40897 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1576 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18747_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40898 \sine_gen/Mux_30_i3001_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40898 ( input A, B, C, D, output Z );

  LUT4 #("0x6963") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1578 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18746_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40899 \sine_gen/Mux_30_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40899 ( input A, B, C, D, output Z );

  LUT4 #("0xD463") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1580 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i17933_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40900 \sine_gen/Mux_44_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40900 ( input A, B, C, D, output Z );

  LUT4 #("0x8976") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1582 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40659 \sine_gen/i17693_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40819 \sine_gen/Mux_22_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1586 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18855_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40901 \sine_gen/Mux_30_i1595_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40901 ( input A, B, C, D, output Z );

  LUT4 #("0xB9D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1587 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18929_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40902 \sine_gen/Mux_30_i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40902 ( input A, B, C, D, output Z );

  LUT4 #("0x1C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1588 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18375_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40903 \sine_gen/Mux_44_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40903 ( input A, B, C, D, output Z );

  LUT4 #("0x1E71") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1590 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17694_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40904 \sine_gen/Mux_22_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40904 ( input A, B, C, D, output Z );

  LUT4 #("0x13CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1592 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address3[5]_bdd_4_lut_51 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40905 \sine_gen/Mux_36_i3930_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40905 ( input A, B, C, D, output Z );

  LUT4 #("0x8999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1594 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17696_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40906 \sine_gen/Mux_22_i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40906 ( input A, B, C, D, output Z );

  LUT4 #("0x0E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1596 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18930_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40907 \sine_gen/Mux_30_i1580_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40907 ( input A, B, C, D, output Z );

  LUT4 #("0x662A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1598 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40908 \sine_gen/Mux_30_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40909 \sine_gen/Mux_30_i1564_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40908 ( input A, B, C, D, output Z );

  LUT4 #("0x85FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40909 ( input A, B, C, D, output Z );

  LUT4 #("0x9954") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1599 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18854_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40910 \sine_gen/Mux_30_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40910 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1600 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_16_i4090_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/i12789_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1609 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18869_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40911 \sine_gen/Mux_30_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40911 ( input A, B, C, D, output Z );

  LUT4 #("0xE187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1610 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i12723_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40408 \sine_gen/Mux_8_i700_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1612 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40912 \sine_gen/i18081_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \sine_gen/Mux_44_i3643_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40912 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1613 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i17945_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40913 \sine_gen/Mux_40_i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40913 ( input A, B, C, D, output Z );

  LUT4 #("0x01FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1615 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18864_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40914 \sine_gen/Mux_30_i1451_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40914 ( input A, B, C, D, output Z );

  LUT4 #("0x95D6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1616 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i17714_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40915 \sine_gen/Mux_26_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40915 ( input A, B, C, D, output Z );

  LUT4 #("0x4FCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1622 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17717_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40916 \sine_gen/Mux_26_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40916 ( input A, B, C, D, output Z );

  LUT4 #("0x654D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1624 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i15947_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40917 \sine_gen/Mux_30_i1387_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40917 ( input A, B, C, D, output Z );

  LUT4 #("0x78E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1628 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18863_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40918 \sine_gen/Mux_30_i1371_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40918 ( input A, B, C, D, output Z );

  LUT4 #("0x546A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1629 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i15946_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40919 \sine_gen/Mux_30_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40919 ( input A, B, C, D, output Z );

  LUT4 #("0x9D94") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1630 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i605_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40920 \sine_gen/Mux_16_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40920 ( input A, B, C, D, output Z );

  LUT4 #("0xA966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1632 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40921 \sine_gen/Mux_44_i716_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40922 \sine_gen/Mux_44_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40921 ( input A, B, C, D, output Z );

  LUT4 #("0x6A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40922 ( input A, B, C, D, output Z );

  LUT4 #("0x8738") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1634 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40923 \sine_gen/Mux_30_i379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40924 \sine_gen/Mux_30_i1339_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40923 ( input A, B, C, D, output Z );

  LUT4 #("0x9AE6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40924 ( input A, B, C, D, output Z );

  LUT4 #("0x78A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1635 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18891_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40925 \sine_gen/Mux_30_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40925 ( input A, B, C, D, output Z );

  LUT4 #("0x1E70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1638 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i19013_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40926 \sine_gen/Mux_30_i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40926 ( input A, B, C, D, output Z );

  LUT4 #("0x2596") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1642 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40927 \sine_gen/i18237_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40928 \sine_gen/Mux_8_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40927 ( input A, B, C, D, output Z );

  LUT4 #("0x5C5C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40928 ( input A, B, C, D, output Z );

  LUT4 #("0x8037") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1646 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18866_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40929 \sine_gen/Mux_30_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40929 ( input A, B, C, D, output Z );

  LUT4 #("0x94A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1648 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_26_i3834_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \sine_gen/Mux_22_i2396_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1650 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i444_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40930 \sine_gen/Mux_16_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40930 ( input A, B, C, D, output Z );

  LUT4 #("0x789E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1651 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18015_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40931 \sine_gen/Mux_16_i61_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40931 ( input A, B, C, D, output Z );

  LUT4 #("0x7886") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1652 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i507_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40932 \sine_gen/Mux_16_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40932 ( input A, B, C, D, output Z );

  LUT4 #("0x9EE1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1655 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/Mux_44_i893_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \sine_gen/Mux_44_i892_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1656 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i476_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40933 \sine_gen/Mux_16_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40933 ( input A, B, C, D, output Z );

  LUT4 #("0x4B25") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1658 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_44_i891_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40934 \sine_gen/Mux_44_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40934 ( input A, B, C, D, output Z );

  LUT4 #("0x63C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1660 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18890_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40935 \sine_gen/Mux_30_i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40935 ( input A, B, C, D, output Z );

  LUT4 #("0x7187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1662 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40936 \sine_gen/Mux_8_i2490_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40937 \sine_gen/i12344_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40936 ( input A, B, C, D, output Z );

  LUT4 #("0xA855") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40937 ( input A, B, C, D, output Z );

  LUT4 #("0x565A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1663 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17723_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40938 \sine_gen/Mux_12_i1804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40938 ( input A, B, C, D, output Z );

  LUT4 #("0x3788") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1664 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40568 \sine_gen/i18105_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40939 \sine_gen/Mux_16_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40939 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1668 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \sine_gen/i17724_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40940 \sine_gen/Mux_12_i1835_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40940 ( input A, B, C, D, output Z );

  LUT4 #("0x5556") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1670 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/i18104_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40941 \sine_gen/Mux_16_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40941 ( input A, B, C, D, output Z );

  LUT4 #("0x7331") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1672 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40942 \sine_gen/Mux_44_i348_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40943 \sine_gen/Mux_44_i475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40942 ( input A, B, C, D, output Z );

  LUT4 #("0xD249") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40943 ( input A, B, C, D, output Z );

  LUT4 #("0x36D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1673 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_44_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40944 \sine_gen/Mux_44_i188_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40944 ( input A, B, C, D, output Z );

  LUT4 #("0x6139") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1675 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \sine_gen/i17732_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40945 \sine_gen/Mux_12_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40945 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1676 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18836_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40946 \sine_gen/Mux_12_i1882_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40946 ( input A, B, C, D, output Z );

  LUT4 #("0xFE05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1677 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18831_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40947 \sine_gen/Mux_12_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40947 ( input A, B, C, D, output Z );

  LUT4 #("0xF08F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1678 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_16_i158_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40948 \sine_gen/Mux_16_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40948 ( input A, B, C, D, output Z );

  LUT4 #("0xE118") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1680 ( input D1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40949 \sine_gen/i5_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40950 \sine_gen/i12850_rep_3869_2_lut ( .A(A0), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40949 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40950 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1681 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40951 \sine_gen/Mux_30_i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40952 \sine_gen/i19137_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40951 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40952 ( input A, B, C, D, output Z );

  LUT4 #("0xFE10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1682 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i189_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40953 \sine_gen/Mux_16_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40953 ( input A, B, C, D, output Z );

  LUT4 #("0x699A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1684 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_26_i444_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40954 \sine_gen/Mux_26_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40954 ( input A, B, C, D, output Z );

  LUT4 #("0x4C9B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1685 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_26_i317_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40955 \sine_gen/Mux_26_i301_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40955 ( input A, B, C, D, output Z );

  LUT4 #("0xD552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1686 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18131_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40956 \sine_gen/Mux_8_i2636_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40956 ( input A, B, C, D, output Z );

  LUT4 #("0xC813") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1692 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_44_i444_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40957 \sine_gen/Mux_44_i428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40957 ( input A, B, C, D, output Z );

  LUT4 #("0x6CB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1694 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_26_i476_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40958 \sine_gen/Mux_26_i316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40958 ( input A, B, C, D, output Z );

  LUT4 #("0x7961") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1697 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18021_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40959 \sine_gen/Mux_16_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40959 ( input A, B, C, D, output Z );

  LUT4 #("0x956B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1698 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_16_i221_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40960 \sine_gen/Mux_16_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40960 ( input A, B, C, D, output Z );

  LUT4 #("0xDB69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1702 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18364_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/i18363_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1704 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_30_i605_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40961 \sine_gen/Mux_30_i589_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40961 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1707 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_44_i507_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40962 \sine_gen/Mux_44_i93_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40962 ( input A, B, C, D, output Z );

  LUT4 #("0xE669") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1708 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i12722_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/Mux_8_i669_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1710 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18130_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40235 \sine_gen/i18129_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1714 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40963 \sine_gen/Mux_44_i157_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40964 \sine_gen/Mux_44_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40963 ( input A, B, C, D, output Z );

  LUT4 #("0x6396") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40964 ( input A, B, C, D, output Z );

  LUT4 #("0xA96A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1716 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17733_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40965 \sine_gen/Mux_12_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40965 ( input A, B, C, D, output Z );

  LUT4 #("0x70F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1719 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40568 \sine_gen/i18231_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40966 \sine_gen/i19246_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40966 ( input A, B, C, D, output Z );

  LUT4 #("0xEA15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1720 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40652 \sine_gen/Mux_44_i221_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40967 \sine_gen/Mux_44_i220_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40967 ( input A, B, C, D, output Z );

  LUT4 #("0x8661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1723 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40968 \sine_gen/Mux_16_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40969 \sine_gen/Mux_12_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40968 ( input A, B, C, D, output Z );

  LUT4 #("0x6A29") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40969 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1724 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18830_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40970 \sine_gen/Mux_12_i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40970 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1726 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18921_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 \sine_gen/Mux_22_i252_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1731 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_44_i189_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40971 \sine_gen/Mux_44_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40971 ( input A, B, C, D, output Z );

  LUT4 #("0x699C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1732 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_26_i2396_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40972 \sine_gen/i12421_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40972 ( input A, B, C, D, output Z );

  LUT4 #("0x6366") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1735 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_40_i605_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40973 \sine_gen/Mux_40_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40973 ( input A, B, C, D, output Z );

  LUT4 #("0x3664") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1737 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40974 \sine_gen/Mux_44_i765_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40975 \sine_gen/i19160_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40974 ( input A, B, C, D, output Z );

  LUT4 #("0xCCD8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40975 ( input A, B, C, D, output Z );

  LUT4 #("0xCDC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1741 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/Mux_44_i158_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40976 \sine_gen/Mux_44_i30_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40976 ( input A, B, C, D, output Z );

  LUT4 #("0xA942") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1742 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/Mux_26_i732_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40977 \sine_gen/Mux_26_i731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40977 ( input A, B, C, D, output Z );

  LUT4 #("0x7E03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1744 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_30_i3833_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40978 \sine_gen/i13609_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40978 ( input A, B, C, D, output Z );

  LUT4 #("0x333B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1746 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i18825_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \sine_gen/i17728_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1748 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40979 \sine_gen/i19214_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40980 \sine_gen/i12855_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40979 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40980 ( input A, B, C, D, output Z );

  LUT4 #("0xD8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1751 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i17699_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1752 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_36_i2333_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40981 \sine_gen/Mux_36_i2317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40981 ( input A, B, C, D, output Z );

  LUT4 #("0x0F3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1754 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i15902_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40982 \sine_gen/Mux_22_i3291_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40982 ( input A, B, C, D, output Z );

  LUT4 #("0xCC0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1756 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i15901_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40983 \sine_gen/Mux_22_i3259_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40983 ( input A, B, C, D, output Z );

  LUT4 #("0xD580") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1760 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40984 \sine_gen/i17768_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40985 \sine_gen/Mux_12_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40984 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40985 ( input A, B, C, D, output Z );

  LUT4 #("0x01F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1762 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40986 \sine_gen/i13854_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40262 \sine_gen/Mux_22_i3612_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40986 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1764 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18135_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40987 \sine_gen/i19242_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40987 ( input A, B, C, D, output Z );

  LUT4 #("0xC999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1768 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40988 \sine_gen/i19221_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40989 \sine_gen/i19230_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40988 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40989 ( input A, B, C, D, output Z );

  LUT4 #("0xCC88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1770 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18266_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40990 \sine_gen/Mux_8_i1402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40990 ( input A, B, C, D, output Z );

  LUT4 #("0x3236") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1772 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40991 \sine_gen/i12997_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40080 \sine_gen/i12740_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40991 ( input A, B, C, D, output Z );

  LUT4 #("0xC837") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1774 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40992 \sine_gen/i17765_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40993 \sine_gen/Mux_22_i2301_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40992 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40993 ( input A, B, C, D, output Z );

  LUT4 #("0xF099") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1777 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \sine_gen/i18102_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40994 \sine_gen/Mux_22_i2490_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40994 ( input A, B, C, D, output Z );

  LUT4 #("0x9991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1778 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_8_i1340_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40995 \sine_gen/Mux_8_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40995 ( input A, B, C, D, output Z );

  LUT4 #("0x95D5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1780 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17937_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40996 \sine_gen/Mux_40_i2731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40996 ( input A, B, C, D, output Z );

  LUT4 #("0xB425") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1782 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i17851_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40867 \sine_gen/i17850_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1785 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18806_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1786 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17936_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40997 \sine_gen/Mux_40_i2700_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40997 ( input A, B, C, D, output Z );

  LUT4 #("0x30EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1788 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40998 \sine_gen/Mux_40_i2553_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40999 \sine_gen/Mux_40_i2682_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40998 ( input A, B, C, D, output Z );

  LUT4 #("0x87A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40999 ( input A, B, C, D, output Z );

  LUT4 #("0x0C73") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1791 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i17781_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41000 \sine_gen/Mux_16_i1259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41000 ( input A, B, C, D, output Z );

  LUT4 #("0x9E58") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1792 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40644 \sine_gen/i18099_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41001 \sine_gen/Mux_40_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41001 ( input A, B, C, D, output Z );

  LUT4 #("0xB00D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1795 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18342_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41002 \sine_gen/Mux_40_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41002 ( input A, B, C, D, output Z );

  LUT4 #("0x8C98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1796 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40064 \sine_gen/Mux_12_i4025_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41003 \sine_gen/Mux_12_i4024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41003 ( input A, B, C, D, output Z );

  LUT4 #("0x373E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1798 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18092_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41004 \sine_gen/Mux_40_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41004 ( input A, B, C, D, output Z );

  LUT4 #("0x73CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1800 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_12_i2396_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41005 \sine_gen/i12379_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41005 ( input A, B, C, D, output Z );

  LUT4 #("0x595A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1801 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_16_i3833_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41006 \sine_gen/i13511_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41006 ( input A, B, C, D, output Z );

  LUT4 #("0x0F2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1802 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/i18369_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41007 \sine_gen/Mux_40_i2475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41007 ( input A, B, C, D, output Z );

  LUT4 #("0xBFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1804 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_8_i1530_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41008 \sine_gen/Mux_8_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41008 ( input A, B, C, D, output Z );

  LUT4 #("0x80FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1806 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41009 \sine_gen/Mux_40_i1785_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41010 \sine_gen/Mux_40_i2459_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41009 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41010 ( input A, B, C, D, output Z );

  LUT4 #("0x9989") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1807 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i18368_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41011 \sine_gen/Mux_40_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41011 ( input A, B, C, D, output Z );

  LUT4 #("0xEF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1810 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41012 \sine_gen/Mux_16_i954_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41013 \sine_gen/Mux_16_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41012 ( input A, B, C, D, output Z );

  LUT4 #("0x9626") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41013 ( input A, B, C, D, output Z );

  LUT4 #("0x9956") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1811 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i17780_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41014 \sine_gen/Mux_16_i1147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41014 ( input A, B, C, D, output Z );

  LUT4 #("0x7187") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1812 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_36_i1530_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41015 \sine_gen/Mux_36_i1274_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41015 ( input A, B, C, D, output Z );

  LUT4 #("0xB332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1816 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i15905_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41016 \sine_gen/Mux_40_i2380_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41016 ( input A, B, C, D, output Z );

  LUT4 #("0x5565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1817 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/Mux_40_i2396_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41017 \sine_gen/i12463_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41017 ( input A, B, C, D, output Z );

  LUT4 #("0x51AE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1818 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17763_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40903 \sine_gen/Mux_16_i1116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1820 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_40_i1947_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41018 \sine_gen/Mux_40_i1931_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41018 ( input A, B, C, D, output Z );

  LUT4 #("0x15AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1825 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40250 \sine_gen/i18793_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1826 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41019 \sine_gen/i18051_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41020 \sine_gen/Mux_22_i3356_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41019 ( input A, B, C, D, output Z );

  LUT4 #("0xF303") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41020 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1827 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41021 \sine_gen/i12845_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40712 \sine_gen/i1_2_lut_adj_2 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41021 ( input A, B, C, D, output Z );

  LUT4 #("0xA666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1828 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41022 \sine_gen/Mux_36_i2395_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41023 \sine_gen/Mux_40_i1754_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41022 ( input A, B, C, D, output Z );

  LUT4 #("0x5FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41023 ( input A, B, C, D, output Z );

  LUT4 #("0x9B33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1834 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/i18348_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41024 \sine_gen/Mux_40_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41024 ( input A, B, C, D, output Z );

  LUT4 #("0x4CCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1836 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17802_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41025 \sine_gen/Mux_26_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41025 ( input A, B, C, D, output Z );

  LUT4 #("0x2BF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1838 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i12791_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40147 \sine_gen/Mux_22_i700_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1840 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18246_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41026 \sine_gen/Mux_40_i1612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41026 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1842 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17798_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41027 \sine_gen/Mux_26_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41027 ( input A, B, C, D, output Z );

  LUT4 #("0x1839") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1843 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17801_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41028 \sine_gen/Mux_26_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41028 ( input A, B, C, D, output Z );

  LUT4 #("0xF70A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1844 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40157 \sine_gen/Mux_36_i476_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41029 \sine_gen/Mux_36_i316_3_lut_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41029 ( input A, B, C, D, output Z );

  LUT4 #("0xCF0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1846 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_12_i3356_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41030 \sine_gen/Mux_8_i572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41030 ( input A, B, C, D, output Z );

  LUT4 #("0xA9B9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1848 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/Mux_36_i1212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41031 \sine_gen/Mux_36_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41031 ( input A, B, C, D, output Z );

  LUT4 #("0x7871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1850 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41032 \sine_gen/Mux_26_i2459_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41033 \sine_gen/Mux_26_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41032 ( input A, B, C, D, output Z );

  LUT4 #("0xC2C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41033 ( input A, B, C, D, output Z );

  LUT4 #("0x9599") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1851 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18681_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41034 \sine_gen/Mux_26_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41034 ( input A, B, C, D, output Z );

  LUT4 #("0xF024") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1855 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i15937_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41035 \sine_gen/Mux_12_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41035 ( input A, B, C, D, output Z );

  LUT4 #("0xC999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1856 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18680_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41036 \sine_gen/Mux_26_i2507_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41036 ( input A, B, C, D, output Z );

  LUT4 #("0x7C3E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1858 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40488 \sine_gen/i17931_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41037 \sine_gen/Mux_26_i2475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41037 ( input A, B, C, D, output Z );

  LUT4 #("0xE6CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1862 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/i17892_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41038 \sine_gen/Mux_16_i1002_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41038 ( input A, B, C, D, output Z );

  LUT4 #("0x3C69") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1865 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17930_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41039 \sine_gen/Mux_26_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41039 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1866 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_36_i924_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41040 \sine_gen/Mux_36_i653_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41040 ( input A, B, C, D, output Z );

  LUT4 #("0x55A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1868 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i17891_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41041 \sine_gen/Mux_16_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41041 ( input A, B, C, D, output Z );

  LUT4 #("0x9C79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1871 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41042 \sine_gen/Mux_16_i716_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41043 \sine_gen/Mux_12_i3960_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41042 ( input A, B, C, D, output Z );

  LUT4 #("0x6A95") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41043 ( input A, B, C, D, output Z );

  LUT4 #("0x7FC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1872 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_12_i3419_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41044 \sine_gen/Mux_8_i397_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41044 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1874 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17871_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \sine_gen/Mux_16_i939_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1876 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41045 \sine_gen/Mux_26_i1754_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40969 \sine_gen/Mux_26_i1785_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41045 ( input A, B, C, D, output Z );

  LUT4 #("0x9B33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1877 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18660_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40645 \sine_gen/Mux_26_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1879 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18659_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41046 \sine_gen/Mux_26_i1739_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41046 ( input A, B, C, D, output Z );

  LUT4 #("0x5552") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1881 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i15940_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1884 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_40_i732_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41047 \sine_gen/Mux_40_i731_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41047 ( input A, B, C, D, output Z );

  LUT4 #("0x4DC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1886 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i17982_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41048 \sine_gen/Mux_26_i1707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41048 ( input A, B, C, D, output Z );

  LUT4 #("0x7F01") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1888 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_8_i1212_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41049 \sine_gen/Mux_8_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41049 ( input A, B, C, D, output Z );

  LUT4 #("0x58F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1891 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40577 \sine_gen/i17981_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41050 \sine_gen/Mux_26_i1676_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41050 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1893 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_16_i893_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \sine_gen/Mux_16_i892_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1898 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40241 \sine_gen/i19150_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41051 \sine_gen/Mux_12_i3612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41051 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1900 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_16_i891_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41052 \sine_gen/Mux_16_i653_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41052 ( input A, B, C, D, output Z );

  LUT4 #("0x399C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1902 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41053 \sine_gen/Mux_26_i1371_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41054 \sine_gen/Mux_26_i1612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41053 ( input A, B, C, D, output Z );

  LUT4 #("0x3C70") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41054 ( input A, B, C, D, output Z );

  LUT4 #("0xA87F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1903 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i12978_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41055 \sine_gen/Mux_26_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41055 ( input A, B, C, D, output Z );

  LUT4 #("0x870E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1905 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/i18265_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \sine_gen/i18264_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1907 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40234 \sine_gen/i18819_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1908 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40009 \sine_gen/Mux_36_i732_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41056 \sine_gen/Mux_36_i700_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41056 ( input A, B, C, D, output Z );

  LUT4 #("0x33AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1909 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i18821_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/i12859_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1910 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40652 \sine_gen/i17870_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41057 \sine_gen/Mux_16_i604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41057 ( input A, B, C, D, output Z );

  LUT4 #("0xE11E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1913 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i12858_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \sine_gen/Mux_36_i669_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1914 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_8_i252_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41058 \sine_gen/Mux_8_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41058 ( input A, B, C, D, output Z );

  LUT4 #("0x3781") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1917 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41059 \sine_gen/Mux_16_i379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41060 \sine_gen/Mux_16_i157_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41059 ( input A, B, C, D, output Z );

  LUT4 #("0xE578") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41060 ( input A, B, C, D, output Z );

  LUT4 #("0x6396") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1918 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_8_i189_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41061 \sine_gen/Mux_8_i173_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41061 ( input A, B, C, D, output Z );

  LUT4 #("0x7E05") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1921 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18271_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/i18270_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1924 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_22_i2333_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41062 \sine_gen/Mux_22_i2317_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41062 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1929 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_30_i3450_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41063 \sine_gen/Mux_26_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41063 ( input A, B, C, D, output Z );

  LUT4 #("0xD99B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1930 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_36_i3612_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41064 \sine_gen/i13776_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41064 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1934 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i15907_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41065 \sine_gen/Mux_26_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41065 ( input A, B, C, D, output Z );

  LUT4 #("0xEA15") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1936 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/i18020_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41066 \sine_gen/Mux_16_i348_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41066 ( input A, B, C, D, output Z );

  LUT4 #("0x9A49") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1940 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41067 \sine_gen/Mux_12_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41068 \sine_gen/Mux_16_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41067 ( input A, B, C, D, output Z );

  LUT4 #("0xD422") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41068 ( input A, B, C, D, output Z );

  LUT4 #("0x6BD6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1941 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i18014_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40619 \sine_gen/Mux_16_i270_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1945 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41069 \sine_gen/Mux_12_i1978_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41070 \sine_gen/i17553_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41069 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41070 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1946 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i17997_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40670 \sine_gen/Mux_26_i1324_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1948 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/Mux_12_i3228_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41071 \sine_gen/Mux_12_i3227_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41071 ( input A, B, C, D, output Z );

  LUT4 #("0x9DD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1950 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40184 \sine_gen/Mux_12_i3291_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41072 \sine_gen/Mux_8_i157_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41072 ( input A, B, C, D, output Z );

  LUT4 #("0xC7C7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1952 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i15928_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40216 \sine_gen/Mux_12_i3259_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1956 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/Mux_30_i3356_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41073 \sine_gen/Mux_26_i954_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41073 ( input A, B, C, D, output Z );

  LUT4 #("0xE81F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1958 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41074 \sine_gen/Mux_26_i2364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41075 \sine_gen/i19168_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41074 ( input A, B, C, D, output Z );

  LUT4 #("0x2075") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41075 ( input A, B, C, D, output Z );

  LUT4 #("0xDFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1960 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40026 \sine_gen/i18361_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41076 \sine_gen/i18360_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41076 ( input A, B, C, D, output Z );

  LUT4 #("0xB1B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1966 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18072_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41077 \sine_gen/Mux_16_i109_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41077 ( input A, B, C, D, output Z );

  LUT4 #("0x8761") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1972 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40215 \sine_gen/Mux_12_i2301_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \sine_gen/Mux_12_i2300_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1974 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40451 \sine_gen/i18071_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41078 \sine_gen/Mux_16_i78_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41078 ( input A, B, C, D, output Z );

  LUT4 #("0x6339") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1976 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41079 \sine_gen/Mux_12_i2174_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41080 \sine_gen/i17577_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41079 ( input A, B, C, D, output Z );

  LUT4 #("0x8B88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41080 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1978 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18063_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41081 \sine_gen/Mux_16_i46_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41081 ( input A, B, C, D, output Z );

  LUT4 #("0x6D36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1980 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/Mux_12_i3067_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41076 \sine_gen/i12745_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_1984 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41082 \sine_gen/Mux_36_i636_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41083 \sine_gen/Mux_36_i635_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41082 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41083 ( input A, B, C, D, output Z );

  LUT4 #("0x4DCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1986 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18062_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41084 \sine_gen/Mux_16_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41084 ( input A, B, C, D, output Z );

  LUT4 #("0xDB6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1990 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41085 \sine_gen/i12905_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41086 \sine_gen/i19249_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41085 ( input A, B, C, D, output Z );

  LUT4 #("0x8D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41086 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1992 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \sine_gen/Mux_22_i1372_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41087 \sine_gen/Mux_22_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41087 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1998 ( input D1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41088 \sine_gen/i19238_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41089 \sine_gen/i13858_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41088 ( input A, B, C, D, output Z );

  LUT4 #("0xCC33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41089 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_1999 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41090 \sine_gen/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41091 \sine_gen/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41090 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41091 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2000 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18335_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \sine_gen/Mux_8_i158_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2002 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \sine_gen/Mux_36_i252_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41092 \sine_gen/Mux_36_i236_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41092 ( input A, B, C, D, output Z );

  LUT4 #("0x5871") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2008 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41093 \sine_gen.i12909_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \sine_gen/i12892_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41093 ( input A, B, C, D, output Z );

  LUT4 #("0xCC36") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2010 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41094 \sine_gen/i19161_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40989 \sine_gen/i19226_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41094 ( input A, B, C, D, output Z );

  LUT4 #("0x5A6A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2012 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40988 \sine_gen/i19220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41095 \sine_gen/i19232_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41095 ( input A, B, C, D, output Z );

  LUT4 #("0xEE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2014 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41096 \sine_gen/i18174_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41097 \sine_gen/Mux_12_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41096 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41097 ( input A, B, C, D, output Z );

  LUT4 #("0xC8EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2016 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18173_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41098 \sine_gen/Mux_12_i2828_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41098 ( input A, B, C, D, output Z );

  LUT4 #("0x2465") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2017 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18161_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41099 \sine_gen/Mux_12_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41099 ( input A, B, C, D, output Z );

  LUT4 #("0x9ABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2025 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41082 \sine_gen/i18153_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40397 \sine_gen/Mux_8_i1309_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2026 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40095 \sine_gen/address2[5]_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41100 \sine_gen/Mux_22_i3930_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41100 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2030 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40032 \sine_gen/i18458_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \sine_gen/Mux_8_i1467_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2032 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18074_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \sine_gen/Mux_22_i2700_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2034 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41101 \sine_gen/i18147_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41102 \sine_gen/Mux_12_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41101 ( input A, B, C, D, output Z );

  LUT4 #("0x55F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41102 ( input A, B, C, D, output Z );

  LUT4 #("0x9189") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2038 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41103 \sine_gen/i18078_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41104 \sine_gen/Mux_22_i2874_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41103 ( input A, B, C, D, output Z );

  LUT4 #("0xA0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41104 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2040 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41105 \sine_gen/Mux_36_i3228_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41106 \sine_gen/i17744_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41105 ( input A, B, C, D, output Z );

  LUT4 #("0x444E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41106 ( input A, B, C, D, output Z );

  LUT4 #("0xDFD3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2042 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41107 \sine_gen/Mux_12_i2459_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41108 \sine_gen/Mux_12_i2553_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41107 ( input A, B, C, D, output Z );

  LUT4 #("0x9989") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41108 ( input A, B, C, D, output Z );

  LUT4 #("0x9959") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2043 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40296 \sine_gen/i18201_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41109 \sine_gen/Mux_12_i2538_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41109 ( input A, B, C, D, output Z );

  LUT4 #("0xC1C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2044 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40764 \sine_gen/i13025_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41110 \sine_gen/i12799_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41110 ( input A, B, C, D, output Z );

  LUT4 #("0x36CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2046 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut41111 \sine_gen.i12777_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41112 \sine_gen/i13487_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41111 ( input A, B, C, D, output Z );

  LUT4 #("0xA666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41112 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2048 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40074 \sine_gen/i18219_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41113 \sine_gen/Mux_12_i2475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41113 ( input A, B, C, D, output Z );

  LUT4 #("0xBCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2051 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40404 \sine_gen/i18218_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41114 \sine_gen/Mux_12_i2444_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41114 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2052 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut41115 \sine_gen/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40712 \sine_gen/i17596_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41115 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2053 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41116 \sine_gen/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41117 \sine_gen/i7_4_lut_adj_6 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41116 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41117 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2055 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41118 \sine_gen/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41119 \sine_gen/i6_4_lut_adj_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41118 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41119 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2056 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41120 \sine_gen/i1_3_lut_4_lut_adj_8 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41121 \sine_gen/i6_4_lut_adj_4 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41120 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2058 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41122 \sine_gen/i17610_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41064 \sine_gen/i17608_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2065 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41123 \sine_gen/Mux_12_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41124 \sine_gen.i13479_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41123 ( input A, B, C, D, output Z );

  LUT4 #("0xC387") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41124 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2066 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41125 \sine_gen.i13568_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41126 \sine_gen/Mux_30_i2955_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41125 ( input A, B, C, D, output Z );

  LUT4 #("0xEAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41126 ( input A, B, C, D, output Z );

  LUT4 #("0x23D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2081 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41127 \sine_gen/Mux_30_i3131_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41128 \sine_gen/Mux_30_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41127 ( input A, B, C, D, output Z );

  LUT4 #("0x94D2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41128 ( input A, B, C, D, output Z );

  LUT4 #("0x5DB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2084 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41129 \sine_gen/Mux_40_i2364_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41130 \sine_gen/i12923_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41129 ( input A, B, C, D, output Z );

  LUT4 #("0x44B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41130 ( input A, B, C, D, output Z );

  LUT4 #("0xD25A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2096 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41131 \sine_gen/Mux_12_i1754_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41132 \sine_gen/Mux_12_i506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41131 ( input A, B, C, D, output Z );

  LUT4 #("0x93B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41132 ( input A, B, C, D, output Z );

  LUT4 #("0xAD54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2099 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41133 \sine_gen/Mux_16_i3163_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41134 \sine_gen/i12375_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41133 ( input A, B, C, D, output Z );

  LUT4 #("0x265D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41134 ( input A, B, C, D, output Z );

  LUT4 #("0x1EF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2104 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41135 \sine_gen/Mux_36_i2490_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41136 \sine_gen/i12428_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41135 ( input A, B, C, D, output Z );

  LUT4 #("0x9991") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41136 ( input A, B, C, D, output Z );

  LUT4 #("0x13EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2107 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41137 \sine_gen/Mux_30_i2746_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41138 \sine_gen/Mux_30_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41137 ( input A, B, C, D, output Z );

  LUT4 #("0x7138") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41138 ( input A, B, C, D, output Z );

  LUT4 #("0x344F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2110 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41139 \sine_gen/Mux_16_i3131_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41140 \sine_gen/Mux_16_i3148_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41139 ( input A, B, C, D, output Z );

  LUT4 #("0x869A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41140 ( input A, B, C, D, output Z );

  LUT4 #("0xB265") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2118 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41141 \sine_gen/Mux_12_i2682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41142 \sine_gen/i12759_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41141 ( input A, B, C, D, output Z );

  LUT4 #("0x502F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41142 ( input A, B, C, D, output Z );

  LUT4 #("0x57A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2122 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41143 \sine_gen/i12757_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41144 \sine_gen/i12763_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41143 ( input A, B, C, D, output Z );

  LUT4 #("0xA999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41144 ( input A, B, C, D, output Z );

  LUT4 #("0x9333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41145 \sine_gen/Mux_30_i3530_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41146 \sine_gen/i12833_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41145 ( input A, B, C, D, output Z );

  LUT4 #("0xFE13") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41146 ( input A, B, C, D, output Z );

  LUT4 #("0xB999") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41147 \sine_gen/Mux_30_i2715_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41148 \sine_gen/Mux_22_i2395_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41147 ( input A, B, C, D, output Z );

  LUT4 #("0xC3C9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41148 ( input A, B, C, D, output Z );

  LUT4 #("0x3ECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2135 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41149 \sine_gen/Mux_36_i2874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41150 \sine_gen/Mux_36_i2843_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41149 ( input A, B, C, D, output Z );

  LUT4 #("0x1FF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41150 ( input A, B, C, D, output Z );

  LUT4 #("0x8515") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41151 \sine_gen/i18729_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40720 \sine_gen/Mux_12_i2859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41151 ( input A, B, C, D, output Z );

  LUT4 #("0x3789") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2147 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41152 \sine_gen/i12977_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41153 \sine_gen/Mux_26_i3612_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41152 ( input A, B, C, D, output Z );

  LUT4 #("0x9594") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41153 ( input A, B, C, D, output Z );

  LUT4 #("0x8001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2151 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41154 \sine_gen/i18735_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41155 \sine_gen/Mux_40_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41154 ( input A, B, C, D, output Z );

  LUT4 #("0x57A1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41155 ( input A, B, C, D, output Z );

  LUT4 #("0x38E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41156 \sine_gen/Mux_40_i986_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41157 \sine_gen/Mux_40_i506_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41156 ( input A, B, C, D, output Z );

  LUT4 #("0xDB32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41157 ( input A, B, C, D, output Z );

  LUT4 #("0xA5D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41158 \sine_gen/Mux_12_i3085_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41159 \sine_gen/Mux_16_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41158 ( input A, B, C, D, output Z );

  LUT4 #("0x7E0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41159 ( input A, B, C, D, output Z );

  LUT4 #("0x783E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41160 \sine_gen/Mux_44_i2809_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41161 \sine_gen/Mux_40_i1101_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41160 ( input A, B, C, D, output Z );

  LUT4 #("0x9299") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41161 ( input A, B, C, D, output Z );

  LUT4 #("0xADD5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41162 \sine_gen/Mux_12_i3100_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40855 \sine_gen/Mux_16_i3085_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41162 ( input A, B, C, D, output Z );

  LUT4 #("0x83CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2179 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41163 \sine_gen/Mux_30_i2682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41164 \sine_gen/i19130_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41163 ( input A, B, C, D, output Z );

  LUT4 #("0xB399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41164 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41165 \sine_gen/Mux_40_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41166 \sine_gen/Mux_44_i1913_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41165 ( input A, B, C, D, output Z );

  LUT4 #("0x78F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41166 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41167 \sine_gen/Mux_30_i3851_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41168 \sine_gen/Mux_30_i3576_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41167 ( input A, B, C, D, output Z );

  LUT4 #("0xBCF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41168 ( input A, B, C, D, output Z );

  LUT4 #("0xC3D3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2192 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41169 \sine_gen/Mux_40_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41170 \sine_gen/Mux_44_i1691_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41169 ( input A, B, C, D, output Z );

  LUT4 #("0xC933") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41170 ( input A, B, C, D, output Z );

  LUT4 #("0xC70E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41171 \sine_gen/Mux_44_i1564_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41172 \sine_gen/Mux_44_i1595_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41171 ( input A, B, C, D, output Z );

  LUT4 #("0x8786") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41172 ( input A, B, C, D, output Z );

  LUT4 #("0xD9B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41173 \sine_gen/Mux_30_i2507_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41174 \sine_gen/Mux_30_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41173 ( input A, B, C, D, output Z );

  LUT4 #("0x5D45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41174 ( input A, B, C, D, output Z );

  LUT4 #("0x3693") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41175 \sine_gen/Mux_44_i1498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41176 \sine_gen/Mux_44_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41175 ( input A, B, C, D, output Z );

  LUT4 #("0x8F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41176 ( input A, B, C, D, output Z );

  LUT4 #("0x7789") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41177 \sine_gen/Mux_16_i251_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40967 \sine_gen/Mux_16_i220_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41177 ( input A, B, C, D, output Z );

  LUT4 #("0x9CC6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41178 \sine_gen/Mux_44_i1466_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41179 \sine_gen/Mux_44_i1483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41178 ( input A, B, C, D, output Z );

  LUT4 #("0x462A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41179 ( input A, B, C, D, output Z );

  LUT4 #("0xC993") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41180 \sine_gen/Mux_44_i1339_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41181 \sine_gen/Mux_40_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41180 ( input A, B, C, D, output Z );

  LUT4 #("0x6C99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41181 ( input A, B, C, D, output Z );

  LUT4 #("0x9C1C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41182 \sine_gen/Mux_30_i1913_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41183 \sine_gen/Mux_22_i3163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41182 ( input A, B, C, D, output Z );

  LUT4 #("0x3266") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41183 ( input A, B, C, D, output Z );

  LUT4 #("0x8981") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41184 \sine_gen/Mux_16_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41185 \sine_gen/Mux_16_i2809_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41184 ( input A, B, C, D, output Z );

  LUT4 #("0x18CE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41185 ( input A, B, C, D, output Z );

  LUT4 #("0xA529") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41186 \sine_gen/Mux_30_i1691_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41187 \sine_gen/Mux_22_i3290_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41186 ( input A, B, C, D, output Z );

  LUT4 #("0x95D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41187 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2235 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41188 \sine_gen/Mux_16_i2746_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41189 \sine_gen/Mux_16_i475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41188 ( input A, B, C, D, output Z );

  LUT4 #("0x52D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41189 ( input A, B, C, D, output Z );

  LUT4 #("0x26DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41190 \sine_gen/i12388_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41191 \sine_gen/Mux_26_i15_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41190 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41191 ( input A, B, C, D, output Z );

  LUT4 #("0x462A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40923 \sine_gen/Mux_44_i379_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41192 \sine_gen/Mux_44_i285_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41192 ( input A, B, C, D, output Z );

  LUT4 #("0x799E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41193 \sine_gen/Mux_16_i2682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41194 \sine_gen/Mux_16_i2715_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41193 ( input A, B, C, D, output Z );

  LUT4 #("0xB939") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41194 ( input A, B, C, D, output Z );

  LUT4 #("0xC3E1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41195 \sine_gen/Mux_30_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41196 \sine_gen/Mux_26_i205_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41195 ( input A, B, C, D, output Z );

  LUT4 #("0x4AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41196 ( input A, B, C, D, output Z );

  LUT4 #("0x4AA9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41197 \sine_gen/Mux_16_i2619_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41198 \sine_gen/Mux_16_i1356_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41197 ( input A, B, C, D, output Z );

  LUT4 #("0x6559") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41198 ( input A, B, C, D, output Z );

  LUT4 #("0xD932") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41199 \sine_gen/Mux_16_i2588_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41200 \sine_gen/Mux_16_i1466_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41199 ( input A, B, C, D, output Z );

  LUT4 #("0x5495") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41200 ( input A, B, C, D, output Z );

  LUT4 #("0x264C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41201 \sine_gen/Mux_16_i2573_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41202 \sine_gen/Mux_16_i1498_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41201 ( input A, B, C, D, output Z );

  LUT4 #("0xF058") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41202 ( input A, B, C, D, output Z );

  LUT4 #("0xB33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41203 \sine_gen/Mux_16_i1564_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41204 \sine_gen/Mux_16_i1549_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41203 ( input A, B, C, D, output Z );

  LUT4 #("0x8876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41204 ( input A, B, C, D, output Z );

  LUT4 #("0x6A6B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41205 \sine_gen/i12386_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41206 \sine_gen/Mux_30_i1243_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41205 ( input A, B, C, D, output Z );

  LUT4 #("0x15EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41206 ( input A, B, C, D, output Z );

  LUT4 #("0x8976") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41207 \sine_gen/Mux_26_i506_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41208 \sine_gen/Mux_30_i1084_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41207 ( input A, B, C, D, output Z );

  LUT4 #("0xA876") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41208 ( input A, B, C, D, output Z );

  LUT4 #("0xC17C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41209 \sine_gen/Mux_30_i971_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41210 \sine_gen/Mux_30_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41209 ( input A, B, C, D, output Z );

  LUT4 #("0x9368") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41210 ( input A, B, C, D, output Z );

  LUT4 #("0x9A79") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2298 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41211 \sine_gen/Mux_16_i1595_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41212 \sine_gen/Mux_16_i1913_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41211 ( input A, B, C, D, output Z );

  LUT4 #("0xCBB3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41212 ( input A, B, C, D, output Z );

  LUT4 #("0x5646") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2305 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41213 \sine_gen/Mux_30_i859_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41214 \sine_gen/Mux_26_i986_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41213 ( input A, B, C, D, output Z );

  LUT4 #("0x61A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41214 ( input A, B, C, D, output Z );

  LUT4 #("0xBD54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41215 \sine_gen/Mux_26_i1274_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41216 \sine_gen/Mux_30_i716_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41215 ( input A, B, C, D, output Z );

  LUT4 #("0x78F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41216 ( input A, B, C, D, output Z );

  LUT4 #("0x69A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41217 \sine_gen/Mux_26_i1483_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41218 \sine_gen/Mux_30_i475_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41217 ( input A, B, C, D, output Z );

  LUT4 #("0x01F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41218 ( input A, B, C, D, output Z );

  LUT4 #("0x34DB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41219 \sine_gen/Mux_30_i285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41220 \sine_gen/Mux_26_i1498_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41219 ( input A, B, C, D, output Z );

  LUT4 #("0x6DB6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41220 ( input A, B, C, D, output Z );

  LUT4 #("0xE01F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41221 \sine_gen/Mux_30_i220_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41222 \sine_gen/Mux_30_i251_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41221 ( input A, B, C, D, output Z );

  LUT4 #("0x8661") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41222 ( input A, B, C, D, output Z );

  LUT4 #("0x9AA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41223 \sine_gen/i13894_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41224 \sine_gen/i15_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41223 ( input A, B, C, D, output Z );

  LUT4 #("0x3337") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41224 ( input A, B, C, D, output Z );

  LUT4 #("0x56AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41225 \sine_gen/Mux_26_i3960_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41226 \sine_gen/Mux_26_i4024_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41225 ( input A, B, C, D, output Z );

  LUT4 #("0x6EEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41226 ( input A, B, C, D, output Z );

  LUT4 #("0x557E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41227 \sine_gen/Mux_26_i1835_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41228 \sine_gen/Mux_26_i1804_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41227 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41228 ( input A, B, C, D, output Z );

  LUT4 #("0x1AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41229 \sine_gen/Mux_26_i1882_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41230 \sine_gen/Mux_26_i3100_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41229 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41230 ( input A, B, C, D, output Z );

  LUT4 #("0x85AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2342 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41231 \sine_gen/Mux_26_i2778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41232 \sine_gen/i19142_2_lut_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41231 ( input A, B, C, D, output Z );

  LUT4 #("0xB244") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41232 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41233 \sine_gen/Mux_26_i2682_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41234 \sine_gen/Mux_26_i2619_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41233 ( input A, B, C, D, output Z );

  LUT4 #("0x1399") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41234 ( input A, B, C, D, output Z );

  LUT4 #("0x8A51") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41235 \sine_gen.i15_2_lut_adj_1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41236 \sine_gen/i13904_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41235 ( input A, B, C, D, output Z );

  LUT4 #("0x666A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41236 ( input A, B, C, D, output Z );

  LUT4 #("0x01FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2354 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut41237 \sine_gen.SLICE_2354_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41238 \sine_gen/i340_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \sine_gen/Out3__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41237 ( input A, B, C, D, output Z );

  LUT4 #("0x4623") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41238 ( input A, B, C, D, output Z );

  LUT4 #("0x1216") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2355 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut41239 \sine_gen/i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41240 \sine_gen/i19311_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41239 ( input A, B, C, D, output Z );

  LUT4 #("0x0568") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41240 ( input A, B, C, D, output Z );

  LUT4 #("0x442B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp3_SLICE_2358 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41241 \comp3/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41242 \comp3/Vc_c_I_0_1_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41241 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41242 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2363 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut41243 \sine_gen/Mux_44_i1978_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41244 \sine_gen/i19196_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41243 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41244 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2371 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40298 \sine_gen/i18066_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41245 \sine_gen/Mux_36_i3195_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41245 ( input A, B, C, D, output Z );

  LUT4 #("0xEE55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2376 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41246 \sine_gen/i19201_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut41247 \sine_gen/i19186_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41246 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41247 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2380 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41248 \sine_gen/Mux_8_i3195_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41249 \sine_gen/Mux_12_i2364_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41248 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41249 ( input A, B, C, D, output Z );

  LUT4 #("0x0BC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2382 ( input C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41250 \sine_gen/i13518_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41251 \sine_gen/Mux_16_i14_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41250 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41251 ( input A, B, C, D, output Z );

  LUT4 #("0xE7E7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2394 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41252 \sine_gen/i12431_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41253 \sine_gen/Mux_44_i14_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41252 ( input A, B, C, D, output Z );

  LUT4 #("0x1E1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41253 ( input A, B, C, D, output Z );

  LUT4 #("0xBBDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2396 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41254 \sine_gen/i19177_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41255 \sine_gen/i19164_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41254 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41255 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2400 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41256 \sine_gen/Mux_44_i2426_3_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41257 \sine_gen/Mux_44_i2553_3_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41256 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41257 ( input A, B, C, D, output Z );

  LUT4 #("0x44BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2402 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41258 \sine_gen/Mux_16_i1676_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41259 \sine_gen/Mux_16_i2553_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41258 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41259 ( input A, B, C, D, output Z );

  LUT4 #("0x6565") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2404 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41260 \sine_gen/Mux_16_i1722_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41261 \sine_gen/Mux_16_i2380_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41260 ( input A, B, C, D, output Z );

  LUT4 #("0x5566") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41261 ( input A, B, C, D, output Z );

  LUT4 #("0xC6C6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2408 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41262 \sine_gen/i13853_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41263 \sine_gen/Mux_26_i3993_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41262 ( input A, B, C, D, output Z );

  LUT4 #("0x77FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41263 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2412 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41264 \sine_gen/Mux_30_i2426_3_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41265 \sine_gen/Mux_30_i2380_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41264 ( input A, B, C, D, output Z );

  LUT4 #("0xAA66") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41265 ( input A, B, C, D, output Z );

  LUT4 #("0x9C9C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2416 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41266 \sine_gen/Mux_30_i2553_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41267 \sine_gen/Mux_30_i1722_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41266 ( input A, B, C, D, output Z );

  LUT4 #("0x33C3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41267 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2419 ( input D1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut41268 \sine_gen/i13631_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41269 \sine_gen/i19195_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41268 ( input A, B, C, D, output Z );

  LUT4 #("0xAAFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41269 ( input A, B, C, D, output Z );

  LUT4 #("0xEECC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2420 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41270 \sine_gen/i13836_2_lut_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41271 \sine_gen/i13821_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41271 ( input A, B, C, D, output Z );

  LUT4 #("0x5FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module comp2_SLICE_2425 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut41272 \comp2/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41273 \comp2/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41272 ( input A, B, C, D, output Z );

  LUT4 #("0x0002") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41273 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2458 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40488 \sine_gen/i18138_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41274 \sine_gen/i13979_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41274 ( input A, B, C, D, output Z );

  LUT4 #("0x03F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2466 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/i18515_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40306 \sine_gen/Mux_12_i3898_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2467 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41275 \sine_gen/Mux_12_i3930_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40307 \sine_gen/i18213_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41275 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2473 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40286 \sine_gen/i17898_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41276 \sine_gen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41276 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2477 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut41277 \sine_gen/i13459_1_lut_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \sine_gen/i1_2_lut_adj_7 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41277 ( input A, B, C, D, output Z );

  LUT4 #("0x33FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2500 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/Mux_40_i3835_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2504 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40234 \sine_gen/i18446_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2505 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40250 \sine_gen/i18795_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2510 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18476_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2515 ( input C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40634 \sine_gen/i18873_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41278 \sine_gen/i4_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41278 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2517 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i18860_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2519 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40250 \sine_gen/i18849_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2520 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18407_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2526 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40250 \sine_gen/i18719_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2527 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40250 \sine_gen/i18776_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2565 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40235 \sine_gen/i18902_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2587 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40436 \sine_gen/Mux_36_i158_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut41279 \sine_gen/i18846_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41279 ( input A, B, C, D, output Z );

  LUT4 #("0xC5CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2607 ( input B0, A0, output F0 );
  wire   GNDI;

  lut41280 \sine_gen/i1_2_lut_adj_5 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41280 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2608 ( input D0, C0, B0, A0, output F0 );

  lut40103 \sine_gen/address2[10]_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2611 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40216 \sine_gen/i18711_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2614 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40120 \sine_gen/i13530_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2618 ( input B0, A0, output F0 );
  wire   GNDI;

  lut41281 \sine_gen/i13643_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut41281 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module sine_gen_SLICE_2620 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40234 \sine_gen/i17944_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module sine_gen_SLICE_2621 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40041 \sine_gen/i18499_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_2628 ( output F0 );
  wire   GNDI;

  lut41282 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut41282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tw_gen_SLICE_2629 ( input DI1, D1, C1, B1, A1, C0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut41283 \tw_gen/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut41284 \tw_gen/i439_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tw_gen/direction_c ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut41283 ( input A, B, C, D, output Z );

  LUT4 #("0x6663") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut41284 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module Vc ( input PADDO, output Vc );
  wire   VCCI;

  BB_B_B \Vc_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vc));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vc) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module Vbn ( input PADDO, output Vbn );
  wire   VCCI;

  BB_B_B \Vbn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vbn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vbn) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vb ( input PADDO, output Vb );
  wire   VCCI;

  BB_B_B \Vb_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vb));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vb) = (0:0:0,0:0:0);
  endspecify

endmodule

module Van ( input PADDO, output Van );
  wire   VCCI;

  BB_B_B \Van_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Van));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Van) = (0:0:0,0:0:0);
  endspecify

endmodule

module Va ( input PADDO, output Va );
  wire   VCCI;

  BB_B_B \Va_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Va));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Va) = (0:0:0,0:0:0);
  endspecify

endmodule

module Vcn ( input PADDO, output Vcn );
  wire   VCCI;

  BB_B_B \Vcn_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(Vcn));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => Vcn) = (0:0:0,0:0:0);
  endspecify

endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule
