#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May  7 04:03:54 2018
# Process ID: 10684
# Current directory: D:/All kind of stuff/dsd project/proiect_final/proiect_final.runs/synth_1
# Command line: vivado.exe -log state.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source state.tcl
# Log file: D:/All kind of stuff/dsd project/proiect_final/proiect_final.runs/synth_1/state.vds
# Journal file: D:/All kind of stuff/dsd project/proiect_final/proiect_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source state.tcl -notrace
Command: synth_design -top state -part xc7a35tlcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2436 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 388.531 ; gain = 97.508
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'state' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:37]
INFO: [Synth 8-3491] module 'clock_div' declared at 'D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/clock_divider.vhd:6' bound to instance 'SEC' of component 'clock_div' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:96]
INFO: [Synth 8-638] synthesizing module 'clock_div' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/clock_divider.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (1#1) [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/clock_divider.vhd:12]
INFO: [Synth 8-3491] module 'timer_5_sec' declared at 'D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_5_sec.vhd:29' bound to instance 'T5' of component 'timer_5_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:100]
INFO: [Synth 8-638] synthesizing module 'timer_5_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_5_sec.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_5_sec.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'timer_5_sec' (2#1) [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_5_sec.vhd:36]
INFO: [Synth 8-3491] module 'timer_5_sec' declared at 'D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_5_sec.vhd:29' bound to instance 'T5v2' of component 'timer_5_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:103]
INFO: [Synth 8-3491] module 'timer_20_sec' declared at 'D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_20_sec.vhd:29' bound to instance 'T20' of component 'timer_20_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:106]
INFO: [Synth 8-638] synthesizing module 'timer_20_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_20_sec.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_20_sec.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'timer_20_sec' (3#1) [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_20_sec.vhd:36]
INFO: [Synth 8-3491] module 'timer_30_sec' declared at 'D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_30_sec.vhd:29' bound to instance 'T30' of component 'timer_30_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:109]
INFO: [Synth 8-638] synthesizing module 'timer_30_sec' [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_30_sec.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_30_sec.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'timer_30_sec' (4#1) [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_30_sec.vhd:36]
WARNING: [Synth 8-614] signal 'aut' is read in the process but is not in the sensitivity list [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:112]
WARNING: [Synth 8-614] signal 'presp' is read in the process but is not in the sensitivity list [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:112]
WARNING: [Synth 8-614] signal 'clat' is read in the process but is not in the sensitivity list [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'state' (5#1) [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/state.vhd:37]
WARNING: [Synth 8-3331] design state has unconnected port nxt
WARNING: [Synth 8-3331] design state has unconnected port sel
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 440.832 ; gain = 149.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 440.832 ; gain = 149.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tlcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/constrs_1/new/net.xdc]
Finished Parsing XDC File [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/constrs_1/new/net.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/constrs_1/new/net.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/state_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/state_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 765.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tlcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element one_second_counter_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/clock_divider.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_20_sec.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element a_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_30_sec.vhd:43]
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'state'
INFO: [Synth 8-5546] ROM "v_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "en_t_30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 standby |                            00000 |                            00000
                 sel_aut |                            00001 |                            00001
                 sel_man |                            00010 |                            00010
                 started |                            00011 |                            00011
               presp_inc |                            00100 |                            00100
               presp_rot |                            00110 |                            00101
              presp_evac |                            00111 |                            00110
                  sp_inc |                            00101 |                            00111
            sp_incalzire |                            01000 |                            01000
                  sp_rot |                            01001 |                            01001
                 sp_evac |                            01010 |                            01010
                  cl_inc |                            01011 |                            01011
                  cl_rot |                            01100 |                            01100
                 cl_evac |                            01101 |                            01101
                cl_s_inc |                            01110 |                            01110
                cl_s_rot |                            10000 |                            01111
               cl_s_evac |                            10001 |                            10000
                    cent |                            01111 |                            10001
                     fin |                            10010 |                            10010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'state'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	  41 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module state 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 2     
	  41 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 17    
Module timer_5_sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module timer_20_sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module timer_30_sec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "v_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SEC/one_second_counter_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/clock_divider.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element T20/a_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_20_sec.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element T30/a_reg was removed.  [D:/All kind of stuff/dsd project/proiect_final/proiect_final.srcs/sources_1/imports/src/timer_30_sec.vhd:43]
WARNING: [Synth 8-3331] design state has unconnected port nxt
WARNING: [Synth 8-3331] design state has unconnected port sel
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aut_reg[0] )
WARNING: [Synth 8-3332] Sequential element (aut_reg[0]) is unused and will be removed from module state.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 765.410 ; gain = 474.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT2   |     9|
|4     |LUT3   |    10|
|5     |LUT4   |    40|
|6     |LUT5   |    43|
|7     |LUT6   |    22|
|8     |MUXF7  |     6|
|9     |MUXF8  |     2|
|10    |FDCE   |    41|
|11    |FDRE   |    38|
|12    |IBUF   |    12|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   247|
|2     |  SEC    |clock_div     |    76|
|3     |  T20    |timer_20_sec  |    22|
|4     |  T30    |timer_30_sec  |    14|
|5     |  T5     |timer_5_sec   |    23|
|6     |  T5v2   |timer_5_sec_0 |    12|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 786.402 ; gain = 170.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 786.402 ; gain = 495.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 786.898 ; gain = 508.605
INFO: [Common 17-1381] The checkpoint 'D:/All kind of stuff/dsd project/proiect_final/proiect_final.runs/synth_1/state.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file state_utilization_synth.rpt -pb state_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 786.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  7 04:04:33 2018...
