#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x24891b0 .scope module, "BancoPruebas" "BancoPruebas" 2 5;
 .timescale -9 -12;
v0x24ac350_0 .net "Clock", 0 0, v0x24ab560_0; 1 drivers
v0x24ac3f0_0 .net "Reset", 0 0, v0x24ab360_0; 1 drivers
v0x24ac470_0 .var "dataA", 31 0;
v0x24ac540_0 .var "dataB", 31 0;
v0x24ac610_0 .net "oA_Sel", 0 0, v0x24abd00_0; 1 drivers
v0x24ac690_0 .net "oAdd_Sel", 0 0, v0x24abdd0_0; 1 drivers
v0x24ac710_0 .net "oB_Sel", 0 0, v0x24abea0_0; 1 drivers
v0x24ac790_0 .net "oProduct_Sel", 0 0, v0x24abf70_0; 1 drivers
v0x24ac860_0 .net "oShift", 0 0, v0x24abff0_0; 1 drivers
v0x24ac970_0 .net "product", 63 0, v0x24aa460_0; 1 drivers
v0x24ac9f0_0 .net "wAck", 0 0, v0x24ab1f0_0; 1 drivers
v0x24aca70_0 .net "wValidData", 0 0, v0x24ab080_0; 1 drivers
v0x24acaf0_0 .net "wiLSB", 0 0, L_0x24acb70; 1 drivers
S_0x24ab800 .scope module, "control1" "control_Machine" 2 12, 3 14, S_0x24891b0;
 .timescale -9 -12;
v0x24ab8f0_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24a97c0_0 .alias "Reset", 0 0, v0x24ac3f0_0;
v0x24aba80_0 .var "firstBit", 0 0;
v0x24abb00_0 .alias "iAck", 0 0, v0x24ac9f0_0;
v0x24abbb0_0 .alias "iLSB", 0 0, v0x24acaf0_0;
v0x24abc30_0 .alias "iValid_Data", 0 0, v0x24aca70_0;
v0x24abd00_0 .var "oA_Sel", 0 0;
v0x24abdd0_0 .var "oAdd_Sel", 0 0;
v0x24abea0_0 .var "oB_Sel", 0 0;
v0x24abf70_0 .var "oProduct_Sel", 0 0;
v0x24abff0_0 .var "oShift", 0 0;
v0x24ac070_0 .var "rCountReset", 0 0;
v0x24ac0f0_0 .var "rCounter", 5 0;
v0x24ac190_0 .var "rCurrentState", 1 0;
v0x24ac2b0_0 .var "rNextState", 1 0;
E_0x24aa150/0 .event edge, v0x24ac190_0, v0x24ab080_0, v0x24aad70_0, v0x24ac0f0_0;
E_0x24aa150/1 .event edge, v0x24ab1f0_0;
E_0x24aa150 .event/or E_0x24aa150/0, E_0x24aa150/1;
S_0x24aaea0 .scope module, "p1" "probador" 2 13, 4 1, S_0x24891b0;
 .timescale -9 -12;
v0x24ab5e0_0 .alias "acknowledge", 0 0, v0x24ac9f0_0;
v0x24ab680_0 .alias "clk", 0 0, v0x24ac350_0;
v0x24ab700_0 .alias "rst", 0 0, v0x24ac3f0_0;
v0x24ab780_0 .alias "validdata", 0 0, v0x24aca70_0;
S_0x24ab470 .scope module, "r1" "reloj" 4 4, 4 10, S_0x24aaea0;
 .timescale -9 -12;
v0x24ab560_0 .var "clk", 0 0;
S_0x24ab270 .scope module, "rs" "reset" 4 5, 4 26, S_0x24aaea0;
 .timescale -9 -12;
v0x24ab360_0 .var "rst", 0 0;
S_0x24ab100 .scope module, "a1" "ack" 4 6, 4 37, S_0x24aaea0;
 .timescale -9 -12;
v0x24ab1f0_0 .var "acknowledge", 0 0;
S_0x24aaf90 .scope module, "d1" "valid" 4 7, 4 49, S_0x24aaea0;
 .timescale -9 -12;
v0x24ab080_0 .var "validdata", 0 0;
S_0x246acc0 .scope module, "data1" "DataPath" 2 15, 5 1, S_0x24891b0;
 .timescale -9 -12;
v0x24a9f00_0 .net "Add_Out", 63 0, v0x24a78a0_0; 1 drivers
v0x24a9fd0_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24aa050_0 .net "Data_A", 31 0, v0x24ac470_0; 1 drivers
v0x24aa0d0_0 .net "Data_B", 31 0, v0x24ac540_0; 1 drivers
v0x24aa1b0_0 .net "Mux_A_Out", 31 0, v0x24a8fa0_0; 1 drivers
v0x24aa280_0 .net "Mux_B_Out", 31 0, v0x24a9da0_0; 1 drivers
v0x24aa390_0 .net "Mux_Prod_Out", 63 0, v0x24a81b0_0; 1 drivers
v0x24aa460_0 .var "Prod", 63 0;
v0x24aa530_0 .net "Product", 63 0, v0x24a7d10_0; 1 drivers
v0x24aa5b0_0 .net "Reg_A_Out", 31 0, v0x24a8b70_0; 1 drivers
v0x24aa690_0 .net "Reg_B_Out", 31 0, v0x24a9990_0; 1 drivers
v0x24aa710_0 .alias "Reset", 0 0, v0x24ac3f0_0;
v0x24aa800_0 .alias "Shift_Enable", 0 0, v0x24ac860_0;
v0x24aa8d0_0 .net "Shifted_A", 31 0, v0x24a8650_0; 1 drivers
v0x24aaa20_0 .net "Shifted_B", 31 0, v0x24a9430_0; 1 drivers
v0x24aaaf0_0 .net "Sum_Prod", 63 0, v0x24a7480_0; 1 drivers
v0x24aa950_0 .alias "a_sel", 0 0, v0x24ac610_0;
v0x24aac50_0 .net "add_sel", 0 0, C4<z>; 0 drivers
v0x24aab70_0 .alias "b_sel", 0 0, v0x24ac710_0;
v0x24aad70_0 .alias "oB_LSB", 0 0, v0x24acaf0_0;
v0x24aacd0_0 .alias "prod_sel", 0 0, v0x24ac790_0;
E_0x248a3e0 .event edge, v0x24a73e0_0;
L_0x24acb70 .part v0x24a9da0_0, 0, 1;
S_0x24a9ac0 .scope module, "Mux_B" "MUX" 5 25, 5 125, S_0x246acc0;
 .timescale -9 -12;
P_0x24a9bb8 .param/l "SIZE" 5 125, +C4<0100000>;
v0x24a9c50_0 .alias "Data_A", 31 0, v0x24aaa20_0;
v0x24a9d20_0 .alias "Data_B", 31 0, v0x24aa0d0_0;
v0x24a9da0_0 .var "Out", 31 0;
v0x24a9e50_0 .alias "Select", 0 0, v0x24ac710_0;
E_0x24a85a0 .event edge, v0x24a9e50_0, v0x24a9430_0, v0x24a9d20_0;
S_0x24a9560 .scope module, "Reg_B" "FFD" 5 33, 5 145, S_0x246acc0;
 .timescale -9 -12;
P_0x24a9658 .param/l "SIZE" 5 145, +C4<0100000>;
v0x24a9720_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24a9850_0 .alias "D", 31 0, v0x24aa280_0;
v0x24a98f0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x24a9990_0 .var "Q", 31 0;
v0x24a9a40_0 .alias "Reset", 0 0, v0x24ac3f0_0;
S_0x24a9100 .scope module, "Shift_B" "Shift_Register_Right" 5 43, 5 170, S_0x246acc0;
 .timescale -9 -12;
v0x24a9240_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24a92e0_0 .alias "Data", 31 0, v0x24aa690_0;
v0x24a9380_0 .alias "Enable", 0 0, v0x24ac860_0;
v0x24a9430_0 .var "Shifted_Data", 31 0;
v0x24a94e0_0 .var "newClock", 0 0;
E_0x24a91f0 .event posedge, v0x24a94e0_0;
S_0x24a8cc0 .scope module, "Mux_A" "MUX" 5 55, 5 125, S_0x246acc0;
 .timescale -9 -12;
P_0x24a8db8 .param/l "SIZE" 5 125, +C4<0100000>;
v0x24a8e50_0 .alias "Data_A", 31 0, v0x24aa8d0_0;
v0x24a8f20_0 .alias "Data_B", 31 0, v0x24aa050_0;
v0x24a8fa0_0 .var "Out", 31 0;
v0x24a9050_0 .alias "Select", 0 0, v0x24ac610_0;
E_0x24a88f0 .event edge, v0x24a9050_0, v0x24a8650_0, v0x24a8f20_0;
S_0x24a8780 .scope module, "Reg_A" "FFD" 5 63, 5 145, S_0x246acc0;
 .timescale -9 -12;
P_0x24a8878 .param/l "SIZE" 5 145, +C4<0100000>;
v0x24a8940_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24a8a30_0 .alias "D", 31 0, v0x24aa1b0_0;
v0x24a8ad0_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x24a8b70_0 .var "Q", 31 0;
v0x24a8c40_0 .alias "Reset", 0 0, v0x24ac3f0_0;
S_0x24a8310 .scope module, "Shift_A" "Shift_Register_Left" 5 73, 5 200, S_0x246acc0;
 .timescale -9 -12;
v0x24a8450_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24a8520_0 .alias "Data", 31 0, v0x24aa5b0_0;
v0x24a85d0_0 .alias "Enable", 0 0, v0x24ac860_0;
v0x24a8650_0 .var "Shifted_Data", 31 0;
v0x24a8700_0 .var "newClock", 0 0;
E_0x24a8400 .event posedge, v0x24a8700_0;
S_0x24a7e90 .scope module, "Mux_Prod1" "MUX" 5 85, 5 125, S_0x246acc0;
 .timescale -9 -12;
P_0x24a7f88 .param/l "SIZE" 5 125, +C4<01000000>;
v0x24a8060_0 .alias "Data_A", 63 0, v0x24aaaf0_0;
v0x24a8130_0 .net "Data_B", 63 0, C4<0000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x24a81b0_0 .var "Out", 63 0;
v0x24a8260_0 .alias "Select", 0 0, v0x24ac790_0;
E_0x24a7870 .event edge, v0x24a8260_0, v0x24a7480_0, v0x24a8130_0;
S_0x24a7950 .scope module, "Reg_Prod" "FFD" 5 97, 5 145, S_0x246acc0;
 .timescale -9 -12;
P_0x24a7a48 .param/l "SIZE" 5 145, +C4<01000000>;
v0x24a7b10_0 .alias "Clock", 0 0, v0x24ac350_0;
v0x24a7bd0_0 .alias "D", 63 0, v0x24aa390_0;
v0x24a7c70_0 .net "Enable", 0 0, C4<1>; 1 drivers
v0x24a7d10_0 .var "Q", 63 0;
v0x24a7e10_0 .alias "Reset", 0 0, v0x24ac3f0_0;
E_0x24a7ac0 .event posedge, v0x24a7b10_0;
S_0x24a75d0 .scope module, "Adder_Prod" "ADDER" 5 106, 5 231, S_0x246acc0;
 .timescale -9 -12;
v0x24a7730_0 .alias "Data_A", 31 0, v0x24aa5b0_0;
v0x24a77f0_0 .alias "Data_B", 63 0, v0x24aa530_0;
v0x24a78a0_0 .var "Result", 63 0;
E_0x24a76c0 .event edge, v0x24a73e0_0, v0x24a7730_0;
S_0x2468e80 .scope module, "Mux_Prod0" "MUX" 5 114, 5 125, S_0x246acc0;
 .timescale -9 -12;
P_0x2447f48 .param/l "SIZE" 5 125, +C4<01000000>;
v0x24867a0_0 .alias "Data_A", 63 0, v0x24a9f00_0;
v0x24a73e0_0 .alias "Data_B", 63 0, v0x24aa530_0;
v0x24a7480_0 .var "Out", 63 0;
v0x24a7520_0 .alias "Select", 0 0, v0x24aac50_0;
E_0x2465fb0 .event edge, v0x24a7520_0, v0x24867a0_0, v0x24a73e0_0;
    .scope S_0x24ab800;
T_0 ;
    %wait E_0x24a7ac0;
    %load/v 8, v0x24a97c0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v0x24ac190_0, 0, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24ac070_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x24aba80_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x24ac2b0_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x24ac190_0, 0, 8;
    %load/v 8, v0x24ac070_0, 1;
    %jmp/0xz  T_0.2, 8;
    %ix/load 0, 6, 0;
    %assign/v0 v0x24ac0f0_0, 0, 0;
    %jmp T_0.3;
T_0.2 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x24ac0f0_0, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x24ac0f0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x24ab800;
T_1 ;
    %wait E_0x24aa150;
    %load/v 8, v0x24ac190_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %set/v v0x24ac2b0_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %set/v v0x24ac070_0, 1, 1;
    %set/v v0x24abff0_0, 0, 1;
    %set/v v0x24abd00_0, 0, 1;
    %set/v v0x24abea0_0, 0, 1;
    %set/v v0x24abf70_0, 0, 1;
    %set/v v0x24abdd0_0, 0, 1;
    %load/v 8, v0x24abc30_0, 1;
    %jmp/0xz  T_1.5, 8;
    %movi 8, 1, 2;
    %set/v v0x24ac2b0_0, 8, 2;
    %set/v v0x24ac070_0, 0, 1;
    %set/v v0x24aba80_0, 1, 1;
    %jmp T_1.6;
T_1.5 ;
    %set/v v0x24ac2b0_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %set/v v0x24abd00_0, 1, 1;
    %set/v v0x24abea0_0, 1, 1;
    %set/v v0x24abf70_0, 1, 1;
    %load/v 8, v0x24abbb0_0, 1;
    %jmp/0xz  T_1.7, 8;
    %set/v v0x24abff0_0, 1, 1;
    %set/v v0x24abdd0_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %set/v v0x24abff0_0, 1, 1;
    %set/v v0x24abdd0_0, 1, 1;
T_1.8 ;
    %load/v 8, v0x24ac0f0_0, 6;
   %cmpi/u 8, 32, 6;
    %jmp/0xz  T_1.9, 5;
    %movi 8, 1, 2;
    %set/v v0x24ac2b0_0, 8, 2;
    %jmp T_1.10;
T_1.9 ;
    %movi 8, 2, 2;
    %set/v v0x24ac2b0_0, 8, 2;
    %set/v v0x24ac070_0, 1, 1;
T_1.10 ;
    %jmp T_1.4;
T_1.2 ;
    %set/v v0x24ac0f0_0, 0, 6;
    %set/v v0x24abff0_0, 0, 1;
    %set/v v0x24abdd0_0, 0, 1;
    %load/v 8, v0x24abb00_0, 1;
    %jmp/0xz  T_1.11, 8;
    %set/v v0x24ac2b0_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %movi 8, 2, 2;
    %set/v v0x24ac2b0_0, 8, 2;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x24ab470;
T_2 ;
    %set/v v0x24ab560_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x24ab470;
T_3 ;
    %delay 250000, 0;
    %set/v v0x24ab560_0, 1, 1;
    %delay 250000, 0;
    %set/v v0x24ab560_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x24ab270;
T_4 ;
    %set/v v0x24ab360_0, 0, 1;
    %delay 2000, 0;
    %load/v 8, v0x24ab360_0, 1;
    %inv 8, 1;
    %set/v v0x24ab360_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0x24ab360_0, 1;
    %inv 8, 1;
    %set/v v0x24ab360_0, 8, 1;
    %end;
    .thread T_4;
    .scope S_0x24ab100;
T_5 ;
    %set/v v0x24ab1f0_0, 0, 1;
    %delay 25000000, 0;
    %load/v 8, v0x24ab1f0_0, 1;
    %inv 8, 1;
    %set/v v0x24ab1f0_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0x24ab1f0_0, 1;
    %inv 8, 1;
    %set/v v0x24ab1f0_0, 8, 1;
    %end;
    .thread T_5;
    .scope S_0x24aaf90;
T_6 ;
    %set/v v0x24ab080_0, 0, 1;
    %delay 2500000, 0;
    %load/v 8, v0x24ab080_0, 1;
    %inv 8, 1;
    %set/v v0x24ab080_0, 8, 1;
    %delay 500000, 0;
    %load/v 8, v0x24ab080_0, 1;
    %inv 8, 1;
    %set/v v0x24ab080_0, 8, 1;
    %end;
    .thread T_6;
    .scope S_0x24a9ac0;
T_7 ;
    %wait E_0x24a85a0;
    %load/v 8, v0x24a9e50_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v0x24a9c50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a9da0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x24a9e50_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %load/v 8, v0x24a9d20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a9da0_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x24a9560;
T_8 ;
    %wait E_0x24a7ac0;
    %load/v 8, v0x24a9a40_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a9990_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x24a98f0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x24a9850_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a9990_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x24a9100;
T_9 ;
    %set/v v0x24a94e0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x24a9100;
T_10 ;
    %delay 125000, 0;
    %set/v v0x24a94e0_0, 1, 1;
    %delay 125000, 0;
    %set/v v0x24a94e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x24a9100;
T_11 ;
    %wait E_0x24a91f0;
    %load/v 8, v0x24a9380_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x24a92e0_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftr/i0  8, 32;
    %set/v v0x24a9430_0, 8, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x24a92e0_0, 32;
    %set/v v0x24a9430_0, 8, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x24a8cc0;
T_12 ;
    %wait E_0x24a88f0;
    %load/v 8, v0x24a9050_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_12.0, 4;
    %load/v 8, v0x24a8e50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a8fa0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x24a9050_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.2, 4;
    %load/v 8, v0x24a8f20_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a8fa0_0, 0, 8;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x24a8780;
T_13 ;
    %wait E_0x24a7ac0;
    %load/v 8, v0x24a8c40_0, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a8b70_0, 0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x24a8ad0_0, 1;
    %jmp/0xz  T_13.2, 8;
    %load/v 8, v0x24a8a30_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x24a8b70_0, 0, 8;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x24a8310;
T_14 ;
    %set/v v0x24a8700_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x24a8310;
T_15 ;
    %delay 125000, 0;
    %set/v v0x24a8700_0, 1, 1;
    %delay 125000, 0;
    %set/v v0x24a8700_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x24a8310;
T_16 ;
    %wait E_0x24a8400;
    %load/v 8, v0x24a85d0_0, 1;
    %jmp/0xz  T_16.0, 8;
    %load/v 8, v0x24a8520_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x24a8650_0, 8, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v0x24a8520_0, 32;
    %set/v v0x24a8650_0, 8, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x24a7e90;
T_17 ;
    %wait E_0x24a7870;
    %load/v 8, v0x24a8260_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v0x24a8060_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a81b0_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x24a8260_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v0x24a8130_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a81b0_0, 0, 8;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x24a7950;
T_18 ;
    %wait E_0x24a7ac0;
    %load/v 8, v0x24a7e10_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a7d10_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x24a7c70_0, 1;
    %jmp/0xz  T_18.2, 8;
    %load/v 8, v0x24a7bd0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a7d10_0, 0, 8;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x24a75d0;
T_19 ;
    %wait E_0x24a76c0;
    %load/v 8, v0x24a77f0_0, 64;
    %load/v 72, v0x24a7730_0, 32;
    %mov 104, 0, 32;
    %add 8, 72, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a78a0_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x2468e80;
T_20 ;
    %wait E_0x2465fb0;
    %load/v 8, v0x24a7520_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_20.0, 4;
    %load/v 8, v0x24867a0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a7480_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x24a7520_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_20.2, 4;
    %load/v 8, v0x24a73e0_0, 64;
    %ix/load 0, 64, 0;
    %assign/v0 v0x24a7480_0, 0, 8;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x246acc0;
T_21 ;
    %wait E_0x248a3e0;
    %load/v 8, v0x24aa530_0, 64;
    %set/v v0x24aa460_0, 8, 64;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x24891b0;
T_22 ;
    %movi 8, 10, 32;
    %set/v v0x24ac470_0, 8, 32;
    %end;
    .thread T_22;
    .scope S_0x24891b0;
T_23 ;
    %movi 8, 349525, 32;
    %set/v v0x24ac540_0, 8, 32;
    %end;
    .thread T_23;
    .scope S_0x24891b0;
T_24 ;
    %vpi_call 2 22 "$dumpfile", "signals.vcd";
    %vpi_call 2 23 "$dumpvars";
    %delay 70000000, 0;
    %vpi_call 2 25 "$display", "Test finished";
    %vpi_call 2 26 "$finish";
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./controlMachine.v";
    "./generator.v";
    "./DataPath.v";
