{
  "module_name": "s2io-regs.h",
  "hash_id": "4c9f0d5a6e25d511f879e3e521200bb73e09253e18dd258ce08536f671e4d1ce",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/neterion/s2io-regs.h",
  "human_readable_source": " \n#ifndef _REGS_H\n#define _REGS_H\n\n#define TBD 0\n\nstruct XENA_dev_config {\n \n\n \n\tu64 general_int_status;\n#define GEN_INTR_TXPIC             s2BIT(0)\n#define GEN_INTR_TXDMA             s2BIT(1)\n#define GEN_INTR_TXMAC             s2BIT(2)\n#define GEN_INTR_TXXGXS            s2BIT(3)\n#define GEN_INTR_TXTRAFFIC         s2BIT(8)\n#define GEN_INTR_RXPIC             s2BIT(32)\n#define GEN_INTR_RXDMA             s2BIT(33)\n#define GEN_INTR_RXMAC             s2BIT(34)\n#define GEN_INTR_MC                s2BIT(35)\n#define GEN_INTR_RXXGXS            s2BIT(36)\n#define GEN_INTR_RXTRAFFIC         s2BIT(40)\n#define GEN_ERROR_INTR             GEN_INTR_TXPIC | GEN_INTR_RXPIC | \\\n                                   GEN_INTR_TXDMA | GEN_INTR_RXDMA | \\\n                                   GEN_INTR_TXMAC | GEN_INTR_RXMAC | \\\n                                   GEN_INTR_TXXGXS| GEN_INTR_RXXGXS| \\\n                                   GEN_INTR_MC\n\n\tu64 general_int_mask;\n\n\tu8 unused0[0x100 - 0x10];\n\n\tu64 sw_reset;\n \n#define SW_RESET_XENA              vBIT(0xA5,0,8)\n#define SW_RESET_FLASH             vBIT(0xA5,8,8)\n#define SW_RESET_EOI               vBIT(0xA5,16,8)\n#define SW_RESET_ALL               (SW_RESET_XENA     |   \\\n                                    SW_RESET_FLASH    |   \\\n                                    SW_RESET_EOI)\n \n#define\tSW_RESET_RAW_VAL\t\t\t0xA5000000\n\n\n\tu64 adapter_status;\n#define ADAPTER_STATUS_TDMA_READY          s2BIT(0)\n#define ADAPTER_STATUS_RDMA_READY          s2BIT(1)\n#define ADAPTER_STATUS_PFC_READY           s2BIT(2)\n#define ADAPTER_STATUS_TMAC_BUF_EMPTY      s2BIT(3)\n#define ADAPTER_STATUS_PIC_QUIESCENT       s2BIT(5)\n#define ADAPTER_STATUS_RMAC_REMOTE_FAULT   s2BIT(6)\n#define ADAPTER_STATUS_RMAC_LOCAL_FAULT    s2BIT(7)\n#define ADAPTER_STATUS_RMAC_PCC_IDLE       vBIT(0xFF,8,8)\n#define ADAPTER_STATUS_RMAC_PCC_FOUR_IDLE  vBIT(0x0F,8,8)\n#define ADAPTER_STATUS_RC_PRC_QUIESCENT    vBIT(0xFF,16,8)\n#define ADAPTER_STATUS_MC_DRAM_READY       s2BIT(24)\n#define ADAPTER_STATUS_MC_QUEUES_READY     s2BIT(25)\n#define ADAPTER_STATUS_RIC_RUNNING         s2BIT(26)\n#define ADAPTER_STATUS_M_PLL_LOCK          s2BIT(30)\n#define ADAPTER_STATUS_P_PLL_LOCK          s2BIT(31)\n\n\tu64 adapter_control;\n#define ADAPTER_CNTL_EN                    s2BIT(7)\n#define ADAPTER_EOI_TX_ON                  s2BIT(15)\n#define ADAPTER_LED_ON                     s2BIT(23)\n#define ADAPTER_UDPI(val)                  vBIT(val,36,4)\n#define ADAPTER_WAIT_INT                   s2BIT(48)\n#define ADAPTER_ECC_EN                     s2BIT(55)\n\n\tu64 serr_source;\n#define SERR_SOURCE_PIC\t\t\ts2BIT(0)\n#define SERR_SOURCE_TXDMA\t\ts2BIT(1)\n#define SERR_SOURCE_RXDMA\t\ts2BIT(2)\n#define SERR_SOURCE_MAC                 s2BIT(3)\n#define SERR_SOURCE_MC                  s2BIT(4)\n#define SERR_SOURCE_XGXS                s2BIT(5)\n#define\tSERR_SOURCE_ANY\t\t\t(SERR_SOURCE_PIC\t| \\\n\t\t\t\t\tSERR_SOURCE_TXDMA\t| \\\n\t\t\t\t\tSERR_SOURCE_RXDMA\t| \\\n\t\t\t\t\tSERR_SOURCE_MAC\t\t| \\\n\t\t\t\t\tSERR_SOURCE_MC\t\t| \\\n\t\t\t\t\tSERR_SOURCE_XGXS)\n\n\tu64 pci_mode;\n#define\tGET_PCI_MODE(val)\t\t((val & vBIT(0xF, 0, 4)) >> 60)\n#define\tPCI_MODE_PCI_33\t\t\t0\n#define\tPCI_MODE_PCI_66\t\t\t0x1\n#define\tPCI_MODE_PCIX_M1_66\t\t0x2\n#define\tPCI_MODE_PCIX_M1_100\t\t0x3\n#define\tPCI_MODE_PCIX_M1_133\t\t0x4\n#define\tPCI_MODE_PCIX_M2_66\t\t0x5\n#define\tPCI_MODE_PCIX_M2_100\t\t0x6\n#define\tPCI_MODE_PCIX_M2_133\t\t0x7\n#define\tPCI_MODE_UNSUPPORTED\t\ts2BIT(0)\n#define\tPCI_MODE_32_BITS\t\ts2BIT(8)\n#define\tPCI_MODE_UNKNOWN_MODE\t\ts2BIT(9)\n\n\tu8 unused_0[0x800 - 0x128];\n\n \n\tu64 pic_int_status;\n\tu64 pic_int_mask;\n#define PIC_INT_TX                     s2BIT(0)\n#define PIC_INT_FLSH                   s2BIT(1)\n#define PIC_INT_MDIO                   s2BIT(2)\n#define PIC_INT_IIC                    s2BIT(3)\n#define PIC_INT_GPIO                   s2BIT(4)\n#define PIC_INT_RX                     s2BIT(32)\n\n\tu64 txpic_int_reg;\n\tu64 txpic_int_mask;\n#define PCIX_INT_REG_ECC_SG_ERR                s2BIT(0)\n#define PCIX_INT_REG_ECC_DB_ERR                s2BIT(1)\n#define PCIX_INT_REG_FLASHR_R_FSM_ERR          s2BIT(8)\n#define PCIX_INT_REG_FLASHR_W_FSM_ERR          s2BIT(9)\n#define PCIX_INT_REG_INI_TX_FSM_SERR           s2BIT(10)\n#define PCIX_INT_REG_INI_TXO_FSM_ERR           s2BIT(11)\n#define PCIX_INT_REG_TRT_FSM_SERR              s2BIT(13)\n#define PCIX_INT_REG_SRT_FSM_SERR              s2BIT(14)\n#define PCIX_INT_REG_PIFR_FSM_SERR             s2BIT(15)\n#define PCIX_INT_REG_WRC_TX_SEND_FSM_SERR      s2BIT(21)\n#define PCIX_INT_REG_RRC_TX_REQ_FSM_SERR       s2BIT(23)\n#define PCIX_INT_REG_INI_RX_FSM_SERR           s2BIT(48)\n#define PCIX_INT_REG_RA_RX_FSM_SERR            s2BIT(50)\n \n\tu64 txpic_alarms;\n\tu64 rxpic_int_reg;\n\tu64 rxpic_int_mask;\n\tu64 rxpic_alarms;\n\n\tu64 flsh_int_reg;\n\tu64 flsh_int_mask;\n#define PIC_FLSH_INT_REG_CYCLE_FSM_ERR         s2BIT(63)\n#define PIC_FLSH_INT_REG_ERR                   s2BIT(62)\n\tu64 flash_alarms;\n\n\tu64 mdio_int_reg;\n\tu64 mdio_int_mask;\n#define MDIO_INT_REG_MDIO_BUS_ERR              s2BIT(0)\n#define MDIO_INT_REG_DTX_BUS_ERR               s2BIT(8)\n#define MDIO_INT_REG_LASI                      s2BIT(39)\n\tu64 mdio_alarms;\n\n\tu64 iic_int_reg;\n\tu64 iic_int_mask;\n#define IIC_INT_REG_BUS_FSM_ERR                s2BIT(4)\n#define IIC_INT_REG_BIT_FSM_ERR                s2BIT(5)\n#define IIC_INT_REG_CYCLE_FSM_ERR              s2BIT(6)\n#define IIC_INT_REG_REQ_FSM_ERR                s2BIT(7)\n#define IIC_INT_REG_ACK_ERR                    s2BIT(8)\n\tu64 iic_alarms;\n\n\tu8 unused4[0x08];\n\n\tu64 gpio_int_reg;\n#define GPIO_INT_REG_DP_ERR_INT                s2BIT(0)\n#define GPIO_INT_REG_LINK_DOWN                 s2BIT(1)\n#define GPIO_INT_REG_LINK_UP                   s2BIT(2)\n\tu64 gpio_int_mask;\n#define GPIO_INT_MASK_LINK_DOWN                s2BIT(1)\n#define GPIO_INT_MASK_LINK_UP                  s2BIT(2)\n\tu64 gpio_alarms;\n\n\tu8 unused5[0x38];\n\n\tu64 tx_traffic_int;\n#define TX_TRAFFIC_INT_n(n)                    s2BIT(n)\n\tu64 tx_traffic_mask;\n\n\tu64 rx_traffic_int;\n#define RX_TRAFFIC_INT_n(n)                    s2BIT(n)\n\tu64 rx_traffic_mask;\n\n \n\tu64 pic_control;\n#define PIC_CNTL_RX_ALARM_MAP_1                s2BIT(0)\n#define PIC_CNTL_SHARED_SPLITS(n)              vBIT(n,11,5)\n\n\tu64 swapper_ctrl;\n#define SWAPPER_CTRL_PIF_R_FE                  s2BIT(0)\n#define SWAPPER_CTRL_PIF_R_SE                  s2BIT(1)\n#define SWAPPER_CTRL_PIF_W_FE                  s2BIT(8)\n#define SWAPPER_CTRL_PIF_W_SE                  s2BIT(9)\n#define SWAPPER_CTRL_TXP_FE                    s2BIT(16)\n#define SWAPPER_CTRL_TXP_SE                    s2BIT(17)\n#define SWAPPER_CTRL_TXD_R_FE                  s2BIT(18)\n#define SWAPPER_CTRL_TXD_R_SE                  s2BIT(19)\n#define SWAPPER_CTRL_TXD_W_FE                  s2BIT(20)\n#define SWAPPER_CTRL_TXD_W_SE                  s2BIT(21)\n#define SWAPPER_CTRL_TXF_R_FE                  s2BIT(22)\n#define SWAPPER_CTRL_TXF_R_SE                  s2BIT(23)\n#define SWAPPER_CTRL_RXD_R_FE                  s2BIT(32)\n#define SWAPPER_CTRL_RXD_R_SE                  s2BIT(33)\n#define SWAPPER_CTRL_RXD_W_FE                  s2BIT(34)\n#define SWAPPER_CTRL_RXD_W_SE                  s2BIT(35)\n#define SWAPPER_CTRL_RXF_W_FE                  s2BIT(36)\n#define SWAPPER_CTRL_RXF_W_SE                  s2BIT(37)\n#define SWAPPER_CTRL_XMSI_FE                   s2BIT(40)\n#define SWAPPER_CTRL_XMSI_SE                   s2BIT(41)\n#define SWAPPER_CTRL_STATS_FE                  s2BIT(48)\n#define SWAPPER_CTRL_STATS_SE                  s2BIT(49)\n\n\tu64 pif_rd_swapper_fb;\n#define IF_RD_SWAPPER_FB                            0x0123456789ABCDEF\n\n\tu64 scheduled_int_ctrl;\n#define SCHED_INT_CTRL_TIMER_EN                s2BIT(0)\n#define SCHED_INT_CTRL_ONE_SHOT                s2BIT(1)\n#define SCHED_INT_CTRL_INT2MSI(val)\t\tvBIT(val,10,6)\n#define SCHED_INT_PERIOD                       TBD\n\n\tu64 txreqtimeout;\n#define TXREQTO_VAL(val)\t\t\t\t\t\tvBIT(val,0,32)\n#define TXREQTO_EN\t\t\t\t\t\t\t\ts2BIT(63)\n\n\tu64 statsreqtimeout;\n#define STATREQTO_VAL(n)                       TBD\n#define STATREQTO_EN                           s2BIT(63)\n\n\tu64 read_retry_delay;\n\tu64 read_retry_acceleration;\n\tu64 write_retry_delay;\n\tu64 write_retry_acceleration;\n\n\tu64 xmsi_control;\n\tu64 xmsi_access;\n\tu64 xmsi_address;\n\tu64 xmsi_data;\n\n\tu64 rx_mat;\n#define RX_MAT_SET(ring, msi)\t\t\tvBIT(msi, (8 * ring), 8)\n\n\tu8 unused6[0x8];\n\n\tu64 tx_mat0_n[0x8];\n#define TX_MAT_SET(fifo, msi)\t\t\tvBIT(msi, (8 * fifo), 8)\n\n\tu64 xmsi_mask_reg;\n\tu64 stat_byte_cnt;\n#define STAT_BC(n)                              vBIT(n,4,12)\n\n\t \n\tu64 stat_cfg;\n#define STAT_CFG_STAT_EN           s2BIT(0)\n#define STAT_CFG_ONE_SHOT_EN       s2BIT(1)\n#define STAT_CFG_STAT_NS_EN        s2BIT(8)\n#define STAT_CFG_STAT_RO           s2BIT(9)\n#define STAT_TRSF_PER(n)           TBD\n#define\tPER_SEC\t\t\t\t\t   0x208d5\n#define\tSET_UPDT_PERIOD(n)\t\t   vBIT((PER_SEC*n),32,32)\n#define\tSET_UPDT_CLICKS(val)\t\t   vBIT(val, 32, 32)\n\n\tu64 stat_addr;\n\n\t \n\tu64 mdio_control;\n#define MDIO_MMD_INDX_ADDR(val)\t\tvBIT(val, 0, 16)\n#define MDIO_MMD_DEV_ADDR(val)\t\tvBIT(val, 19, 5)\n#define MDIO_MMS_PRT_ADDR(val)\t\tvBIT(val, 27, 5)\n#define MDIO_CTRL_START_TRANS(val)\tvBIT(val, 56, 4)\n#define MDIO_OP(val)\t\t\tvBIT(val, 60, 2)\n#define MDIO_OP_ADDR_TRANS\t\t0x0\n#define MDIO_OP_WRITE_TRANS\t\t0x1\n#define MDIO_OP_READ_POST_INC_TRANS\t0x2\n#define MDIO_OP_READ_TRANS\t\t0x3\n#define MDIO_MDIO_DATA(val)\t\tvBIT(val, 32, 16)\n\n\tu64 dtx_control;\n\n\tu64 i2c_control;\n#define\tI2C_CONTROL_DEV_ID(id)\t\tvBIT(id,1,3)\n#define\tI2C_CONTROL_ADDR(addr)\t\tvBIT(addr,5,11)\n#define\tI2C_CONTROL_BYTE_CNT(cnt)\tvBIT(cnt,22,2)\n#define\tI2C_CONTROL_READ\t\t\ts2BIT(24)\n#define\tI2C_CONTROL_NACK\t\t\ts2BIT(25)\n#define\tI2C_CONTROL_CNTL_START\t\tvBIT(0xE,28,4)\n#define\tI2C_CONTROL_CNTL_END(val)\t(val & vBIT(0x1,28,4))\n#define\tI2C_CONTROL_GET_DATA(val)\t(u32)(val & 0xFFFFFFFF)\n#define\tI2C_CONTROL_SET_DATA(val)\tvBIT(val,32,32)\n\n\tu64 gpio_control;\n#define GPIO_CTRL_GPIO_0\t\ts2BIT(8)\n\tu64 misc_control;\n#define FAULT_BEHAVIOUR\t\t\ts2BIT(0)\n#define EXT_REQ_EN\t\t\ts2BIT(1)\n#define MISC_LINK_STABILITY_PRD(val)   vBIT(val,29,3)\n\n\tu8 unused7_1[0x230 - 0x208];\n\n\tu64 pic_control2;\n\tu64 ini_dperr_ctrl;\n\n\tu64 wreq_split_mask;\n#define\tWREQ_SPLIT_MASK_SET_MASK(val)\tvBIT(val, 52, 12)\n\n\tu8 unused7_2[0x800 - 0x248];\n\n \n\tu64 txdma_int_status;\n\tu64 txdma_int_mask;\n#define TXDMA_PFC_INT                  s2BIT(0)\n#define TXDMA_TDA_INT                  s2BIT(1)\n#define TXDMA_PCC_INT                  s2BIT(2)\n#define TXDMA_TTI_INT                  s2BIT(3)\n#define TXDMA_LSO_INT                  s2BIT(4)\n#define TXDMA_TPA_INT                  s2BIT(5)\n#define TXDMA_SM_INT                   s2BIT(6)\n\tu64 pfc_err_reg;\n#define PFC_ECC_SG_ERR\t\t\ts2BIT(7)\n#define PFC_ECC_DB_ERR\t\t\ts2BIT(15)\n#define PFC_SM_ERR_ALARM\t\ts2BIT(23)\n#define PFC_MISC_0_ERR\t\t\ts2BIT(31)\n#define PFC_MISC_1_ERR\t\t\ts2BIT(32)\n#define PFC_PCIX_ERR\t\t\ts2BIT(39)\n\tu64 pfc_err_mask;\n\tu64 pfc_err_alarm;\n\n\tu64 tda_err_reg;\n#define TDA_Fn_ECC_SG_ERR\t\tvBIT(0xff,0,8)\n#define TDA_Fn_ECC_DB_ERR\t\tvBIT(0xff,8,8)\n#define TDA_SM0_ERR_ALARM\t\ts2BIT(22)\n#define TDA_SM1_ERR_ALARM\t\ts2BIT(23)\n#define TDA_PCIX_ERR\t\t\ts2BIT(39)\n\tu64 tda_err_mask;\n\tu64 tda_err_alarm;\n\n\tu64 pcc_err_reg;\n#define PCC_FB_ECC_SG_ERR\t\tvBIT(0xFF,0,8)\n#define PCC_TXB_ECC_SG_ERR\t\tvBIT(0xFF,8,8)\n#define PCC_FB_ECC_DB_ERR\t\tvBIT(0xFF,16, 8)\n#define PCC_TXB_ECC_DB_ERR\t\tvBIT(0xff,24,8)\n#define PCC_SM_ERR_ALARM\t\tvBIT(0xff,32,8)\n#define PCC_WR_ERR_ALARM\t\tvBIT(0xff,40,8)\n#define PCC_N_SERR\t\t\tvBIT(0xff,48,8)\n#define PCC_6_COF_OV_ERR\t\ts2BIT(56)\n#define PCC_7_COF_OV_ERR\t\ts2BIT(57)\n#define PCC_6_LSO_OV_ERR\t\ts2BIT(58)\n#define PCC_7_LSO_OV_ERR\t\ts2BIT(59)\n#define PCC_ENABLE_FOUR\t\t\tvBIT(0x0F,0,8)\n\tu64 pcc_err_mask;\n\tu64 pcc_err_alarm;\n\n\tu64 tti_err_reg;\n#define TTI_ECC_SG_ERR\t\t\ts2BIT(7)\n#define TTI_ECC_DB_ERR\t\t\ts2BIT(15)\n#define TTI_SM_ERR_ALARM\t\ts2BIT(23)\n\tu64 tti_err_mask;\n\tu64 tti_err_alarm;\n\n\tu64 lso_err_reg;\n#define LSO6_SEND_OFLOW\t\t\ts2BIT(12)\n#define LSO7_SEND_OFLOW\t\t\ts2BIT(13)\n#define LSO6_ABORT\t\t\ts2BIT(14)\n#define LSO7_ABORT\t\t\ts2BIT(15)\n#define LSO6_SM_ERR_ALARM\t\ts2BIT(22)\n#define LSO7_SM_ERR_ALARM\t\ts2BIT(23)\n\tu64 lso_err_mask;\n\tu64 lso_err_alarm;\n\n\tu64 tpa_err_reg;\n#define TPA_TX_FRM_DROP\t\t\ts2BIT(7)\n#define TPA_SM_ERR_ALARM\t\ts2BIT(23)\n\n\tu64 tpa_err_mask;\n\tu64 tpa_err_alarm;\n\n\tu64 sm_err_reg;\n#define SM_SM_ERR_ALARM\t\t\ts2BIT(15)\n\tu64 sm_err_mask;\n\tu64 sm_err_alarm;\n\n\tu8 unused8[0x100 - 0xB8];\n\n \n\tu64 tx_dma_wrap_stat;\n\n \n#define X_MAX_FIFOS                        8\n#define X_FIFO_MAX_LEN                     0x1FFF\t \n\tu64 tx_fifo_partition_0;\n#define TX_FIFO_PARTITION_EN               s2BIT(0)\n#define TX_FIFO_PARTITION_0_PRI(val)       vBIT(val,5,3)\n#define TX_FIFO_PARTITION_0_LEN(val)       vBIT(val,19,13)\n#define TX_FIFO_PARTITION_1_PRI(val)       vBIT(val,37,3)\n#define TX_FIFO_PARTITION_1_LEN(val)       vBIT(val,51,13  )\n\n\tu64 tx_fifo_partition_1;\n#define TX_FIFO_PARTITION_2_PRI(val)       vBIT(val,5,3)\n#define TX_FIFO_PARTITION_2_LEN(val)       vBIT(val,19,13)\n#define TX_FIFO_PARTITION_3_PRI(val)       vBIT(val,37,3)\n#define TX_FIFO_PARTITION_3_LEN(val)       vBIT(val,51,13)\n\n\tu64 tx_fifo_partition_2;\n#define TX_FIFO_PARTITION_4_PRI(val)       vBIT(val,5,3)\n#define TX_FIFO_PARTITION_4_LEN(val)       vBIT(val,19,13)\n#define TX_FIFO_PARTITION_5_PRI(val)       vBIT(val,37,3)\n#define TX_FIFO_PARTITION_5_LEN(val)       vBIT(val,51,13)\n\n\tu64 tx_fifo_partition_3;\n#define TX_FIFO_PARTITION_6_PRI(val)       vBIT(val,5,3)\n#define TX_FIFO_PARTITION_6_LEN(val)       vBIT(val,19,13)\n#define TX_FIFO_PARTITION_7_PRI(val)       vBIT(val,37,3)\n#define TX_FIFO_PARTITION_7_LEN(val)       vBIT(val,51,13)\n\n#define TX_FIFO_PARTITION_PRI_0                 0\t \n#define TX_FIFO_PARTITION_PRI_1                 1\n#define TX_FIFO_PARTITION_PRI_2                 2\n#define TX_FIFO_PARTITION_PRI_3                 3\n#define TX_FIFO_PARTITION_PRI_4                 4\n#define TX_FIFO_PARTITION_PRI_5                 5\n#define TX_FIFO_PARTITION_PRI_6                 6\n#define TX_FIFO_PARTITION_PRI_7                 7\t \n\n\tu64 tx_w_round_robin_0;\n\tu64 tx_w_round_robin_1;\n\tu64 tx_w_round_robin_2;\n\tu64 tx_w_round_robin_3;\n\tu64 tx_w_round_robin_4;\n\n\tu64 tti_command_mem;\n#define TTI_CMD_MEM_WE                     s2BIT(7)\n#define TTI_CMD_MEM_STROBE_NEW_CMD         s2BIT(15)\n#define TTI_CMD_MEM_STROBE_BEING_EXECUTED  s2BIT(15)\n#define TTI_CMD_MEM_OFFSET(n)              vBIT(n,26,6)\n\n\tu64 tti_data1_mem;\n#define TTI_DATA1_MEM_TX_TIMER_VAL(n)      vBIT(n,6,26)\n#define TTI_DATA1_MEM_TX_TIMER_AC_CI(n)    vBIT(n,38,2)\n#define TTI_DATA1_MEM_TX_TIMER_AC_EN       s2BIT(38)\n#define TTI_DATA1_MEM_TX_TIMER_CI_EN       s2BIT(39)\n#define TTI_DATA1_MEM_TX_URNG_A(n)         vBIT(n,41,7)\n#define TTI_DATA1_MEM_TX_URNG_B(n)         vBIT(n,49,7)\n#define TTI_DATA1_MEM_TX_URNG_C(n)         vBIT(n,57,7)\n\n\tu64 tti_data2_mem;\n#define TTI_DATA2_MEM_TX_UFC_A(n)          vBIT(n,0,16)\n#define TTI_DATA2_MEM_TX_UFC_B(n)          vBIT(n,16,16)\n#define TTI_DATA2_MEM_TX_UFC_C(n)          vBIT(n,32,16)\n#define TTI_DATA2_MEM_TX_UFC_D(n)          vBIT(n,48,16)\n\n \n\tu64 tx_pa_cfg;\n#define TX_PA_CFG_IGNORE_FRM_ERR           s2BIT(1)\n#define TX_PA_CFG_IGNORE_SNAP_OUI          s2BIT(2)\n#define TX_PA_CFG_IGNORE_LLC_CTRL          s2BIT(3)\n#define\tTX_PA_CFG_IGNORE_L2_ERR\t\t\t   s2BIT(6)\n#define RX_PA_CFG_STRIP_VLAN_TAG\t\ts2BIT(15)\n\n \n\tu64 pcc_enable;\n\n\tu8 unused9[0x700 - 0x178];\n\n\tu64 txdma_debug_ctrl;\n\n\tu8 unused10[0x1800 - 0x1708];\n\n \n\tu64 rxdma_int_status;\n\tu64 rxdma_int_mask;\n#define RXDMA_INT_RC_INT_M             s2BIT(0)\n#define RXDMA_INT_RPA_INT_M            s2BIT(1)\n#define RXDMA_INT_RDA_INT_M            s2BIT(2)\n#define RXDMA_INT_RTI_INT_M            s2BIT(3)\n\n\tu64 rda_err_reg;\n#define RDA_RXDn_ECC_SG_ERR\t\tvBIT(0xFF,0,8)\n#define RDA_RXDn_ECC_DB_ERR\t\tvBIT(0xFF,8,8)\n#define RDA_FRM_ECC_SG_ERR\t\ts2BIT(23)\n#define RDA_FRM_ECC_DB_N_AERR\t\ts2BIT(31)\n#define RDA_SM1_ERR_ALARM\t\ts2BIT(38)\n#define RDA_SM0_ERR_ALARM\t\ts2BIT(39)\n#define RDA_MISC_ERR\t\t\ts2BIT(47)\n#define RDA_PCIX_ERR\t\t\ts2BIT(55)\n#define RDA_RXD_ECC_DB_SERR\t\ts2BIT(63)\n\tu64 rda_err_mask;\n\tu64 rda_err_alarm;\n\n\tu64 rc_err_reg;\n#define RC_PRCn_ECC_SG_ERR\t\tvBIT(0xFF,0,8)\n#define RC_PRCn_ECC_DB_ERR\t\tvBIT(0xFF,8,8)\n#define RC_FTC_ECC_SG_ERR\t\ts2BIT(23)\n#define RC_FTC_ECC_DB_ERR\t\ts2BIT(31)\n#define RC_PRCn_SM_ERR_ALARM\t\tvBIT(0xFF,32,8)\n#define RC_FTC_SM_ERR_ALARM\t\ts2BIT(47)\n#define RC_RDA_FAIL_WR_Rn\t\tvBIT(0xFF,48,8)\n\tu64 rc_err_mask;\n\tu64 rc_err_alarm;\n\n\tu64 prc_pcix_err_reg;\n#define PRC_PCI_AB_RD_Rn\t\tvBIT(0xFF,0,8)\n#define PRC_PCI_DP_RD_Rn\t\tvBIT(0xFF,8,8)\n#define PRC_PCI_AB_WR_Rn\t\tvBIT(0xFF,16,8)\n#define PRC_PCI_DP_WR_Rn\t\tvBIT(0xFF,24,8)\n#define PRC_PCI_AB_F_WR_Rn\t\tvBIT(0xFF,32,8)\n#define PRC_PCI_DP_F_WR_Rn\t\tvBIT(0xFF,40,8)\n\tu64 prc_pcix_err_mask;\n\tu64 prc_pcix_err_alarm;\n\n\tu64 rpa_err_reg;\n#define RPA_ECC_SG_ERR\t\t\ts2BIT(7)\n#define RPA_ECC_DB_ERR\t\t\ts2BIT(15)\n#define RPA_FLUSH_REQUEST\t\ts2BIT(22)\n#define RPA_SM_ERR_ALARM\t\ts2BIT(23)\n#define RPA_CREDIT_ERR\t\t\ts2BIT(31)\n\tu64 rpa_err_mask;\n\tu64 rpa_err_alarm;\n\n\tu64 rti_err_reg;\n#define RTI_ECC_SG_ERR\t\t\ts2BIT(7)\n#define RTI_ECC_DB_ERR\t\t\ts2BIT(15)\n#define RTI_SM_ERR_ALARM\t\ts2BIT(23)\n\tu64 rti_err_mask;\n\tu64 rti_err_alarm;\n\n\tu8 unused11[0x100 - 0x88];\n\n \n\tu64 rx_queue_priority;\n#define RX_QUEUE_0_PRIORITY(val)       vBIT(val,5,3)\n#define RX_QUEUE_1_PRIORITY(val)       vBIT(val,13,3)\n#define RX_QUEUE_2_PRIORITY(val)       vBIT(val,21,3)\n#define RX_QUEUE_3_PRIORITY(val)       vBIT(val,29,3)\n#define RX_QUEUE_4_PRIORITY(val)       vBIT(val,37,3)\n#define RX_QUEUE_5_PRIORITY(val)       vBIT(val,45,3)\n#define RX_QUEUE_6_PRIORITY(val)       vBIT(val,53,3)\n#define RX_QUEUE_7_PRIORITY(val)       vBIT(val,61,3)\n\n#define RX_QUEUE_PRI_0                 0\t \n#define RX_QUEUE_PRI_1                 1\n#define RX_QUEUE_PRI_2                 2\n#define RX_QUEUE_PRI_3                 3\n#define RX_QUEUE_PRI_4                 4\n#define RX_QUEUE_PRI_5                 5\n#define RX_QUEUE_PRI_6                 6\n#define RX_QUEUE_PRI_7                 7\t \n\n\tu64 rx_w_round_robin_0;\n\tu64 rx_w_round_robin_1;\n\tu64 rx_w_round_robin_2;\n\tu64 rx_w_round_robin_3;\n\tu64 rx_w_round_robin_4;\n\n\t \n#define RX_MAX_RINGS                8\n#if 0\n#define RX_MAX_RINGS_SZ             0xFFFF\t \n#define RX_MIN_RINGS_SZ             0x3F\t \n#endif\n\tu64 prc_rxd0_n[RX_MAX_RINGS];\n\tu64 prc_ctrl_n[RX_MAX_RINGS];\n#define PRC_CTRL_RC_ENABLED                    s2BIT(7)\n#define PRC_CTRL_RING_MODE                     (s2BIT(14)|s2BIT(15))\n#define PRC_CTRL_RING_MODE_1                   vBIT(0,14,2)\n#define PRC_CTRL_RING_MODE_3                   vBIT(1,14,2)\n#define PRC_CTRL_RING_MODE_5                   vBIT(2,14,2)\n#define PRC_CTRL_RING_MODE_x                   vBIT(3,14,2)\n#define PRC_CTRL_NO_SNOOP                      (s2BIT(22)|s2BIT(23))\n#define PRC_CTRL_NO_SNOOP_DESC                 s2BIT(22)\n#define PRC_CTRL_NO_SNOOP_BUFF                 s2BIT(23)\n#define PRC_CTRL_BIMODAL_INTERRUPT             s2BIT(37)\n#define PRC_CTRL_GROUP_READS                   s2BIT(38)\n#define PRC_CTRL_RXD_BACKOFF_INTERVAL(val)     vBIT(val,40,24)\n\n\tu64 prc_alarm_action;\n#define PRC_ALARM_ACTION_RR_R0_STOP            s2BIT(3)\n#define PRC_ALARM_ACTION_RW_R0_STOP            s2BIT(7)\n#define PRC_ALARM_ACTION_RR_R1_STOP            s2BIT(11)\n#define PRC_ALARM_ACTION_RW_R1_STOP            s2BIT(15)\n#define PRC_ALARM_ACTION_RR_R2_STOP            s2BIT(19)\n#define PRC_ALARM_ACTION_RW_R2_STOP            s2BIT(23)\n#define PRC_ALARM_ACTION_RR_R3_STOP            s2BIT(27)\n#define PRC_ALARM_ACTION_RW_R3_STOP            s2BIT(31)\n#define PRC_ALARM_ACTION_RR_R4_STOP            s2BIT(35)\n#define PRC_ALARM_ACTION_RW_R4_STOP            s2BIT(39)\n#define PRC_ALARM_ACTION_RR_R5_STOP            s2BIT(43)\n#define PRC_ALARM_ACTION_RW_R5_STOP            s2BIT(47)\n#define PRC_ALARM_ACTION_RR_R6_STOP            s2BIT(51)\n#define PRC_ALARM_ACTION_RW_R6_STOP            s2BIT(55)\n#define PRC_ALARM_ACTION_RR_R7_STOP            s2BIT(59)\n#define PRC_ALARM_ACTION_RW_R7_STOP            s2BIT(63)\n\n \n\tu64 rti_command_mem;\n#define RTI_CMD_MEM_WE                          s2BIT(7)\n#define RTI_CMD_MEM_STROBE                      s2BIT(15)\n#define RTI_CMD_MEM_STROBE_NEW_CMD              s2BIT(15)\n#define RTI_CMD_MEM_STROBE_CMD_BEING_EXECUTED   s2BIT(15)\n#define RTI_CMD_MEM_OFFSET(n)                   vBIT(n,29,3)\n\n\tu64 rti_data1_mem;\n#define RTI_DATA1_MEM_RX_TIMER_VAL(n)      vBIT(n,3,29)\n#define RTI_DATA1_MEM_RX_TIMER_AC_EN       s2BIT(38)\n#define RTI_DATA1_MEM_RX_TIMER_CI_EN       s2BIT(39)\n#define RTI_DATA1_MEM_RX_URNG_A(n)         vBIT(n,41,7)\n#define RTI_DATA1_MEM_RX_URNG_B(n)         vBIT(n,49,7)\n#define RTI_DATA1_MEM_RX_URNG_C(n)         vBIT(n,57,7)\n\n\tu64 rti_data2_mem;\n#define RTI_DATA2_MEM_RX_UFC_A(n)          vBIT(n,0,16)\n#define RTI_DATA2_MEM_RX_UFC_B(n)          vBIT(n,16,16)\n#define RTI_DATA2_MEM_RX_UFC_C(n)          vBIT(n,32,16)\n#define RTI_DATA2_MEM_RX_UFC_D(n)          vBIT(n,48,16)\n\n\tu64 rx_pa_cfg;\n#define RX_PA_CFG_IGNORE_FRM_ERR           s2BIT(1)\n#define RX_PA_CFG_IGNORE_SNAP_OUI          s2BIT(2)\n#define RX_PA_CFG_IGNORE_LLC_CTRL          s2BIT(3)\n#define RX_PA_CFG_IGNORE_L2_ERR            s2BIT(6)\n\n\tu64 unused_11_1;\n\n\tu64 ring_bump_counter1;\n\tu64 ring_bump_counter2;\n\n\tu8 unused12[0x700 - 0x1F0];\n\n\tu64 rxdma_debug_ctrl;\n\n\tu8 unused13[0x2000 - 0x1f08];\n\n \n\tu64 mac_int_status;\n\tu64 mac_int_mask;\n#define MAC_INT_STATUS_TMAC_INT            s2BIT(0)\n#define MAC_INT_STATUS_RMAC_INT            s2BIT(1)\n\n\tu64 mac_tmac_err_reg;\n#define TMAC_ECC_SG_ERR\t\t\t\ts2BIT(7)\n#define TMAC_ECC_DB_ERR\t\t\t\ts2BIT(15)\n#define TMAC_TX_BUF_OVRN\t\t\ts2BIT(23)\n#define TMAC_TX_CRI_ERR\t\t\t\ts2BIT(31)\n#define TMAC_TX_SM_ERR\t\t\t\ts2BIT(39)\n#define TMAC_DESC_ECC_SG_ERR\t\t\ts2BIT(47)\n#define TMAC_DESC_ECC_DB_ERR\t\t\ts2BIT(55)\n\n\tu64 mac_tmac_err_mask;\n\tu64 mac_tmac_err_alarm;\n\n\tu64 mac_rmac_err_reg;\n#define RMAC_RX_BUFF_OVRN\t\t\ts2BIT(0)\n#define RMAC_FRM_RCVD_INT\t\t\ts2BIT(1)\n#define RMAC_UNUSED_INT\t\t\t\ts2BIT(2)\n#define RMAC_RTS_PNUM_ECC_SG_ERR\t\ts2BIT(5)\n#define RMAC_RTS_DS_ECC_SG_ERR\t\t\ts2BIT(6)\n#define RMAC_RD_BUF_ECC_SG_ERR\t\t\ts2BIT(7)\n#define RMAC_RTH_MAP_ECC_SG_ERR\t\t\ts2BIT(8)\n#define RMAC_RTH_SPDM_ECC_SG_ERR\t\ts2BIT(9)\n#define RMAC_RTS_VID_ECC_SG_ERR\t\t\ts2BIT(10)\n#define RMAC_DA_SHADOW_ECC_SG_ERR\t\ts2BIT(11)\n#define RMAC_RTS_PNUM_ECC_DB_ERR\t\ts2BIT(13)\n#define RMAC_RTS_DS_ECC_DB_ERR\t\t\ts2BIT(14)\n#define RMAC_RD_BUF_ECC_DB_ERR\t\t\ts2BIT(15)\n#define RMAC_RTH_MAP_ECC_DB_ERR\t\t\ts2BIT(16)\n#define RMAC_RTH_SPDM_ECC_DB_ERR\t\ts2BIT(17)\n#define RMAC_RTS_VID_ECC_DB_ERR\t\t\ts2BIT(18)\n#define RMAC_DA_SHADOW_ECC_DB_ERR\t\ts2BIT(19)\n#define RMAC_LINK_STATE_CHANGE_INT\t\ts2BIT(31)\n#define RMAC_RX_SM_ERR\t\t\t\ts2BIT(39)\n#define RMAC_SINGLE_ECC_ERR\t\t\t(s2BIT(5) | s2BIT(6) | s2BIT(7) |\\\n\t\t\t\t\t\ts2BIT(8)  | s2BIT(9) | s2BIT(10)|\\\n\t\t\t\t\t\ts2BIT(11))\n#define RMAC_DOUBLE_ECC_ERR\t\t\t(s2BIT(13) | s2BIT(14) | s2BIT(15) |\\\n\t\t\t\t\t\ts2BIT(16)  | s2BIT(17) | s2BIT(18)|\\\n\t\t\t\t\t\ts2BIT(19))\n\tu64 mac_rmac_err_mask;\n\tu64 mac_rmac_err_alarm;\n\n\tu8 unused14[0x100 - 0x40];\n\n\tu64 mac_cfg;\n#define MAC_CFG_TMAC_ENABLE             s2BIT(0)\n#define MAC_CFG_RMAC_ENABLE             s2BIT(1)\n#define MAC_CFG_LAN_NOT_WAN             s2BIT(2)\n#define MAC_CFG_TMAC_LOOPBACK           s2BIT(3)\n#define MAC_CFG_TMAC_APPEND_PAD         s2BIT(4)\n#define MAC_CFG_RMAC_STRIP_FCS          s2BIT(5)\n#define MAC_CFG_RMAC_STRIP_PAD          s2BIT(6)\n#define MAC_CFG_RMAC_PROM_ENABLE        s2BIT(7)\n#define MAC_RMAC_DISCARD_PFRM           s2BIT(8)\n#define MAC_RMAC_BCAST_ENABLE           s2BIT(9)\n#define MAC_RMAC_ALL_ADDR_ENABLE        s2BIT(10)\n#define MAC_RMAC_INVLD_IPG_THR(val)     vBIT(val,16,8)\n\n\tu64 tmac_avg_ipg;\n#define TMAC_AVG_IPG(val)           vBIT(val,0,8)\n\n\tu64 rmac_max_pyld_len;\n#define RMAC_MAX_PYLD_LEN(val)      vBIT(val,2,14)\n#define RMAC_MAX_PYLD_LEN_DEF       vBIT(1500,2,14)\n#define RMAC_MAX_PYLD_LEN_JUMBO_DEF vBIT(9600,2,14)\n\n\tu64 rmac_err_cfg;\n#define RMAC_ERR_FCS                    s2BIT(0)\n#define RMAC_ERR_FCS_ACCEPT             s2BIT(1)\n#define RMAC_ERR_TOO_LONG               s2BIT(1)\n#define RMAC_ERR_TOO_LONG_ACCEPT        s2BIT(1)\n#define RMAC_ERR_RUNT                   s2BIT(2)\n#define RMAC_ERR_RUNT_ACCEPT            s2BIT(2)\n#define RMAC_ERR_LEN_MISMATCH           s2BIT(3)\n#define RMAC_ERR_LEN_MISMATCH_ACCEPT    s2BIT(3)\n\n\tu64 rmac_cfg_key;\n#define RMAC_CFG_KEY(val)               vBIT(val,0,16)\n\n#define S2IO_MAC_ADDR_START_OFFSET\t0\n\n#define S2IO_XENA_MAX_MC_ADDRESSES\t64\t \n#define S2IO_HERC_MAX_MC_ADDRESSES\t256\n\n#define S2IO_XENA_MAX_MAC_ADDRESSES\t16\n#define S2IO_HERC_MAX_MAC_ADDRESSES\t64\n\n#define S2IO_XENA_MC_ADDR_START_OFFSET\t16\n#define S2IO_HERC_MC_ADDR_START_OFFSET\t64\n\n\tu64 rmac_addr_cmd_mem;\n#define RMAC_ADDR_CMD_MEM_WE                    s2BIT(7)\n#define RMAC_ADDR_CMD_MEM_RD                    0\n#define RMAC_ADDR_CMD_MEM_STROBE_NEW_CMD        s2BIT(15)\n#define RMAC_ADDR_CMD_MEM_STROBE_CMD_EXECUTING  s2BIT(15)\n#define RMAC_ADDR_CMD_MEM_OFFSET(n)             vBIT(n,26,6)\n\n\tu64 rmac_addr_data0_mem;\n#define RMAC_ADDR_DATA0_MEM_ADDR(n)    vBIT(n,0,48)\n#define RMAC_ADDR_DATA0_MEM_USER       s2BIT(48)\n\n\tu64 rmac_addr_data1_mem;\n#define RMAC_ADDR_DATA1_MEM_MASK(n)    vBIT(n,0,48)\n\n\tu8 unused15[0x8];\n\n \n\tu64 tmac_ipg_cfg;\n\n\tu64 rmac_pause_cfg;\n#define RMAC_PAUSE_GEN             s2BIT(0)\n#define RMAC_PAUSE_GEN_ENABLE      s2BIT(0)\n#define RMAC_PAUSE_RX              s2BIT(1)\n#define RMAC_PAUSE_RX_ENABLE       s2BIT(1)\n#define RMAC_PAUSE_HG_PTIME_DEF    vBIT(0xFFFF,16,16)\n#define RMAC_PAUSE_HG_PTIME(val)    vBIT(val,16,16)\n\n\tu64 rmac_red_cfg;\n\n\tu64 rmac_red_rate_q0q3;\n\tu64 rmac_red_rate_q4q7;\n\n\tu64 mac_link_util;\n#define MAC_TX_LINK_UTIL           vBIT(0xFE,1,7)\n#define MAC_TX_LINK_UTIL_DISABLE   vBIT(0xF, 8,4)\n#define MAC_TX_LINK_UTIL_VAL( n )  vBIT(n,8,4)\n#define MAC_RX_LINK_UTIL           vBIT(0xFE,33,7)\n#define MAC_RX_LINK_UTIL_DISABLE   vBIT(0xF,40,4)\n#define MAC_RX_LINK_UTIL_VAL( n )  vBIT(n,40,4)\n\n#define MAC_LINK_UTIL_DISABLE      MAC_TX_LINK_UTIL_DISABLE | \\\n                                   MAC_RX_LINK_UTIL_DISABLE\n\n\tu64 rmac_invalid_ipg;\n\n \n#define\tMAC_RTS_FRM_LEN_SET(len)\tvBIT(len,2,14)\n\tu64 rts_frm_len_n[8];\n\n\tu64 rts_qos_steering;\n\n#define MAX_DIX_MAP                         4\n\tu64 rts_dix_map_n[MAX_DIX_MAP];\n#define RTS_DIX_MAP_ETYPE(val)             vBIT(val,0,16)\n#define RTS_DIX_MAP_SCW(val)               s2BIT(val,21)\n\n\tu64 rts_q_alternates;\n\tu64 rts_default_q;\n\n\tu64 rts_ctrl;\n#define RTS_CTRL_IGNORE_SNAP_OUI           s2BIT(2)\n#define RTS_CTRL_IGNORE_LLC_CTRL           s2BIT(3)\n\n\tu64 rts_pn_cam_ctrl;\n#define RTS_PN_CAM_CTRL_WE                 s2BIT(7)\n#define RTS_PN_CAM_CTRL_STROBE_NEW_CMD     s2BIT(15)\n#define RTS_PN_CAM_CTRL_STROBE_BEING_EXECUTED   s2BIT(15)\n#define RTS_PN_CAM_CTRL_OFFSET(n)          vBIT(n,24,8)\n\tu64 rts_pn_cam_data;\n#define RTS_PN_CAM_DATA_TCP_SELECT         s2BIT(7)\n#define RTS_PN_CAM_DATA_PORT(val)          vBIT(val,8,16)\n#define RTS_PN_CAM_DATA_SCW(val)           vBIT(val,24,8)\n\n\tu64 rts_ds_mem_ctrl;\n#define RTS_DS_MEM_CTRL_WE                 s2BIT(7)\n#define RTS_DS_MEM_CTRL_STROBE_NEW_CMD     s2BIT(15)\n#define RTS_DS_MEM_CTRL_STROBE_CMD_BEING_EXECUTED   s2BIT(15)\n#define RTS_DS_MEM_CTRL_OFFSET(n)          vBIT(n,26,6)\n\tu64 rts_ds_mem_data;\n#define RTS_DS_MEM_DATA(n)                 vBIT(n,0,8)\n\n\tu8 unused16[0x700 - 0x220];\n\n\tu64 mac_debug_ctrl;\n#define MAC_DBG_ACTIVITY_VALUE\t\t   0x411040400000000ULL\n\n\tu8 unused17[0x2800 - 0x2708];\n\n \n\tu64 mc_int_status;\n#define MC_INT_STATUS_MC_INT               s2BIT(0)\n\tu64 mc_int_mask;\n#define MC_INT_MASK_MC_INT                 s2BIT(0)\n\n\tu64 mc_err_reg;\n#define MC_ERR_REG_ECC_DB_ERR_L            s2BIT(14)\n#define MC_ERR_REG_ECC_DB_ERR_U            s2BIT(15)\n#define MC_ERR_REG_MIRI_ECC_DB_ERR_0       s2BIT(18)\n#define MC_ERR_REG_MIRI_ECC_DB_ERR_1       s2BIT(20)\n#define MC_ERR_REG_MIRI_CRI_ERR_0          s2BIT(22)\n#define MC_ERR_REG_MIRI_CRI_ERR_1          s2BIT(23)\n#define MC_ERR_REG_SM_ERR                  s2BIT(31)\n#define MC_ERR_REG_ECC_ALL_SNG\t\t   (s2BIT(2) | s2BIT(3) | s2BIT(4) | s2BIT(5) |\\\n\t\t\t\t\ts2BIT(17) | s2BIT(19))\n#define MC_ERR_REG_ECC_ALL_DBL\t\t   (s2BIT(10) | s2BIT(11) | s2BIT(12) |\\\n\t\t\t\t\ts2BIT(13) | s2BIT(18) | s2BIT(20))\n#define PLL_LOCK_N\t\t\ts2BIT(39)\n\tu64 mc_err_mask;\n\tu64 mc_err_alarm;\n\n\tu8 unused18[0x100 - 0x28];\n\n \n\tu64 rx_queue_cfg;\n#define RX_QUEUE_CFG_Q0_SZ(n)              vBIT(n,0,8)\n#define RX_QUEUE_CFG_Q1_SZ(n)              vBIT(n,8,8)\n#define RX_QUEUE_CFG_Q2_SZ(n)              vBIT(n,16,8)\n#define RX_QUEUE_CFG_Q3_SZ(n)              vBIT(n,24,8)\n#define RX_QUEUE_CFG_Q4_SZ(n)              vBIT(n,32,8)\n#define RX_QUEUE_CFG_Q5_SZ(n)              vBIT(n,40,8)\n#define RX_QUEUE_CFG_Q6_SZ(n)              vBIT(n,48,8)\n#define RX_QUEUE_CFG_Q7_SZ(n)              vBIT(n,56,8)\n\n\tu64 mc_rldram_mrs;\n#define\tMC_RLDRAM_QUEUE_SIZE_ENABLE\t\t\ts2BIT(39)\n#define\tMC_RLDRAM_MRS_ENABLE\t\t\t\ts2BIT(47)\n\n\tu64 mc_rldram_interleave;\n\n\tu64 mc_pause_thresh_q0q3;\n\tu64 mc_pause_thresh_q4q7;\n\n\tu64 mc_red_thresh_q[8];\n\n\tu8 unused19[0x200 - 0x168];\n\tu64 mc_rldram_ref_per;\n\tu8 unused20[0x220 - 0x208];\n\tu64 mc_rldram_test_ctrl;\n#define MC_RLDRAM_TEST_MODE\t\ts2BIT(47)\n#define MC_RLDRAM_TEST_WRITE\ts2BIT(7)\n#define MC_RLDRAM_TEST_GO\t\ts2BIT(15)\n#define MC_RLDRAM_TEST_DONE\t\ts2BIT(23)\n#define MC_RLDRAM_TEST_PASS\t\ts2BIT(31)\n\n\tu8 unused21[0x240 - 0x228];\n\tu64 mc_rldram_test_add;\n\tu8 unused22[0x260 - 0x248];\n\tu64 mc_rldram_test_d0;\n\tu8 unused23[0x280 - 0x268];\n\tu64 mc_rldram_test_d1;\n\tu8 unused24[0x300 - 0x288];\n\tu64 mc_rldram_test_d2;\n\n\tu8 unused24_1[0x360 - 0x308];\n\tu64 mc_rldram_ctrl;\n#define\tMC_RLDRAM_ENABLE_ODT\t\ts2BIT(7)\n\n\tu8 unused24_2[0x640 - 0x368];\n\tu64 mc_rldram_ref_per_herc;\n#define\tMC_RLDRAM_SET_REF_PERIOD(val)\tvBIT(val, 0, 16)\n\n\tu8 unused24_3[0x660 - 0x648];\n\tu64 mc_rldram_mrs_herc;\n\n\tu8 unused25[0x700 - 0x668];\n\tu64 mc_debug_ctrl;\n\n\tu8 unused26[0x3000 - 0x2f08];\n\n \n\t \n\n\tu64 xgxs_int_status;\n#define XGXS_INT_STATUS_TXGXS              s2BIT(0)\n#define XGXS_INT_STATUS_RXGXS              s2BIT(1)\n\tu64 xgxs_int_mask;\n#define XGXS_INT_MASK_TXGXS                s2BIT(0)\n#define XGXS_INT_MASK_RXGXS                s2BIT(1)\n\n\tu64 xgxs_txgxs_err_reg;\n#define TXGXS_ECC_SG_ERR\t\ts2BIT(7)\n#define TXGXS_ECC_DB_ERR\t\ts2BIT(15)\n#define TXGXS_ESTORE_UFLOW\t\ts2BIT(31)\n#define TXGXS_TX_SM_ERR\t\t\ts2BIT(39)\n\n\tu64 xgxs_txgxs_err_mask;\n\tu64 xgxs_txgxs_err_alarm;\n\n\tu64 xgxs_rxgxs_err_reg;\n#define RXGXS_ESTORE_OFLOW\t\ts2BIT(7)\n#define RXGXS_RX_SM_ERR\t\t\ts2BIT(39)\n\tu64 xgxs_rxgxs_err_mask;\n\tu64 xgxs_rxgxs_err_alarm;\n\n\tu8 unused27[0x100 - 0x40];\n\n\tu64 xgxs_cfg;\n\tu64 xgxs_status;\n\n\tu64 xgxs_cfg_key;\n\tu64 xgxs_efifo_cfg;\t \n\tu64 rxgxs_ber_0;\t \n\tu64 rxgxs_ber_1;\t \n\n\tu64 spi_control;\n#define SPI_CONTROL_KEY(key)\t\tvBIT(key,0,4)\n#define SPI_CONTROL_BYTECNT(cnt)\tvBIT(cnt,29,3)\n#define SPI_CONTROL_CMD(cmd)\t\tvBIT(cmd,32,8)\n#define SPI_CONTROL_ADDR(addr)\t\tvBIT(addr,40,24)\n#define SPI_CONTROL_SEL1\t\ts2BIT(4)\n#define SPI_CONTROL_REQ\t\t\ts2BIT(7)\n#define SPI_CONTROL_NACK\t\ts2BIT(5)\n#define SPI_CONTROL_DONE\t\ts2BIT(6)\n\tu64 spi_data;\n#define SPI_DATA_WRITE(data,len)\tvBIT(data,0,len)\n};\n\n#define XENA_REG_SPACE\tsizeof(struct XENA_dev_config)\n#define\tXENA_EEPROM_SPACE (0x01 << 11)\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}