#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Dec 29 20:34:06 2019
# Process ID: 13249
# Current directory: /home/vm/projects/test_detector/test_detector.runs/design_1_signal_detector_0_0_synth_1
# Command line: vivado -log design_1_signal_detector_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_signal_detector_0_0.tcl
# Log file: /home/vm/projects/test_detector/test_detector.runs/design_1_signal_detector_0_0_synth_1/design_1_signal_detector_0_0.vds
# Journal file: /home/vm/projects/test_detector/test_detector.runs/design_1_signal_detector_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_signal_detector_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/vm/projects/ipcores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vm/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_signal_detector_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1884.941 ; gain = 203.684 ; free physical = 103 ; free virtual = 2849
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_signal_detector_0_0' [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ip/design_1_signal_detector_0_0/synth/design_1_signal_detector_0_0.vhd:73]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signal_detector_v1_0' declared at '/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0.vhd:5' bound to instance 'U0' of component 'signal_detector_v1_0' [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ip/design_1_signal_detector_0_0/synth/design_1_signal_detector_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'signal_detector_v1_0' [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0.vhd:38]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signal_detector_v1_0_M00_AXIS' declared at '/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0_M00_AXIS.vhd:5' bound to instance 'signal_detector_v1_0_M00_AXIS_inst' of component 'signal_detector_v1_0_M00_AXIS' [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0.vhd:65]
INFO: [Synth 8-638] synthesizing module 'signal_detector_v1_0_M00_AXIS' [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0_M00_AXIS.vhd:44]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signal_detector_v1_0_M00_AXIS' (1#1) [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0_M00_AXIS.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'signal_detector_v1_0' (2#1) [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ipshared/9f48/hdl/signal_detector_v1_0.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_signal_detector_0_0' (3#1) [/home/vm/projects/test_detector/test_detector.srcs/sources_1/bd/design_1/ip/design_1_signal_detector_0_0/synth/design_1_signal_detector_0_0.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.660 ; gain = 269.402 ; free physical = 217 ; free virtual = 2885
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1950.660 ; gain = 269.402 ; free physical = 213 ; free virtual = 2882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1950.660 ; gain = 269.402 ; free physical = 213 ; free virtual = 2882
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1950.660 ; gain = 0.000 ; free physical = 206 ; free virtual = 2875
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.457 ; gain = 0.000 ; free physical = 131 ; free virtual = 2801
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2063.457 ; gain = 0.000 ; free physical = 130 ; free virtual = 2800
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 189 ; free virtual = 2859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 188 ; free virtual = 2858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 191 ; free virtual = 2861
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'signal_detector_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                              001 |                               00
      state_init_counter |                              010 |                               01
       state_send_stream |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'signal_detector_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 180 ; free virtual = 2853
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_detector_v1_0_M00_AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_signal_detector_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_signal_detector_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_signal_detector_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_signal_detector_0_0 has port m00_axis_tstrb[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 166 ; free virtual = 2842
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 107 ; free virtual = 2719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 121 ; free virtual = 2718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:04 ; elapsed = 00:01:15 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 120 ; free virtual = 2716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     2|
|3     |LUT2   |     7|
|4     |LUT3   |    37|
|5     |LUT4   |    19|
|6     |LUT5   |     3|
|7     |LUT6   |     6|
|8     |FDRE   |    59|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------+------------------------------+------+
|      |Instance                               |Module                        |Cells |
+------+---------------------------------------+------------------------------+------+
|1     |top                                    |                              |   150|
|2     |  U0                                   |signal_detector_v1_0          |   150|
|3     |    signal_detector_v1_0_M00_AXIS_inst |signal_detector_v1_0_M00_AXIS |   150|
+------+---------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.457 ; gain = 382.199 ; free physical = 119 ; free virtual = 2716
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 2063.457 ; gain = 269.402 ; free physical = 175 ; free virtual = 2772
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:32 . Memory (MB): peak = 2063.465 ; gain = 382.199 ; free physical = 175 ; free virtual = 2772
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.465 ; gain = 0.000 ; free physical = 237 ; free virtual = 2840
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2066.426 ; gain = 0.000 ; free physical = 180 ; free virtual = 2783
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 2066.426 ; gain = 594.766 ; free physical = 313 ; free virtual = 2916
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2066.426 ; gain = 0.000 ; free physical = 313 ; free virtual = 2916
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vm/projects/test_detector/test_detector.runs/design_1_signal_detector_0_0_synth_1/design_1_signal_detector_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_signal_detector_0_0, cache-ID = b5aa9fe360b8cb82
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.438 ; gain = 0.000 ; free physical = 304 ; free virtual = 2916
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/vm/projects/test_detector/test_detector.runs/design_1_signal_detector_0_0_synth_1/design_1_signal_detector_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_signal_detector_0_0_utilization_synth.rpt -pb design_1_signal_detector_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 29 20:36:25 2019...
