# Copyright (C) 1991-2013 Altera Corporation,,,,,,,,
# Your use of Altera Corporation's design tools, logic functions ,,,,,,,
# and other software and tools, and its AMPP partner logic ,,,,,,,
# functions, and any output files from any of the foregoing ,,,,,,,
# (including device programming or simulation files), and any ,,,,,,,
# associated documentation or information are expressly subject ,,,,,,,,
# to the terms and conditions of the Altera Program License ,,,,,,,,
# Subscription Agreement, Altera MegaCore Function License ,,,,,,,
# Agreement, or other applicable license agreement, including, ,,,,,
# without limitation, that your use is for the sole purpose of ,,,,,,,
# programming logic devices manufactured by Altera and sold by ,,,,,,,,
# Altera or its authorized distributors.  Please refer to the ,,,,,,,,
# applicable agreement for further details.,,,,,,,,
,,,,,,,,
# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition,,,,,,,,
# File: C:\Users\toots\OneDrive\Desktop\PINASSIGNMENTS.csv,,,,,,,,
# Generated on: Thu Mar 16 11:49:08 2023,,,,,,,,
,,,,,,,,
# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.,,,,,,,,
,,,,,,,,
To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Differential Pair
LEDR[0],Output,PIN_AE23,7,B7_N0,,,,
LEDR[1],Output,PIN_AF23,7,B7_N0,,,,
LEDR[2],Output,PIN_AB21,7,B7_N0,,,,
LEDR[3],Output,PIN_AC22,7,B7_N0,,,,
LEDR[4],Output,PIN_AD22,7,B7_N0,,,,
LEDR[5],Output,PIN_AD23,7,B7_N0,,,,
LEDR[6],Output,PIN_AD21,7,B7_N0,,,,
LEDR[7],Output,PIN_AC21,7,B7_N0,,,,
SW[15],Input,PIN_U4,1,B1_N0,,,,
SW[14],Input,PIN_U3,1,B1_N0,,,,
SW[13],Input,PIN_T7,1,B1_N0,,,,
SW[12],Input,PIN_P2,1,B1_N0,,,,
SW[11],Input,PIN_P1,1,B1_N0,,,,
SW[10],Input,PIN_N1,2,B2_N1,,,,
SW[9],Input,PIN_A13,4,B4_N1,,,,
SW[8],Input,PIN_B13,4,B4_N1,,,,
SW[7],Input,PIN_C13,3,B3_N0,,,,
SW[6],Input,PIN_AC13,8,B8_N0,,,,
SW[5],Input,PIN_AD13,8,B8_N0,,,,
SW[4],Input,PIN_AF14,7,B7_N1,,,,
SW[3],Input,PIN_AE14,7,B7_N1,,,,
SW[2],Input,PIN_P25,6,B6_N0,,,,
SW[1],Input,PIN_N26,5,B5_N1,,,,
SW[0],Input,PIN_N25,5,B5_N1,,,,
KEY[3],Input,PIN_W26,6,B6_N1,,,,
KEY[2],Input,PIN_P23,6,B6_N0,,,,
KEY[1],Input,PIN_N23,5,B5_N1,,,,
KEY[0],Input,PIN_G26,5,B5_N0,,,,
