$date
	Sun Oct 23 04:46:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#284482
b11010 &
b11010 %
1$
b11010 !
1"
#284483
0"
#284486
b1101 &
b1101 %
#284490
b101000 &
b101000 %
#284494
b10100 &
b10100 %
#284498
b1010 &
b1010 %
#284502
b101 &
b101 %
#284506
b10000 &
b10000 %
#284510
b1000 &
b1000 %
#284514
b100 &
b100 %
#284518
b10 &
b10 %
#284522
b1 &
b1 %
1#
#284526
b0 &
0#
b0 %
0$
#1207611
b1010 !
1"
#1207614
b1010 &
b1010 %
1$
#1207615
0"
#1207618
b101 &
b101 %
#1207622
b10000 &
b10000 %
#1207626
b1000 &
b1000 %
#1207630
b100 &
b100 %
#1207634
b10 &
b10 %
#1207638
b1 &
1#
b1 %
#1207642
b0 &
b0 %
0#
0$
#2218779
b1111 !
1"
#2218782
b1111 &
b1111 %
1$
#2218783
0"
#2218786
b101110 &
b101110 %
#2218790
b10111 &
b10111 %
#2218794
b1000110 &
b1000110 %
#2218798
b100011 &
b100011 %
#2218802
b1101010 &
b1101010 %
#2218806
b110101 &
b110101 %
#2218810
b10100000 &
b10100000 %
#2218814
b1010000 &
b1010000 %
#2218818
b101000 &
b101000 %
#2218822
b10100 &
b10100 %
#2218826
b1010 &
b1010 %
#2218830
b101 &
b101 %
#2218834
b10000 &
b10000 %
#2218838
b1000 &
b1000 %
#2218842
b100 &
b100 %
#2218846
b10 &
b10 %
#2218850
b1 &
b1 %
1#
#2218854
b0 &
0#
b0 %
0$
#4500012
