Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 17:40:47 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 processor_main/cycles_between_samples_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coordinator_main/playback_rate_reg[3][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_pass_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_pass_clk_wiz_0 rise@10.000ns - clk_100_pass_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 3.469ns (47.126%)  route 3.892ns (52.874%))
  Logic Levels:           5  (CARRY4=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, routed)         1.613    -0.916    processor_main/clk_100_pass
    RAMB18_X0Y18         RAMB18E1                                     r  processor_main/cycles_between_samples_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.538 r  processor_main/cycles_between_samples_reg/DOADO[4]
                         net (fo=5, routed)           1.320     2.858    processor_main/cycles_between_samples_reg_n_11
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.124     2.982 r  processor_main/playback_rate[3][23]_i_21/O
                         net (fo=1, routed)           0.590     3.572    processor_main/playback_rate[3][23]_i_21_n_0
    SLICE_X8Y45          LUT4 (Prop_lut4_I2_O)        0.124     3.696 r  processor_main/playback_rate[3][23]_i_13/O
                         net (fo=1, routed)           0.000     3.696    processor_main/playback_rate[3][23]_i_13_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.229 r  processor_main/playback_rate_reg[3][23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.229    processor_main/playback_rate_reg[3][23]_i_5_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.346 r  processor_main/playback_rate_reg[3][23]_i_3/CO[3]
                         net (fo=2, routed)           1.053     5.398    processor_main/coordinator_main/is_on12_out
    SLICE_X8Y49          LUT4 (Prop_lut4_I1_O)        0.117     5.515 r  processor_main/playback_rate[3][23]_i_1/O
                         net (fo=25, routed)          0.930     6.445    coordinator_main/E[0]
    SLICE_X7Y45          FDRE                                         r  coordinator_main/playback_rate_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.989 r  wizard_hdmi/clkout1_buf/O
                         net (fo=636, routed)         1.517     8.506    coordinator_main/clk_100_pass
    SLICE_X7Y45          FDRE                                         r  coordinator_main/playback_rate_reg[3][11]/C
                         clock pessimism              0.562     9.068    
                         clock uncertainty           -0.070     8.998    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.412     8.586    coordinator_main/playback_rate_reg[3][11]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -6.445    
  -------------------------------------------------------------------
                         slack                                  2.141    




