
---------- Begin Simulation Statistics ----------
simSeconds                                   0.085454                       # Number of seconds simulated (Second)
simTicks                                  85453881235                       # Number of ticks simulated (Tick)
finalTick                                 85453881235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    188.51                       # Real time elapsed on the host (Second)
hostTickRate                                453302859                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1166224                       # Number of bytes of host memory used (Byte)
simInsts                                     22963573                       # Number of instructions simulated (Count)
simOps                                       45064004                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   121814                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     239049                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                        273015596                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                              11.889073                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.084111                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        45510645                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1004                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       45389329                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1836                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               447639                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            780347                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 320                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           163341262                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.277880                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.194993                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 152662269     93.46%     93.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1917157      1.17%     94.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    718239      0.44%     95.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1942730      1.19%     96.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1070715      0.66%     96.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    727688      0.45%     97.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2456007      1.50%     98.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1221494      0.75%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    624963      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             163341262                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  612461     99.35%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     39      0.01%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      7      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 1      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     99.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2229      0.36%     99.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1595      0.26%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               101      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               13      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         5573      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      34231369     75.42%     75.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        14067      0.03%     75.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          4398      0.01%     75.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        65954      0.15%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          458      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        28906      0.06%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          606      0.00%     75.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        22221      0.05%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        13828      0.03%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        28814      0.06%     75.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv         6912      0.02%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         7299      0.02%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7022020     15.47%     91.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3831597      8.44%     99.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        74485      0.16%     99.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        30806      0.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       45389329                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.166252                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              616448                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013581                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                254177168                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                45677848                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        45070965                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    561036                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   281831                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           280237                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    45719620                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       280584                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     20865                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1835                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       109674334                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        7110158                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3868202                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       732943                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        16980                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        970416     18.83%     18.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       952791     18.49%     37.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          670      0.01%     37.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2911761     56.49%     93.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        12403      0.24%     94.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     94.06% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       306196      5.94%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5154237                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        23232     18.93%     18.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         6045      4.93%     23.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          228      0.19%     24.04% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        83769     68.26%     92.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         6169      5.03%     97.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.33% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         3280      2.67%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        122723                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           19      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         1627      7.38%      7.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          186      0.84%      8.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        18477     83.80%     92.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1408      6.39%     98.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          332      1.51%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        22049                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       947184     18.83%     18.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       946746     18.82%     37.64% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          442      0.01%     37.65% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2827991     56.21%     93.86% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond         6234      0.12%     93.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     93.98% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       302916      6.02%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5031513                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return           11      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         1388      6.91%      6.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          170      0.85%      7.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        17159     85.37%     93.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1069      5.32%     98.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.50% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          302      1.50%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        20099                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1904173     36.94%     36.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1975693     38.33%     75.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       970407     18.83%     94.10% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       303964      5.90%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5154237                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        16450     75.58%     75.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         5275     24.24%     99.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           19      0.09%     99.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           20      0.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        21764                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2911761                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1015750                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             22049                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           2207                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        18306                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          3743                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              5154237                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                17769                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2324430                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.450975                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2962                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          306866                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             303964                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2902                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       970416     18.83%     18.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       952791     18.49%     37.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          670      0.01%     37.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2911761     56.49%     93.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        12403      0.24%     94.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     94.06% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       306196      5.94%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5154237                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       970361     34.29%     34.29% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1212      0.04%     34.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          522      0.02%     34.35% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      1549918     54.77%     89.12% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1598      0.06%     89.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     89.18% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       306196     10.82%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2829807                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         1627      9.16%      9.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      9.16% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        14734     82.92%     92.08% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1408      7.92%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        17769                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         1627      9.16%      9.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      9.16% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        14734     82.92%     92.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1408      7.92%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        17769                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       306866                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       303964                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2902                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          518                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       307384                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               976693                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 976689                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              29505                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 947184                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              947173                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                11                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          442801                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             684                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             20395                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    163268243                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.276012                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.256166                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       152770283     93.57%     93.57% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1979092      1.21%     94.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1553228      0.95%     95.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1890871      1.16%     96.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          933807      0.57%     97.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          336067      0.21%     97.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          617574      0.38%     98.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          313732      0.19%     98.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2873589      1.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    163268243                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         306                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                947188                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2635      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     33970601     75.38%     75.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        14016      0.03%     75.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3746      0.01%     75.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        65887      0.15%     75.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     75.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          400      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           16      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        28820      0.06%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          514      0.00%     75.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        22136      0.05%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        13824      0.03%     75.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt        28800      0.06%     75.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv         6912      0.02%     75.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult         7296      0.02%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6975665     15.48%     91.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3817759      8.47%     99.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        74219      0.16%     99.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        30758      0.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     45064004                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2873589                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             22963573                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               45064004                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       22963573                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         45064004                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                 11.889073                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.084111                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           10898401                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             279691                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          44898461                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          7049884                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3848517                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2635      0.01%      0.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     33970601     75.38%     75.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        14016      0.03%     75.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3746      0.01%     75.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        65887      0.15%     75.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     75.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          400      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           16      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     75.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        28820      0.06%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          514      0.00%     75.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        22136      0.05%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        13824      0.03%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        28800      0.06%     75.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         6912      0.02%     75.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         7296      0.02%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6975665     15.48%     91.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3817759      8.47%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        74219      0.16%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        30758      0.07%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     45064004                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      5031513                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      3780971                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1250542                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2827991                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2203522                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       947188                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       947184                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        6806935                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           6806935                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       6806935                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          6806935                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        29609                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           29609                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        29609                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          29609                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11600265439                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11600265439                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11600265439                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11600265439                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      6836544                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       6836544                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      6836544                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      6836544                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.004331                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.004331                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.004331                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.004331                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 391781.736600                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 391781.736600                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 391781.736600                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 391781.736600                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       747720                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        21503                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          781                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           38                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs     957.387964                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   565.868421                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5098                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5098                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        19203                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         19203                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        19203                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        19203                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        10406                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        10406                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        10406                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        10406                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data       302218                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total       302218                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4148722017                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4148722017                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4148722017                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4148722017                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001522                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001522                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 398685.567653                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 398685.567653                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 398685.567653                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 398685.567653                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   9892                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       157126                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       157126                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        78563                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        78563                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrHits::cpu.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       555888                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       555888                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      3264298                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         3264298                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        26084                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         26084                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10047593907                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10047593907                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      3290382                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      3290382                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007927                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007927                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 385201.422596                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 385201.422596                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        19190                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        19190                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         6894                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         6894                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2605302137                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2605302137                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 377908.636060                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 377908.636060                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3542637                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3542637                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         3525                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         3525                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1552671532                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1552671532                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3546162                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3546162                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000994                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000994                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 440474.193475                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 440474.193475                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           13                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         3512                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         3512                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data       302218                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total       302218                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1543419880                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1543419880                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000990                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 439470.353075                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 439470.353075                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.428242                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              6817645                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              10404                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             655.290754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick             1619149                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.428242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          177                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          319                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13684104                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13684104                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2685841                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             153860092                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6403806                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                370426                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  21097                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1960609                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3122                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               45704936                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 13737                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts            45368464                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          5055470                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         7091877                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3861342                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.166175                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       21497676                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      18743241                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         255230                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        226563                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      53361705                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     33391022                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          10953219                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     21674534                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          225                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            3250064                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     158725145                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   48348                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1491                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         20305                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          355                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3885860                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4395                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          163341262                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.281849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.365686                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                155567330     95.24%     95.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   666603      0.41%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   325228      0.20%     95.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   630604      0.39%     96.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   623950      0.38%     96.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   638484      0.39%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   357549      0.22%     97.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1256921      0.77%     98.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  3274593      2.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            163341262                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              23452074                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.085900                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            5154237                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.018879                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      4569792                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        3882065                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           3882065                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       3882065                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          3882065                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3795                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3795                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3795                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3795                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 135822430298                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 135822430298                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 135822430298                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 135822430298                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      3885860                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       3885860                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      3885860                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      3885860                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000977                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000977                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000977                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000977                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 35789836.705665                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 35789836.705665                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 35789836.705665                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 35789836.705665                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        18400                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           72                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     255.555556                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         2414                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              2414                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          866                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           866                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          866                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          866                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2929                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2929                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2929                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2929                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 101866582731                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 101866582731                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 101866582731                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 101866582731                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000754                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000754                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000754                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 34778621.622055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 34778621.622055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 34778621.622055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 34778621.622055                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   2414                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      3882065                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         3882065                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3795                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3795                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 135822430298                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 135822430298                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      3885860                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      3885860                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000977                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000977                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 35789836.705665                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 35789836.705665                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          866                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          866                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2929                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2929                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 101866582731                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 101866582731                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000754                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000754                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 34778621.622055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 34778621.622055                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           510.030535                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3884993                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2928                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1326.841872                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              436635                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   510.030535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           29                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          121                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          362                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            7774648                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           7774648                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     21097                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1604612                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   338269                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               45511649                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  672                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7110158                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3868202                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   492                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1166                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   336281                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            399                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4360                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        17289                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                21649                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 45356435                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                45351202                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  32749843                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50210323                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.166112                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.652253                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     3796812                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   60274                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   92                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 399                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  19685                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   21                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    761                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            7049884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.503527                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           104.519313                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7031319     99.74%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  283      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3248      0.05%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  233      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   16      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   30      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    4      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   10      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    6      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  9      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 28      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 30      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 51      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 59      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 55      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                115      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 99      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 77      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 98      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 83      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 70      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 73      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 79      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 94      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 55      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  4      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 10      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  6      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            13640      0.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            62357                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              7049884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 7087920                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3861363                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       895                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       460                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3887362                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1973                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  21097                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3018963                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2763262                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          26736                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   6437218                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             151073986                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               45584299                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 18351                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 108323                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 117578                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              150899808                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               4                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            83763698                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   157203871                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 53685119                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    256125                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              82784282                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   979407                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     265                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 239                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3139034                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        205896610                       # The number of ROB reads (Count)
system.cpu.rob.writes                        91086914                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 22963573                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   45064004                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   115                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    900                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4127                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      5027                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   900                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4127                       # number of overall hits (Count)
system.l2.overallHits::total                     5027                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2025                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 6277                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    8302                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2025                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                6277                       # number of overall misses (Count)
system.l2.overallMisses::total                   8302                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst    101857798701                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      4111499453                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       105969298154                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst   101857798701                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     4111499453                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      105969298154                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2925                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              10404                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 13329                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2925                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             10404                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                13329                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.692308                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.603326                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.622852                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.692308                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.603326                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.622852                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 50300147.506667                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 655010.268122                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    12764309.582510                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 50300147.506667                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 655010.268122                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   12764309.582510                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrHits::cpu.inst                  1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     1                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst                 1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    1                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst             2024                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             6277                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                8301                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2024                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            6277                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               8301                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data       302218                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total        302218                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.inst 101843104667                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   4071220362                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   105914325029                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst 101843104667                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   4071220362                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  105914325029                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.691966                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.603326                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.622777                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.691966                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.603326                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.622777                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 50317739.459980                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 648593.334714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 12759224.795687                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 50317739.459980                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 648593.334714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 12759224.795687                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             900                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                900                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2025                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2025                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst 101857798701                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total 101857798701                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2925                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2925                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.692308                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.692308                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 50300147.506667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 50300147.506667                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2024                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2024                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst 101843104667                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total 101843104667                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.691966                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.691966                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 50317739.459980                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 50317739.459980                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1024                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1024                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2486                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2486                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1533327530                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1533327530                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           3510                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              3510                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.708262                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.708262                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 616785.008045                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 616785.008045                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         2486                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2486                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1517376159                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1517376159                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.708262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.708262                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 610368.527353                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 610368.527353                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3103                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3103                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3791                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3791                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2578171923                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2578171923                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         6894                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          6894                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.549898                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.549898                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 680077.004221                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 680077.004221                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         3791                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         3791                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2553844203                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2553844203                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.549898                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.549898                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 673659.773938                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 673659.773938                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WriteReq.mshrUncacheable::cpu.data       302218                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total       302218                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         2410                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2410                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2410                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2410                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         5098                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             5098                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         5098                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         5098                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  7378.118965                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        25630                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       8300                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.087952                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      430000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1817.600974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      5560.517991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.055469                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.169694                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.225162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           8299                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   31                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   80                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 8188                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.253265                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     213356                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    213356                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           129472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           401728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              531200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       129472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          129472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        302218                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           302218                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              2023                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              6277                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                 8300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data           302218                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              302218                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst             1515110                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data             4701109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                6216219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst         1515110                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total            1515110                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data            3536621                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total               3536621                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst            1515110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data            8237730                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total               9752840                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5814                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              302218                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             302218                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2486                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2486                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5814                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       621037                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       621037                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  621037                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       833418                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       833418                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   833418                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             612584                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   612584    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               612584                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          2716229616                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1061337958                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8306                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp               9822                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq             302218                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp            302218                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         5098                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2414                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4795                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                2                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               2                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              3510                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             3510                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2929                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          6894                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8267                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       635140                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 643407                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       341632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1294346                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1635978                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               5                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       256                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            315554                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000048                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.006894                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  315539    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      15      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              315554                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85453881235                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          201916613                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2753136                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         104364216                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         25641                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        12311                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
