
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (16 0)  (1 224)  (1 224)  IOB_0 IO Functioning bit
 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (5 3)  (12 227)  (12 227)  routing T_0_14.span4_horz_18 <X> T_0_14.lc_trk_g0_2
 (6 3)  (11 227)  (11 227)  routing T_0_14.span4_horz_18 <X> T_0_14.lc_trk_g0_2
 (7 3)  (10 227)  (10 227)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (0 227)  (0 227)  IOB_0 IO Functioning bit
 (16 4)  (1 228)  (1 228)  IOB_0 IO Functioning bit
 (12 5)  (5 229)  (5 229)  routing T_0_14.lc_trk_g0_2 <X> T_0_14.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 229)  (4 229)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_14

 (9 10)  (135 234)  (135 234)  routing T_3_14.sp4_v_b_7 <X> T_3_14.sp4_h_l_42


IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (16 0)  (1 208)  (1 208)  IOB_0 IO Functioning bit
 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (4 4)  (13 212)  (13 212)  routing T_0_13.span4_vert_b_12 <X> T_0_13.lc_trk_g0_4
 (13 4)  (4 212)  (4 212)  routing T_0_13.lc_trk_g0_4 <X> T_0_13.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 212)  (1 212)  IOB_0 IO Functioning bit
 (5 5)  (12 213)  (12 213)  routing T_0_13.span4_vert_b_12 <X> T_0_13.lc_trk_g0_4
 (7 5)  (10 213)  (10 213)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 213)  (4 213)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 218)  (5 218)  routing T_0_13.lc_trk_g1_4 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 218)  (4 218)  routing T_0_13.lc_trk_g1_4 <X> T_0_13.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 218)  (1 218)  IOB_1 IO Functioning bit
 (13 11)  (4 219)  (4 219)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 220)  (13 220)  routing T_0_13.span4_horz_4 <X> T_0_13.lc_trk_g1_4
 (6 13)  (11 221)  (11 221)  routing T_0_13.span4_horz_4 <X> T_0_13.lc_trk_g1_4
 (7 13)  (10 221)  (10 221)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit
 (16 14)  (1 222)  (1 222)  IOB_1 IO Functioning bit


LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (9 6)  (177 214)  (177 214)  routing T_4_13.sp4_v_b_4 <X> T_4_13.sp4_h_l_41


LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (11 0)  (6 192)  (6 192)  routing T_0_12.span4_horz_1 <X> T_0_12.span4_vert_t_12
 (12 0)  (5 192)  (5 192)  routing T_0_12.span4_horz_1 <X> T_0_12.span4_vert_t_12
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (4 2)  (13 194)  (13 194)  routing T_0_12.span4_horz_2 <X> T_0_12.lc_trk_g0_2
 (6 3)  (11 195)  (11 195)  routing T_0_12.span4_horz_2 <X> T_0_12.lc_trk_g0_2
 (7 3)  (10 195)  (10 195)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (12 5)  (5 197)  (5 197)  routing T_0_12.lc_trk_g0_2 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (6 6)  (11 198)  (11 198)  routing T_0_12.span4_horz_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 198)  (9 198)  routing T_0_12.span4_horz_7 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_1_12



LogicTile_2_12

 (2 9)  (74 201)  (74 201)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_3_12



LogicTile_4_12

 (10 2)  (178 194)  (178 194)  routing T_4_12.sp4_v_b_8 <X> T_4_12.sp4_h_l_36
 (13 3)  (181 195)  (181 195)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_h_l_39
 (2 9)  (170 201)  (170 201)  Column buffer control bit: LH_colbuf_cntl_4

 (10 10)  (178 202)  (178 202)  routing T_4_12.sp4_v_b_2 <X> T_4_12.sp4_h_l_42


LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_11

 (14 0)  (182 176)  (182 176)  routing T_4_11.sp4_v_b_8 <X> T_4_11.lc_trk_g0_0
 (14 1)  (182 177)  (182 177)  routing T_4_11.sp4_v_b_8 <X> T_4_11.lc_trk_g0_0
 (16 1)  (184 177)  (184 177)  routing T_4_11.sp4_v_b_8 <X> T_4_11.lc_trk_g0_0
 (17 1)  (185 177)  (185 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (1 2)  (169 178)  (169 178)  routing T_4_11.glb_netwk_4 <X> T_4_11.wire_logic_cluster/lc_7/clk
 (2 2)  (170 178)  (170 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (25 2)  (193 178)  (193 178)  routing T_4_11.sp4_v_t_3 <X> T_4_11.lc_trk_g0_6
 (22 3)  (190 179)  (190 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (191 179)  (191 179)  routing T_4_11.sp4_v_t_3 <X> T_4_11.lc_trk_g0_6
 (25 3)  (193 179)  (193 179)  routing T_4_11.sp4_v_t_3 <X> T_4_11.lc_trk_g0_6
 (25 4)  (193 180)  (193 180)  routing T_4_11.sp4_v_b_10 <X> T_4_11.lc_trk_g1_2
 (26 4)  (194 180)  (194 180)  routing T_4_11.lc_trk_g0_6 <X> T_4_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (195 180)  (195 180)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 180)  (197 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (199 180)  (199 180)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 180)  (200 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 180)  (202 180)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 180)  (205 180)  LC_2 Logic Functioning bit
 (38 4)  (206 180)  (206 180)  LC_2 Logic Functioning bit
 (39 4)  (207 180)  (207 180)  LC_2 Logic Functioning bit
 (45 4)  (213 180)  (213 180)  LC_2 Logic Functioning bit
 (22 5)  (190 181)  (190 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (191 181)  (191 181)  routing T_4_11.sp4_v_b_10 <X> T_4_11.lc_trk_g1_2
 (25 5)  (193 181)  (193 181)  routing T_4_11.sp4_v_b_10 <X> T_4_11.lc_trk_g1_2
 (26 5)  (194 181)  (194 181)  routing T_4_11.lc_trk_g0_6 <X> T_4_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 181)  (197 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 181)  (198 181)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 181)  (200 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (206 181)  (206 181)  LC_2 Logic Functioning bit
 (39 5)  (207 181)  (207 181)  LC_2 Logic Functioning bit
 (40 5)  (208 181)  (208 181)  LC_2 Logic Functioning bit
 (48 5)  (216 181)  (216 181)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (182 182)  (182 182)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g1_4
 (14 7)  (182 183)  (182 183)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g1_4
 (16 7)  (184 183)  (184 183)  routing T_4_11.sp4_v_t_1 <X> T_4_11.lc_trk_g1_4
 (17 7)  (185 183)  (185 183)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (26 12)  (194 188)  (194 188)  routing T_4_11.lc_trk_g0_6 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 188)  (195 188)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 188)  (197 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 188)  (199 188)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 188)  (200 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 188)  (202 188)  routing T_4_11.lc_trk_g1_4 <X> T_4_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 188)  (204 188)  LC_6 Logic Functioning bit
 (41 12)  (209 188)  (209 188)  LC_6 Logic Functioning bit
 (43 12)  (211 188)  (211 188)  LC_6 Logic Functioning bit
 (45 12)  (213 188)  (213 188)  LC_6 Logic Functioning bit
 (26 13)  (194 189)  (194 189)  routing T_4_11.lc_trk_g0_6 <X> T_4_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 189)  (197 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 189)  (198 189)  routing T_4_11.lc_trk_g1_2 <X> T_4_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (200 189)  (200 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (204 189)  (204 189)  LC_6 Logic Functioning bit
 (39 13)  (207 189)  (207 189)  LC_6 Logic Functioning bit
 (42 13)  (210 189)  (210 189)  LC_6 Logic Functioning bit
 (51 13)  (219 189)  (219 189)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (16 0)  (1 160)  (1 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (13 4)  (4 164)  (4 164)  routing T_0_10.lc_trk_g0_6 <X> T_0_10.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (12 5)  (5 165)  (5 165)  routing T_0_10.lc_trk_g0_6 <X> T_0_10.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (4 6)  (13 166)  (13 166)  routing T_0_10.span12_horz_6 <X> T_0_10.lc_trk_g0_6
 (4 7)  (13 167)  (13 167)  routing T_0_10.span12_horz_6 <X> T_0_10.lc_trk_g0_6
 (5 7)  (12 167)  (12 167)  routing T_0_10.span12_horz_6 <X> T_0_10.lc_trk_g0_6
 (7 7)  (10 167)  (10 167)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (6 9)  (11 169)  (11 169)  routing T_0_10.span12_horz_8 <X> T_0_10.lc_trk_g1_0
 (7 9)  (10 169)  (10 169)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (5 170)  (5 170)  routing T_0_10.lc_trk_g1_0 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


RAM_Tile_3_10

 (8 11)  (134 171)  (134 171)  routing T_3_10.sp4_h_r_1 <X> T_3_10.sp4_v_t_42
 (9 11)  (135 171)  (135 171)  routing T_3_10.sp4_h_r_1 <X> T_3_10.sp4_v_t_42
 (10 11)  (136 171)  (136 171)  routing T_3_10.sp4_h_r_1 <X> T_3_10.sp4_v_t_42


LogicTile_4_10

 (15 0)  (183 160)  (183 160)  routing T_4_10.bot_op_1 <X> T_4_10.lc_trk_g0_1
 (17 0)  (185 160)  (185 160)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (190 160)  (190 160)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (192 160)  (192 160)  routing T_4_10.bot_op_3 <X> T_4_10.lc_trk_g0_3
 (29 0)  (197 160)  (197 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 160)  (200 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 160)  (202 160)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 160)  (204 160)  LC_0 Logic Functioning bit
 (37 0)  (205 160)  (205 160)  LC_0 Logic Functioning bit
 (45 0)  (213 160)  (213 160)  LC_0 Logic Functioning bit
 (22 1)  (190 161)  (190 161)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 161)  (192 161)  routing T_4_10.bot_op_2 <X> T_4_10.lc_trk_g0_2
 (26 1)  (194 161)  (194 161)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 161)  (197 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 161)  (200 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (202 161)  (202 161)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.input_2_0
 (35 1)  (203 161)  (203 161)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.input_2_0
 (36 1)  (204 161)  (204 161)  LC_0 Logic Functioning bit
 (41 1)  (209 161)  (209 161)  LC_0 Logic Functioning bit
 (51 1)  (219 161)  (219 161)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (169 162)  (169 162)  routing T_4_10.glb_netwk_4 <X> T_4_10.wire_logic_cluster/lc_7/clk
 (2 2)  (170 162)  (170 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 4)  (183 164)  (183 164)  routing T_4_10.bot_op_1 <X> T_4_10.lc_trk_g1_1
 (17 4)  (185 164)  (185 164)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (190 164)  (190 164)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (192 164)  (192 164)  routing T_4_10.bot_op_3 <X> T_4_10.lc_trk_g1_3
 (15 5)  (183 165)  (183 165)  routing T_4_10.bot_op_0 <X> T_4_10.lc_trk_g1_0
 (17 5)  (185 165)  (185 165)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (27 6)  (195 166)  (195 166)  routing T_4_10.lc_trk_g1_1 <X> T_4_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 166)  (197 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 166)  (200 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (206 166)  (206 166)  LC_3 Logic Functioning bit
 (39 6)  (207 166)  (207 166)  LC_3 Logic Functioning bit
 (40 6)  (208 166)  (208 166)  LC_3 Logic Functioning bit
 (45 6)  (213 166)  (213 166)  LC_3 Logic Functioning bit
 (47 6)  (215 166)  (215 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (194 167)  (194 167)  routing T_4_10.lc_trk_g0_3 <X> T_4_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 167)  (197 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 167)  (199 167)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 167)  (200 167)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (202 167)  (202 167)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.input_2_3
 (42 7)  (210 167)  (210 167)  LC_3 Logic Functioning bit
 (29 8)  (197 168)  (197 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 168)  (200 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 168)  (202 168)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.wire_logic_cluster/lc_4/in_3
 (41 8)  (209 168)  (209 168)  LC_4 Logic Functioning bit
 (43 8)  (211 168)  (211 168)  LC_4 Logic Functioning bit
 (45 8)  (213 168)  (213 168)  LC_4 Logic Functioning bit
 (48 8)  (216 168)  (216 168)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (194 169)  (194 169)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 169)  (197 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (200 169)  (200 169)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (202 169)  (202 169)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.input_2_4
 (35 9)  (203 169)  (203 169)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.input_2_4
 (37 9)  (205 169)  (205 169)  LC_4 Logic Functioning bit
 (40 9)  (208 169)  (208 169)  LC_4 Logic Functioning bit
 (41 9)  (209 169)  (209 169)  LC_4 Logic Functioning bit
 (27 10)  (195 170)  (195 170)  routing T_4_10.lc_trk_g1_1 <X> T_4_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 170)  (197 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 170)  (200 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (204 170)  (204 170)  LC_5 Logic Functioning bit
 (38 10)  (206 170)  (206 170)  LC_5 Logic Functioning bit
 (39 10)  (207 170)  (207 170)  LC_5 Logic Functioning bit
 (45 10)  (213 170)  (213 170)  LC_5 Logic Functioning bit
 (26 11)  (194 171)  (194 171)  routing T_4_10.lc_trk_g0_3 <X> T_4_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 171)  (197 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 171)  (199 171)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 171)  (200 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (202 171)  (202 171)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.input_2_5
 (40 11)  (208 171)  (208 171)  LC_5 Logic Functioning bit
 (43 11)  (211 171)  (211 171)  LC_5 Logic Functioning bit
 (51 11)  (219 171)  (219 171)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (29 12)  (197 172)  (197 172)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 172)  (200 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (202 172)  (202 172)  routing T_4_10.lc_trk_g1_0 <X> T_4_10.wire_logic_cluster/lc_6/in_3
 (38 12)  (206 172)  (206 172)  LC_6 Logic Functioning bit
 (42 12)  (210 172)  (210 172)  LC_6 Logic Functioning bit
 (45 12)  (213 172)  (213 172)  LC_6 Logic Functioning bit
 (26 13)  (194 173)  (194 173)  routing T_4_10.lc_trk_g0_2 <X> T_4_10.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 173)  (197 173)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (200 173)  (200 173)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (202 173)  (202 173)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.input_2_6
 (35 13)  (203 173)  (203 173)  routing T_4_10.lc_trk_g1_3 <X> T_4_10.input_2_6
 (37 13)  (205 173)  (205 173)  LC_6 Logic Functioning bit
 (40 13)  (208 173)  (208 173)  LC_6 Logic Functioning bit
 (46 13)  (214 173)  (214 173)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (13 1)  (4 145)  (4 145)  routing T_0_9.span4_horz_25 <X> T_0_9.span4_vert_b_0
 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (12 10)  (5 154)  (5 154)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 154)  (4 154)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 154)  (1 154)  IOB_1 IO Functioning bit
 (12 11)  (5 155)  (5 155)  routing T_0_9.lc_trk_g1_6 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit
 (6 15)  (11 159)  (11 159)  routing T_0_9.span12_horz_14 <X> T_0_9.lc_trk_g1_6
 (7 15)  (10 159)  (10 159)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_2_9

 (14 1)  (86 145)  (86 145)  routing T_2_9.sp4_h_r_0 <X> T_2_9.lc_trk_g0_0
 (15 1)  (87 145)  (87 145)  routing T_2_9.sp4_h_r_0 <X> T_2_9.lc_trk_g0_0
 (16 1)  (88 145)  (88 145)  routing T_2_9.sp4_h_r_0 <X> T_2_9.lc_trk_g0_0
 (17 1)  (89 145)  (89 145)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (94 145)  (94 145)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (95 145)  (95 145)  routing T_2_9.sp4_h_r_2 <X> T_2_9.lc_trk_g0_2
 (24 1)  (96 145)  (96 145)  routing T_2_9.sp4_h_r_2 <X> T_2_9.lc_trk_g0_2
 (25 1)  (97 145)  (97 145)  routing T_2_9.sp4_h_r_2 <X> T_2_9.lc_trk_g0_2
 (1 2)  (73 146)  (73 146)  routing T_2_9.glb_netwk_4 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (10 2)  (82 146)  (82 146)  routing T_2_9.sp4_v_b_8 <X> T_2_9.sp4_h_l_36
 (26 2)  (98 146)  (98 146)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 146)  (101 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 146)  (104 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 146)  (107 146)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_1
 (36 2)  (108 146)  (108 146)  LC_1 Logic Functioning bit
 (39 2)  (111 146)  (111 146)  LC_1 Logic Functioning bit
 (45 2)  (117 146)  (117 146)  LC_1 Logic Functioning bit
 (22 3)  (94 147)  (94 147)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (95 147)  (95 147)  routing T_2_9.sp4_h_r_6 <X> T_2_9.lc_trk_g0_6
 (24 3)  (96 147)  (96 147)  routing T_2_9.sp4_h_r_6 <X> T_2_9.lc_trk_g0_6
 (25 3)  (97 147)  (97 147)  routing T_2_9.sp4_h_r_6 <X> T_2_9.lc_trk_g0_6
 (27 3)  (99 147)  (99 147)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 147)  (101 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 147)  (103 147)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 147)  (104 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (106 147)  (106 147)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_1
 (35 3)  (107 147)  (107 147)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_1
 (37 3)  (109 147)  (109 147)  LC_1 Logic Functioning bit
 (42 3)  (114 147)  (114 147)  LC_1 Logic Functioning bit
 (48 3)  (120 147)  (120 147)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (12 4)  (84 148)  (84 148)  routing T_2_9.sp4_v_b_11 <X> T_2_9.sp4_h_r_5
 (11 5)  (83 149)  (83 149)  routing T_2_9.sp4_v_b_11 <X> T_2_9.sp4_h_r_5
 (13 5)  (85 149)  (85 149)  routing T_2_9.sp4_v_b_11 <X> T_2_9.sp4_h_r_5
 (22 5)  (94 149)  (94 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (95 149)  (95 149)  routing T_2_9.sp4_h_r_2 <X> T_2_9.lc_trk_g1_2
 (24 5)  (96 149)  (96 149)  routing T_2_9.sp4_h_r_2 <X> T_2_9.lc_trk_g1_2
 (25 5)  (97 149)  (97 149)  routing T_2_9.sp4_h_r_2 <X> T_2_9.lc_trk_g1_2
 (26 6)  (98 150)  (98 150)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 150)  (101 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 150)  (104 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (107 150)  (107 150)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_3
 (36 6)  (108 150)  (108 150)  LC_3 Logic Functioning bit
 (41 6)  (113 150)  (113 150)  LC_3 Logic Functioning bit
 (45 6)  (117 150)  (117 150)  LC_3 Logic Functioning bit
 (52 6)  (124 150)  (124 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (86 151)  (86 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g1_4
 (15 7)  (87 151)  (87 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g1_4
 (16 7)  (88 151)  (88 151)  routing T_2_9.sp4_h_r_4 <X> T_2_9.lc_trk_g1_4
 (17 7)  (89 151)  (89 151)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (94 151)  (94 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 151)  (95 151)  routing T_2_9.sp4_h_r_6 <X> T_2_9.lc_trk_g1_6
 (24 7)  (96 151)  (96 151)  routing T_2_9.sp4_h_r_6 <X> T_2_9.lc_trk_g1_6
 (25 7)  (97 151)  (97 151)  routing T_2_9.sp4_h_r_6 <X> T_2_9.lc_trk_g1_6
 (27 7)  (99 151)  (99 151)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 151)  (101 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 151)  (103 151)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (104 151)  (104 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (106 151)  (106 151)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_3
 (35 7)  (107 151)  (107 151)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_3
 (36 7)  (108 151)  (108 151)  LC_3 Logic Functioning bit
 (37 7)  (109 151)  (109 151)  LC_3 Logic Functioning bit
 (39 7)  (111 151)  (111 151)  LC_3 Logic Functioning bit
 (42 7)  (114 151)  (114 151)  LC_3 Logic Functioning bit
 (27 8)  (99 152)  (99 152)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 152)  (101 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 152)  (102 152)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 152)  (104 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 152)  (106 152)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 152)  (107 152)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.input_2_4
 (36 8)  (108 152)  (108 152)  LC_4 Logic Functioning bit
 (37 8)  (109 152)  (109 152)  LC_4 Logic Functioning bit
 (38 8)  (110 152)  (110 152)  LC_4 Logic Functioning bit
 (45 8)  (117 152)  (117 152)  LC_4 Logic Functioning bit
 (29 9)  (101 153)  (101 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 153)  (103 153)  routing T_2_9.lc_trk_g1_2 <X> T_2_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 153)  (104 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (107 153)  (107 153)  routing T_2_9.lc_trk_g0_6 <X> T_2_9.input_2_4
 (40 9)  (112 153)  (112 153)  LC_4 Logic Functioning bit
 (41 9)  (113 153)  (113 153)  LC_4 Logic Functioning bit
 (48 9)  (120 153)  (120 153)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (26 10)  (98 154)  (98 154)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 154)  (101 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (107 154)  (107 154)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_5
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (43 10)  (115 154)  (115 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (48 10)  (120 154)  (120 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (99 155)  (99 155)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 155)  (101 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 155)  (103 155)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 155)  (104 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (106 155)  (106 155)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_5
 (35 11)  (107 155)  (107 155)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_5
 (38 11)  (110 155)  (110 155)  LC_5 Logic Functioning bit
 (41 11)  (113 155)  (113 155)  LC_5 Logic Functioning bit
 (26 14)  (98 158)  (98 158)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 158)  (101 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (104 158)  (104 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 158)  (107 158)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_7
 (38 14)  (110 158)  (110 158)  LC_7 Logic Functioning bit
 (40 14)  (112 158)  (112 158)  LC_7 Logic Functioning bit
 (45 14)  (117 158)  (117 158)  LC_7 Logic Functioning bit
 (52 14)  (124 158)  (124 158)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (99 159)  (99 159)  routing T_2_9.lc_trk_g1_4 <X> T_2_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 159)  (101 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 159)  (103 159)  routing T_2_9.lc_trk_g0_2 <X> T_2_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 159)  (104 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (106 159)  (106 159)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_7
 (35 15)  (107 159)  (107 159)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.input_2_7
 (41 15)  (113 159)  (113 159)  LC_7 Logic Functioning bit
 (42 15)  (114 159)  (114 159)  LC_7 Logic Functioning bit


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_9

 (21 0)  (189 144)  (189 144)  routing T_4_9.bnr_op_3 <X> T_4_9.lc_trk_g0_3
 (22 0)  (190 144)  (190 144)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (194 144)  (194 144)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 144)  (195 144)  routing T_4_9.lc_trk_g3_0 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 144)  (196 144)  routing T_4_9.lc_trk_g3_0 <X> T_4_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 144)  (197 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (199 144)  (199 144)  routing T_4_9.lc_trk_g0_5 <X> T_4_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 144)  (200 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (204 144)  (204 144)  LC_0 Logic Functioning bit
 (38 0)  (206 144)  (206 144)  LC_0 Logic Functioning bit
 (41 0)  (209 144)  (209 144)  LC_0 Logic Functioning bit
 (42 0)  (210 144)  (210 144)  LC_0 Logic Functioning bit
 (43 0)  (211 144)  (211 144)  LC_0 Logic Functioning bit
 (45 0)  (213 144)  (213 144)  LC_0 Logic Functioning bit
 (21 1)  (189 145)  (189 145)  routing T_4_9.bnr_op_3 <X> T_4_9.lc_trk_g0_3
 (22 1)  (190 145)  (190 145)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 145)  (192 145)  routing T_4_9.bot_op_2 <X> T_4_9.lc_trk_g0_2
 (26 1)  (194 145)  (194 145)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 145)  (197 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 145)  (200 145)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (201 145)  (201 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_0
 (34 1)  (202 145)  (202 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_0
 (35 1)  (203 145)  (203 145)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_0
 (36 1)  (204 145)  (204 145)  LC_0 Logic Functioning bit
 (38 1)  (206 145)  (206 145)  LC_0 Logic Functioning bit
 (43 1)  (211 145)  (211 145)  LC_0 Logic Functioning bit
 (51 1)  (219 145)  (219 145)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (169 146)  (169 146)  routing T_4_9.glb_netwk_4 <X> T_4_9.wire_logic_cluster/lc_7/clk
 (2 2)  (170 146)  (170 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (17 2)  (185 146)  (185 146)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (186 146)  (186 146)  routing T_4_9.bnr_op_5 <X> T_4_9.lc_trk_g0_5
 (21 2)  (189 146)  (189 146)  routing T_4_9.wire_logic_cluster/lc_7/out <X> T_4_9.lc_trk_g0_7
 (22 2)  (190 146)  (190 146)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (27 2)  (195 146)  (195 146)  routing T_4_9.lc_trk_g3_1 <X> T_4_9.wire_logic_cluster/lc_1/in_1
 (28 2)  (196 146)  (196 146)  routing T_4_9.lc_trk_g3_1 <X> T_4_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 146)  (197 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 146)  (199 146)  routing T_4_9.lc_trk_g1_5 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 146)  (200 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (202 146)  (202 146)  routing T_4_9.lc_trk_g1_5 <X> T_4_9.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 146)  (204 146)  LC_1 Logic Functioning bit
 (38 2)  (206 146)  (206 146)  LC_1 Logic Functioning bit
 (41 2)  (209 146)  (209 146)  LC_1 Logic Functioning bit
 (42 2)  (210 146)  (210 146)  LC_1 Logic Functioning bit
 (43 2)  (211 146)  (211 146)  LC_1 Logic Functioning bit
 (45 2)  (213 146)  (213 146)  LC_1 Logic Functioning bit
 (15 3)  (183 147)  (183 147)  routing T_4_9.bot_op_4 <X> T_4_9.lc_trk_g0_4
 (17 3)  (185 147)  (185 147)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (186 147)  (186 147)  routing T_4_9.bnr_op_5 <X> T_4_9.lc_trk_g0_5
 (22 3)  (190 147)  (190 147)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 147)  (192 147)  routing T_4_9.bot_op_6 <X> T_4_9.lc_trk_g0_6
 (26 3)  (194 147)  (194 147)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 147)  (197 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 147)  (200 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (201 147)  (201 147)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.input_2_1
 (35 3)  (203 147)  (203 147)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.input_2_1
 (36 3)  (204 147)  (204 147)  LC_1 Logic Functioning bit
 (38 3)  (206 147)  (206 147)  LC_1 Logic Functioning bit
 (43 3)  (211 147)  (211 147)  LC_1 Logic Functioning bit
 (51 3)  (219 147)  (219 147)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (169 148)  (169 148)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (182 148)  (182 148)  routing T_4_9.bnr_op_0 <X> T_4_9.lc_trk_g1_0
 (21 4)  (189 148)  (189 148)  routing T_4_9.wire_logic_cluster/lc_3/out <X> T_4_9.lc_trk_g1_3
 (22 4)  (190 148)  (190 148)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (197 148)  (197 148)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 148)  (200 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 148)  (202 148)  routing T_4_9.lc_trk_g1_0 <X> T_4_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 148)  (204 148)  LC_2 Logic Functioning bit
 (38 4)  (206 148)  (206 148)  LC_2 Logic Functioning bit
 (41 4)  (209 148)  (209 148)  LC_2 Logic Functioning bit
 (42 4)  (210 148)  (210 148)  LC_2 Logic Functioning bit
 (43 4)  (211 148)  (211 148)  LC_2 Logic Functioning bit
 (45 4)  (213 148)  (213 148)  LC_2 Logic Functioning bit
 (1 5)  (169 149)  (169 149)  routing T_4_9.lc_trk_g0_2 <X> T_4_9.wire_logic_cluster/lc_7/cen
 (14 5)  (182 149)  (182 149)  routing T_4_9.bnr_op_0 <X> T_4_9.lc_trk_g1_0
 (17 5)  (185 149)  (185 149)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (26 5)  (194 149)  (194 149)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 149)  (196 149)  routing T_4_9.lc_trk_g2_2 <X> T_4_9.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 149)  (197 149)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 149)  (198 149)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_2/in_1
 (32 5)  (200 149)  (200 149)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (201 149)  (201 149)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_2
 (34 5)  (202 149)  (202 149)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_2
 (35 5)  (203 149)  (203 149)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_2
 (37 5)  (205 149)  (205 149)  LC_2 Logic Functioning bit
 (39 5)  (207 149)  (207 149)  LC_2 Logic Functioning bit
 (42 5)  (210 149)  (210 149)  LC_2 Logic Functioning bit
 (51 5)  (219 149)  (219 149)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (185 150)  (185 150)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 150)  (186 150)  routing T_4_9.bnr_op_5 <X> T_4_9.lc_trk_g1_5
 (27 6)  (195 150)  (195 150)  routing T_4_9.lc_trk_g1_3 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 150)  (197 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (199 150)  (199 150)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 150)  (200 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (204 150)  (204 150)  LC_3 Logic Functioning bit
 (38 6)  (206 150)  (206 150)  LC_3 Logic Functioning bit
 (41 6)  (209 150)  (209 150)  LC_3 Logic Functioning bit
 (42 6)  (210 150)  (210 150)  LC_3 Logic Functioning bit
 (43 6)  (211 150)  (211 150)  LC_3 Logic Functioning bit
 (45 6)  (213 150)  (213 150)  LC_3 Logic Functioning bit
 (18 7)  (186 151)  (186 151)  routing T_4_9.bnr_op_5 <X> T_4_9.lc_trk_g1_5
 (27 7)  (195 151)  (195 151)  routing T_4_9.lc_trk_g1_0 <X> T_4_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 151)  (197 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 151)  (198 151)  routing T_4_9.lc_trk_g1_3 <X> T_4_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (199 151)  (199 151)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 151)  (200 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (201 151)  (201 151)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.input_2_3
 (35 7)  (203 151)  (203 151)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.input_2_3
 (36 7)  (204 151)  (204 151)  LC_3 Logic Functioning bit
 (38 7)  (206 151)  (206 151)  LC_3 Logic Functioning bit
 (43 7)  (211 151)  (211 151)  LC_3 Logic Functioning bit
 (51 7)  (219 151)  (219 151)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (190 152)  (190 152)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (191 152)  (191 152)  routing T_4_9.sp12_v_b_11 <X> T_4_9.lc_trk_g2_3
 (25 8)  (193 152)  (193 152)  routing T_4_9.wire_logic_cluster/lc_2/out <X> T_4_9.lc_trk_g2_2
 (26 8)  (194 152)  (194 152)  routing T_4_9.lc_trk_g2_4 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (196 152)  (196 152)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 152)  (197 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (198 152)  (198 152)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_4/in_1
 (32 8)  (200 152)  (200 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (204 152)  (204 152)  LC_4 Logic Functioning bit
 (38 8)  (206 152)  (206 152)  LC_4 Logic Functioning bit
 (41 8)  (209 152)  (209 152)  LC_4 Logic Functioning bit
 (42 8)  (210 152)  (210 152)  LC_4 Logic Functioning bit
 (43 8)  (211 152)  (211 152)  LC_4 Logic Functioning bit
 (45 8)  (213 152)  (213 152)  LC_4 Logic Functioning bit
 (46 8)  (214 152)  (214 152)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (190 153)  (190 153)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (196 153)  (196 153)  routing T_4_9.lc_trk_g2_4 <X> T_4_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 153)  (197 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (198 153)  (198 153)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_4/in_1
 (31 9)  (199 153)  (199 153)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 153)  (200 153)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (201 153)  (201 153)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_4
 (34 9)  (202 153)  (202 153)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_4
 (35 9)  (203 153)  (203 153)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_4
 (37 9)  (205 153)  (205 153)  LC_4 Logic Functioning bit
 (39 9)  (207 153)  (207 153)  LC_4 Logic Functioning bit
 (42 9)  (210 153)  (210 153)  LC_4 Logic Functioning bit
 (14 10)  (182 154)  (182 154)  routing T_4_9.wire_logic_cluster/lc_4/out <X> T_4_9.lc_trk_g2_4
 (17 10)  (185 154)  (185 154)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (186 154)  (186 154)  routing T_4_9.wire_logic_cluster/lc_5/out <X> T_4_9.lc_trk_g2_5
 (21 10)  (189 154)  (189 154)  routing T_4_9.sp4_v_t_18 <X> T_4_9.lc_trk_g2_7
 (22 10)  (190 154)  (190 154)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (191 154)  (191 154)  routing T_4_9.sp4_v_t_18 <X> T_4_9.lc_trk_g2_7
 (27 10)  (195 154)  (195 154)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_5/in_1
 (28 10)  (196 154)  (196 154)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 154)  (197 154)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 154)  (199 154)  routing T_4_9.lc_trk_g0_4 <X> T_4_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 154)  (200 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (203 154)  (203 154)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.input_2_5
 (36 10)  (204 154)  (204 154)  LC_5 Logic Functioning bit
 (37 10)  (205 154)  (205 154)  LC_5 Logic Functioning bit
 (43 10)  (211 154)  (211 154)  LC_5 Logic Functioning bit
 (45 10)  (213 154)  (213 154)  LC_5 Logic Functioning bit
 (46 10)  (214 154)  (214 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (185 155)  (185 155)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (194 155)  (194 155)  routing T_4_9.lc_trk_g0_3 <X> T_4_9.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 155)  (197 155)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 155)  (198 155)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.wire_logic_cluster/lc_5/in_1
 (32 11)  (200 155)  (200 155)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (201 155)  (201 155)  routing T_4_9.lc_trk_g2_5 <X> T_4_9.input_2_5
 (36 11)  (204 155)  (204 155)  LC_5 Logic Functioning bit
 (37 11)  (205 155)  (205 155)  LC_5 Logic Functioning bit
 (41 11)  (209 155)  (209 155)  LC_5 Logic Functioning bit
 (42 11)  (210 155)  (210 155)  LC_5 Logic Functioning bit
 (43 11)  (211 155)  (211 155)  LC_5 Logic Functioning bit
 (14 12)  (182 156)  (182 156)  routing T_4_9.wire_logic_cluster/lc_0/out <X> T_4_9.lc_trk_g3_0
 (17 12)  (185 156)  (185 156)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (186 156)  (186 156)  routing T_4_9.wire_logic_cluster/lc_1/out <X> T_4_9.lc_trk_g3_1
 (22 12)  (190 156)  (190 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (191 156)  (191 156)  routing T_4_9.sp12_v_b_11 <X> T_4_9.lc_trk_g3_3
 (26 12)  (194 156)  (194 156)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 156)  (195 156)  routing T_4_9.lc_trk_g3_6 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 156)  (196 156)  routing T_4_9.lc_trk_g3_6 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 156)  (197 156)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 156)  (198 156)  routing T_4_9.lc_trk_g3_6 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 156)  (199 156)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 156)  (200 156)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 156)  (201 156)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (36 12)  (204 156)  (204 156)  LC_6 Logic Functioning bit
 (38 12)  (206 156)  (206 156)  LC_6 Logic Functioning bit
 (41 12)  (209 156)  (209 156)  LC_6 Logic Functioning bit
 (42 12)  (210 156)  (210 156)  LC_6 Logic Functioning bit
 (43 12)  (211 156)  (211 156)  LC_6 Logic Functioning bit
 (45 12)  (213 156)  (213 156)  LC_6 Logic Functioning bit
 (46 12)  (214 156)  (214 156)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (53 12)  (221 156)  (221 156)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (185 157)  (185 157)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (194 157)  (194 157)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 157)  (197 157)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 157)  (198 157)  routing T_4_9.lc_trk_g3_6 <X> T_4_9.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 157)  (199 157)  routing T_4_9.lc_trk_g2_7 <X> T_4_9.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 157)  (200 157)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (201 157)  (201 157)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_6
 (34 13)  (202 157)  (202 157)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_6
 (35 13)  (203 157)  (203 157)  routing T_4_9.lc_trk_g3_3 <X> T_4_9.input_2_6
 (36 13)  (204 157)  (204 157)  LC_6 Logic Functioning bit
 (38 13)  (206 157)  (206 157)  LC_6 Logic Functioning bit
 (43 13)  (211 157)  (211 157)  LC_6 Logic Functioning bit
 (0 14)  (168 158)  (168 158)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 158)  (169 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (183 158)  (183 158)  routing T_4_9.sp4_h_l_16 <X> T_4_9.lc_trk_g3_5
 (16 14)  (184 158)  (184 158)  routing T_4_9.sp4_h_l_16 <X> T_4_9.lc_trk_g3_5
 (17 14)  (185 158)  (185 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (193 158)  (193 158)  routing T_4_9.wire_logic_cluster/lc_6/out <X> T_4_9.lc_trk_g3_6
 (26 14)  (194 158)  (194 158)  routing T_4_9.lc_trk_g0_7 <X> T_4_9.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 158)  (197 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 158)  (198 158)  routing T_4_9.lc_trk_g0_4 <X> T_4_9.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 158)  (199 158)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 158)  (200 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (204 158)  (204 158)  LC_7 Logic Functioning bit
 (38 14)  (206 158)  (206 158)  LC_7 Logic Functioning bit
 (41 14)  (209 158)  (209 158)  LC_7 Logic Functioning bit
 (42 14)  (210 158)  (210 158)  LC_7 Logic Functioning bit
 (43 14)  (211 158)  (211 158)  LC_7 Logic Functioning bit
 (45 14)  (213 158)  (213 158)  LC_7 Logic Functioning bit
 (46 14)  (214 158)  (214 158)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (168 159)  (168 159)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (1 15)  (169 159)  (169 159)  routing T_4_9.lc_trk_g3_5 <X> T_4_9.wire_logic_cluster/lc_7/s_r
 (18 15)  (186 159)  (186 159)  routing T_4_9.sp4_h_l_16 <X> T_4_9.lc_trk_g3_5
 (22 15)  (190 159)  (190 159)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (194 159)  (194 159)  routing T_4_9.lc_trk_g0_7 <X> T_4_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 159)  (197 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (199 159)  (199 159)  routing T_4_9.lc_trk_g0_6 <X> T_4_9.wire_logic_cluster/lc_7/in_3
 (32 15)  (200 159)  (200 159)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (201 159)  (201 159)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.input_2_7
 (35 15)  (203 159)  (203 159)  routing T_4_9.lc_trk_g2_3 <X> T_4_9.input_2_7
 (37 15)  (205 159)  (205 159)  LC_7 Logic Functioning bit
 (39 15)  (207 159)  (207 159)  LC_7 Logic Functioning bit
 (42 15)  (210 159)  (210 159)  LC_7 Logic Functioning bit


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (16 0)  (1 128)  (1 128)  IOB_0 IO Functioning bit
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (12 4)  (5 132)  (5 132)  routing T_0_8.lc_trk_g1_5 <X> T_0_8.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 132)  (4 132)  routing T_0_8.lc_trk_g1_5 <X> T_0_8.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 132)  (1 132)  IOB_0 IO Functioning bit
 (13 5)  (4 133)  (4 133)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (3 9)  (14 137)  (14 137)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 138)  (5 138)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 138)  (4 138)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 138)  (1 138)  IOB_1 IO Functioning bit
 (12 11)  (5 139)  (5 139)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 139)  (4 139)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 140)  (11 140)  routing T_0_8.span12_horz_21 <X> T_0_8.lc_trk_g1_5
 (7 12)  (10 140)  (10 140)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (9 141)  (9 141)  routing T_0_8.span12_horz_21 <X> T_0_8.lc_trk_g1_5
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit
 (16 14)  (1 142)  (1 142)  IOB_1 IO Functioning bit
 (6 15)  (11 143)  (11 143)  routing T_0_8.span12_horz_14 <X> T_0_8.lc_trk_g1_6
 (7 15)  (10 143)  (10 143)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


LogicTile_2_8

 (8 4)  (80 132)  (80 132)  routing T_2_8.sp4_v_b_10 <X> T_2_8.sp4_h_r_4
 (9 4)  (81 132)  (81 132)  routing T_2_8.sp4_v_b_10 <X> T_2_8.sp4_h_r_4
 (10 4)  (82 132)  (82 132)  routing T_2_8.sp4_v_b_10 <X> T_2_8.sp4_h_r_4
 (5 8)  (77 136)  (77 136)  routing T_2_8.sp4_v_b_6 <X> T_2_8.sp4_h_r_6
 (6 9)  (78 137)  (78 137)  routing T_2_8.sp4_v_b_6 <X> T_2_8.sp4_h_r_6
 (3 10)  (75 138)  (75 138)  routing T_2_8.sp12_v_t_22 <X> T_2_8.sp12_h_l_22


LogicTile_4_8

 (21 0)  (189 128)  (189 128)  routing T_4_8.wire_logic_cluster/lc_3/out <X> T_4_8.lc_trk_g0_3
 (22 0)  (190 128)  (190 128)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (195 128)  (195 128)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 128)  (196 128)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 128)  (197 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 128)  (198 128)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (31 0)  (199 128)  (199 128)  routing T_4_8.lc_trk_g1_6 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (200 128)  (200 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 128)  (202 128)  routing T_4_8.lc_trk_g1_6 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (37 0)  (205 128)  (205 128)  LC_0 Logic Functioning bit
 (39 0)  (207 128)  (207 128)  LC_0 Logic Functioning bit
 (45 0)  (213 128)  (213 128)  LC_0 Logic Functioning bit
 (22 1)  (190 129)  (190 129)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 129)  (192 129)  routing T_4_8.bot_op_2 <X> T_4_8.lc_trk_g0_2
 (28 1)  (196 129)  (196 129)  routing T_4_8.lc_trk_g2_0 <X> T_4_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 129)  (197 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 129)  (199 129)  routing T_4_8.lc_trk_g1_6 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (40 1)  (208 129)  (208 129)  LC_0 Logic Functioning bit
 (42 1)  (210 129)  (210 129)  LC_0 Logic Functioning bit
 (1 2)  (169 130)  (169 130)  routing T_4_8.glb_netwk_4 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (170 130)  (170 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (190 130)  (190 130)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (192 130)  (192 130)  routing T_4_8.top_op_7 <X> T_4_8.lc_trk_g0_7
 (27 2)  (195 130)  (195 130)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 130)  (197 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 130)  (198 130)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 130)  (199 130)  routing T_4_8.lc_trk_g0_4 <X> T_4_8.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 130)  (200 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (203 130)  (203 130)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.input_2_1
 (37 2)  (205 130)  (205 130)  LC_1 Logic Functioning bit
 (38 2)  (206 130)  (206 130)  LC_1 Logic Functioning bit
 (39 2)  (207 130)  (207 130)  LC_1 Logic Functioning bit
 (45 2)  (213 130)  (213 130)  LC_1 Logic Functioning bit
 (48 2)  (216 130)  (216 130)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (14 3)  (182 131)  (182 131)  routing T_4_8.top_op_4 <X> T_4_8.lc_trk_g0_4
 (15 3)  (183 131)  (183 131)  routing T_4_8.top_op_4 <X> T_4_8.lc_trk_g0_4
 (17 3)  (185 131)  (185 131)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (189 131)  (189 131)  routing T_4_8.top_op_7 <X> T_4_8.lc_trk_g0_7
 (22 3)  (190 131)  (190 131)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (192 131)  (192 131)  routing T_4_8.bot_op_6 <X> T_4_8.lc_trk_g0_6
 (27 3)  (195 131)  (195 131)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (28 3)  (196 131)  (196 131)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_1/in_0
 (29 3)  (197 131)  (197 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (200 131)  (200 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (203 131)  (203 131)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.input_2_1
 (38 3)  (206 131)  (206 131)  LC_1 Logic Functioning bit
 (39 3)  (207 131)  (207 131)  LC_1 Logic Functioning bit
 (40 3)  (208 131)  (208 131)  LC_1 Logic Functioning bit
 (14 4)  (182 132)  (182 132)  routing T_4_8.bnr_op_0 <X> T_4_8.lc_trk_g1_0
 (27 4)  (195 132)  (195 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (196 132)  (196 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 132)  (197 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 132)  (198 132)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (200 132)  (200 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 132)  (201 132)  routing T_4_8.lc_trk_g2_1 <X> T_4_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (204 132)  (204 132)  LC_2 Logic Functioning bit
 (37 4)  (205 132)  (205 132)  LC_2 Logic Functioning bit
 (38 4)  (206 132)  (206 132)  LC_2 Logic Functioning bit
 (39 4)  (207 132)  (207 132)  LC_2 Logic Functioning bit
 (41 4)  (209 132)  (209 132)  LC_2 Logic Functioning bit
 (43 4)  (211 132)  (211 132)  LC_2 Logic Functioning bit
 (14 5)  (182 133)  (182 133)  routing T_4_8.bnr_op_0 <X> T_4_8.lc_trk_g1_0
 (17 5)  (185 133)  (185 133)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (30 5)  (198 133)  (198 133)  routing T_4_8.lc_trk_g3_6 <X> T_4_8.wire_logic_cluster/lc_2/in_1
 (36 5)  (204 133)  (204 133)  LC_2 Logic Functioning bit
 (37 5)  (205 133)  (205 133)  LC_2 Logic Functioning bit
 (38 5)  (206 133)  (206 133)  LC_2 Logic Functioning bit
 (39 5)  (207 133)  (207 133)  LC_2 Logic Functioning bit
 (41 5)  (209 133)  (209 133)  LC_2 Logic Functioning bit
 (43 5)  (211 133)  (211 133)  LC_2 Logic Functioning bit
 (15 6)  (183 134)  (183 134)  routing T_4_8.top_op_5 <X> T_4_8.lc_trk_g1_5
 (17 6)  (185 134)  (185 134)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (29 6)  (197 134)  (197 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 134)  (198 134)  routing T_4_8.lc_trk_g0_6 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (200 134)  (200 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 134)  (201 134)  routing T_4_8.lc_trk_g2_0 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 134)  (203 134)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.input_2_3
 (41 6)  (209 134)  (209 134)  LC_3 Logic Functioning bit
 (45 6)  (213 134)  (213 134)  LC_3 Logic Functioning bit
 (18 7)  (186 135)  (186 135)  routing T_4_8.top_op_5 <X> T_4_8.lc_trk_g1_5
 (22 7)  (190 135)  (190 135)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (192 135)  (192 135)  routing T_4_8.bot_op_6 <X> T_4_8.lc_trk_g1_6
 (26 7)  (194 135)  (194 135)  routing T_4_8.lc_trk_g0_3 <X> T_4_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 135)  (197 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (198 135)  (198 135)  routing T_4_8.lc_trk_g0_6 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (200 135)  (200 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (201 135)  (201 135)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.input_2_3
 (34 7)  (202 135)  (202 135)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.input_2_3
 (38 7)  (206 135)  (206 135)  LC_3 Logic Functioning bit
 (39 7)  (207 135)  (207 135)  LC_3 Logic Functioning bit
 (40 7)  (208 135)  (208 135)  LC_3 Logic Functioning bit
 (14 8)  (182 136)  (182 136)  routing T_4_8.wire_logic_cluster/lc_0/out <X> T_4_8.lc_trk_g2_0
 (17 8)  (185 136)  (185 136)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (37 8)  (205 136)  (205 136)  LC_4 Logic Functioning bit
 (38 8)  (206 136)  (206 136)  LC_4 Logic Functioning bit
 (39 8)  (207 136)  (207 136)  LC_4 Logic Functioning bit
 (40 8)  (208 136)  (208 136)  LC_4 Logic Functioning bit
 (41 8)  (209 136)  (209 136)  LC_4 Logic Functioning bit
 (42 8)  (210 136)  (210 136)  LC_4 Logic Functioning bit
 (17 9)  (185 137)  (185 137)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (196 137)  (196 137)  routing T_4_8.lc_trk_g2_0 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 137)  (197 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (200 137)  (200 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (203 137)  (203 137)  routing T_4_8.lc_trk_g0_2 <X> T_4_8.input_2_4
 (36 9)  (204 137)  (204 137)  LC_4 Logic Functioning bit
 (38 9)  (206 137)  (206 137)  LC_4 Logic Functioning bit
 (39 9)  (207 137)  (207 137)  LC_4 Logic Functioning bit
 (40 9)  (208 137)  (208 137)  LC_4 Logic Functioning bit
 (41 9)  (209 137)  (209 137)  LC_4 Logic Functioning bit
 (43 9)  (211 137)  (211 137)  LC_4 Logic Functioning bit
 (29 10)  (197 138)  (197 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 138)  (200 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 138)  (201 138)  routing T_4_8.lc_trk_g2_0 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 138)  (204 138)  LC_5 Logic Functioning bit
 (37 10)  (205 138)  (205 138)  LC_5 Logic Functioning bit
 (38 10)  (206 138)  (206 138)  LC_5 Logic Functioning bit
 (39 10)  (207 138)  (207 138)  LC_5 Logic Functioning bit
 (40 10)  (208 138)  (208 138)  LC_5 Logic Functioning bit
 (42 10)  (210 138)  (210 138)  LC_5 Logic Functioning bit
 (51 10)  (219 138)  (219 138)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (30 11)  (198 139)  (198 139)  routing T_4_8.lc_trk_g0_2 <X> T_4_8.wire_logic_cluster/lc_5/in_1
 (36 11)  (204 139)  (204 139)  LC_5 Logic Functioning bit
 (37 11)  (205 139)  (205 139)  LC_5 Logic Functioning bit
 (38 11)  (206 139)  (206 139)  LC_5 Logic Functioning bit
 (39 11)  (207 139)  (207 139)  LC_5 Logic Functioning bit
 (40 11)  (208 139)  (208 139)  LC_5 Logic Functioning bit
 (42 11)  (210 139)  (210 139)  LC_5 Logic Functioning bit
 (27 12)  (195 140)  (195 140)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 140)  (197 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (200 140)  (200 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (204 140)  (204 140)  LC_6 Logic Functioning bit
 (38 12)  (206 140)  (206 140)  LC_6 Logic Functioning bit
 (40 12)  (208 140)  (208 140)  LC_6 Logic Functioning bit
 (41 12)  (209 140)  (209 140)  LC_6 Logic Functioning bit
 (42 12)  (210 140)  (210 140)  LC_6 Logic Functioning bit
 (43 12)  (211 140)  (211 140)  LC_6 Logic Functioning bit
 (14 13)  (182 141)  (182 141)  routing T_4_8.sp4_r_v_b_40 <X> T_4_8.lc_trk_g3_0
 (17 13)  (185 141)  (185 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (31 13)  (199 141)  (199 141)  routing T_4_8.lc_trk_g0_3 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 141)  (204 141)  LC_6 Logic Functioning bit
 (38 13)  (206 141)  (206 141)  LC_6 Logic Functioning bit
 (40 13)  (208 141)  (208 141)  LC_6 Logic Functioning bit
 (41 13)  (209 141)  (209 141)  LC_6 Logic Functioning bit
 (42 13)  (210 141)  (210 141)  LC_6 Logic Functioning bit
 (43 13)  (211 141)  (211 141)  LC_6 Logic Functioning bit
 (27 14)  (195 142)  (195 142)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 142)  (197 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 142)  (198 142)  routing T_4_8.lc_trk_g1_5 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 142)  (199 142)  routing T_4_8.lc_trk_g0_4 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 142)  (200 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (203 142)  (203 142)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.input_2_7
 (39 14)  (207 142)  (207 142)  LC_7 Logic Functioning bit
 (45 14)  (213 142)  (213 142)  LC_7 Logic Functioning bit
 (48 14)  (216 142)  (216 142)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (182 143)  (182 143)  routing T_4_8.sp4_h_l_17 <X> T_4_8.lc_trk_g3_4
 (15 15)  (183 143)  (183 143)  routing T_4_8.sp4_h_l_17 <X> T_4_8.lc_trk_g3_4
 (16 15)  (184 143)  (184 143)  routing T_4_8.sp4_h_l_17 <X> T_4_8.lc_trk_g3_4
 (17 15)  (185 143)  (185 143)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (190 143)  (190 143)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (191 143)  (191 143)  routing T_4_8.sp4_h_r_30 <X> T_4_8.lc_trk_g3_6
 (24 15)  (192 143)  (192 143)  routing T_4_8.sp4_h_r_30 <X> T_4_8.lc_trk_g3_6
 (25 15)  (193 143)  (193 143)  routing T_4_8.sp4_h_r_30 <X> T_4_8.lc_trk_g3_6
 (27 15)  (195 143)  (195 143)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 143)  (196 143)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 143)  (197 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 143)  (200 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (203 143)  (203 143)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.input_2_7
 (36 15)  (204 143)  (204 143)  LC_7 Logic Functioning bit
 (37 15)  (205 143)  (205 143)  LC_7 Logic Functioning bit
 (40 15)  (208 143)  (208 143)  LC_7 Logic Functioning bit


LogicTile_5_8

 (27 0)  (249 128)  (249 128)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 128)  (250 128)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 128)  (251 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 128)  (254 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 128)  (256 128)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.wire_logic_cluster/lc_0/in_3
 (36 0)  (258 128)  (258 128)  LC_0 Logic Functioning bit
 (37 0)  (259 128)  (259 128)  LC_0 Logic Functioning bit
 (38 0)  (260 128)  (260 128)  LC_0 Logic Functioning bit
 (39 0)  (261 128)  (261 128)  LC_0 Logic Functioning bit
 (41 0)  (263 128)  (263 128)  LC_0 Logic Functioning bit
 (43 0)  (265 128)  (265 128)  LC_0 Logic Functioning bit
 (15 1)  (237 129)  (237 129)  routing T_5_8.bot_op_0 <X> T_5_8.lc_trk_g0_0
 (17 1)  (239 129)  (239 129)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (30 1)  (252 129)  (252 129)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_0/in_1
 (36 1)  (258 129)  (258 129)  LC_0 Logic Functioning bit
 (37 1)  (259 129)  (259 129)  LC_0 Logic Functioning bit
 (38 1)  (260 129)  (260 129)  LC_0 Logic Functioning bit
 (39 1)  (261 129)  (261 129)  LC_0 Logic Functioning bit
 (41 1)  (263 129)  (263 129)  LC_0 Logic Functioning bit
 (43 1)  (265 129)  (265 129)  LC_0 Logic Functioning bit
 (14 4)  (236 132)  (236 132)  routing T_5_8.lft_op_0 <X> T_5_8.lc_trk_g1_0
 (21 4)  (243 132)  (243 132)  routing T_5_8.lft_op_3 <X> T_5_8.lc_trk_g1_3
 (22 4)  (244 132)  (244 132)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (246 132)  (246 132)  routing T_5_8.lft_op_3 <X> T_5_8.lc_trk_g1_3
 (15 5)  (237 133)  (237 133)  routing T_5_8.lft_op_0 <X> T_5_8.lc_trk_g1_0
 (17 5)  (239 133)  (239 133)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (29 6)  (251 134)  (251 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 134)  (254 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 134)  (256 134)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 134)  (258 134)  LC_3 Logic Functioning bit
 (37 6)  (259 134)  (259 134)  LC_3 Logic Functioning bit
 (38 6)  (260 134)  (260 134)  LC_3 Logic Functioning bit
 (39 6)  (261 134)  (261 134)  LC_3 Logic Functioning bit
 (41 6)  (263 134)  (263 134)  LC_3 Logic Functioning bit
 (43 6)  (265 134)  (265 134)  LC_3 Logic Functioning bit
 (31 7)  (253 135)  (253 135)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (258 135)  (258 135)  LC_3 Logic Functioning bit
 (37 7)  (259 135)  (259 135)  LC_3 Logic Functioning bit
 (38 7)  (260 135)  (260 135)  LC_3 Logic Functioning bit
 (39 7)  (261 135)  (261 135)  LC_3 Logic Functioning bit
 (41 7)  (263 135)  (263 135)  LC_3 Logic Functioning bit
 (43 7)  (265 135)  (265 135)  LC_3 Logic Functioning bit
 (25 8)  (247 136)  (247 136)  routing T_5_8.bnl_op_2 <X> T_5_8.lc_trk_g2_2
 (22 9)  (244 137)  (244 137)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (247 137)  (247 137)  routing T_5_8.bnl_op_2 <X> T_5_8.lc_trk_g2_2
 (32 10)  (254 138)  (254 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 138)  (255 138)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (258 138)  (258 138)  LC_5 Logic Functioning bit
 (37 10)  (259 138)  (259 138)  LC_5 Logic Functioning bit
 (38 10)  (260 138)  (260 138)  LC_5 Logic Functioning bit
 (39 10)  (261 138)  (261 138)  LC_5 Logic Functioning bit
 (40 10)  (262 138)  (262 138)  LC_5 Logic Functioning bit
 (42 10)  (264 138)  (264 138)  LC_5 Logic Functioning bit
 (27 11)  (249 139)  (249 139)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 139)  (251 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (253 139)  (253 139)  routing T_5_8.lc_trk_g2_2 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (258 139)  (258 139)  LC_5 Logic Functioning bit
 (37 11)  (259 139)  (259 139)  LC_5 Logic Functioning bit
 (38 11)  (260 139)  (260 139)  LC_5 Logic Functioning bit
 (39 11)  (261 139)  (261 139)  LC_5 Logic Functioning bit
 (41 11)  (263 139)  (263 139)  LC_5 Logic Functioning bit
 (43 11)  (265 139)  (265 139)  LC_5 Logic Functioning bit
 (25 12)  (247 140)  (247 140)  routing T_5_8.bnl_op_2 <X> T_5_8.lc_trk_g3_2
 (22 13)  (244 141)  (244 141)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (247 141)  (247 141)  routing T_5_8.bnl_op_2 <X> T_5_8.lc_trk_g3_2


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g1_0 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (55 112)  (55 112)  LC_0 Logic Functioning bit
 (39 0)  (57 112)  (57 112)  LC_0 Logic Functioning bit
 (41 0)  (59 112)  (59 112)  LC_0 Logic Functioning bit
 (43 0)  (61 112)  (61 112)  LC_0 Logic Functioning bit
 (45 0)  (63 112)  (63 112)  LC_0 Logic Functioning bit
 (37 1)  (55 113)  (55 113)  LC_0 Logic Functioning bit
 (39 1)  (57 113)  (57 113)  LC_0 Logic Functioning bit
 (41 1)  (59 113)  (59 113)  LC_0 Logic Functioning bit
 (43 1)  (61 113)  (61 113)  LC_0 Logic Functioning bit
 (49 1)  (67 113)  (67 113)  Carry_In_Mux bit 

 (1 2)  (19 114)  (19 114)  routing T_1_7.glb_netwk_4 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 4)  (32 116)  (32 116)  routing T_1_7.wire_logic_cluster/lc_0/out <X> T_1_7.lc_trk_g1_0
 (17 5)  (35 117)  (35 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (0 14)  (18 126)  (18 126)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 126)  (35 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (18 127)  (18 127)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 127)  (19 127)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_7/s_r


LogicTile_2_7

 (8 0)  (80 112)  (80 112)  routing T_2_7.sp4_v_b_7 <X> T_2_7.sp4_h_r_1
 (9 0)  (81 112)  (81 112)  routing T_2_7.sp4_v_b_7 <X> T_2_7.sp4_h_r_1
 (10 0)  (82 112)  (82 112)  routing T_2_7.sp4_v_b_7 <X> T_2_7.sp4_h_r_1
 (14 0)  (86 112)  (86 112)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g0_0
 (26 0)  (98 112)  (98 112)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (100 112)  (100 112)  routing T_2_7.lc_trk_g2_3 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 112)  (101 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 112)  (104 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 112)  (105 112)  routing T_2_7.lc_trk_g2_1 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (41 0)  (113 112)  (113 112)  LC_0 Logic Functioning bit
 (15 1)  (87 113)  (87 113)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g0_0
 (17 1)  (89 113)  (89 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (98 113)  (98 113)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 113)  (100 113)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 113)  (101 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (102 113)  (102 113)  routing T_2_7.lc_trk_g2_3 <X> T_2_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 113)  (104 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (32 2)  (104 114)  (104 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 114)  (105 114)  routing T_2_7.lc_trk_g2_0 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 114)  (108 114)  LC_1 Logic Functioning bit
 (38 2)  (110 114)  (110 114)  LC_1 Logic Functioning bit
 (42 2)  (114 114)  (114 114)  LC_1 Logic Functioning bit
 (43 2)  (115 114)  (115 114)  LC_1 Logic Functioning bit
 (50 2)  (122 114)  (122 114)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (94 115)  (94 115)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 115)  (96 115)  routing T_2_7.bot_op_6 <X> T_2_7.lc_trk_g0_6
 (37 3)  (109 115)  (109 115)  LC_1 Logic Functioning bit
 (39 3)  (111 115)  (111 115)  LC_1 Logic Functioning bit
 (42 3)  (114 115)  (114 115)  LC_1 Logic Functioning bit
 (43 3)  (115 115)  (115 115)  LC_1 Logic Functioning bit
 (14 4)  (86 116)  (86 116)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g1_0
 (16 4)  (88 116)  (88 116)  routing T_2_7.sp4_v_b_1 <X> T_2_7.lc_trk_g1_1
 (17 4)  (89 116)  (89 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (90 116)  (90 116)  routing T_2_7.sp4_v_b_1 <X> T_2_7.lc_trk_g1_1
 (15 5)  (87 117)  (87 117)  routing T_2_7.lft_op_0 <X> T_2_7.lc_trk_g1_0
 (17 5)  (89 117)  (89 117)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (14 6)  (86 118)  (86 118)  routing T_2_7.sp12_h_l_3 <X> T_2_7.lc_trk_g1_4
 (14 7)  (86 119)  (86 119)  routing T_2_7.sp12_h_l_3 <X> T_2_7.lc_trk_g1_4
 (15 7)  (87 119)  (87 119)  routing T_2_7.sp12_h_l_3 <X> T_2_7.lc_trk_g1_4
 (17 7)  (89 119)  (89 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (14 8)  (86 120)  (86 120)  routing T_2_7.bnl_op_0 <X> T_2_7.lc_trk_g2_0
 (17 8)  (89 120)  (89 120)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 120)  (90 120)  routing T_2_7.bnl_op_1 <X> T_2_7.lc_trk_g2_1
 (21 8)  (93 120)  (93 120)  routing T_2_7.bnl_op_3 <X> T_2_7.lc_trk_g2_3
 (22 8)  (94 120)  (94 120)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (14 9)  (86 121)  (86 121)  routing T_2_7.bnl_op_0 <X> T_2_7.lc_trk_g2_0
 (17 9)  (89 121)  (89 121)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (90 121)  (90 121)  routing T_2_7.bnl_op_1 <X> T_2_7.lc_trk_g2_1
 (21 9)  (93 121)  (93 121)  routing T_2_7.bnl_op_3 <X> T_2_7.lc_trk_g2_3
 (22 10)  (94 122)  (94 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (97 122)  (97 122)  routing T_2_7.bnl_op_6 <X> T_2_7.lc_trk_g2_6
 (28 10)  (100 122)  (100 122)  routing T_2_7.lc_trk_g2_0 <X> T_2_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 122)  (101 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 122)  (103 122)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 122)  (105 122)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (109 122)  (109 122)  LC_5 Logic Functioning bit
 (39 10)  (111 122)  (111 122)  LC_5 Logic Functioning bit
 (21 11)  (93 123)  (93 123)  routing T_2_7.sp4_r_v_b_39 <X> T_2_7.lc_trk_g2_7
 (22 11)  (94 123)  (94 123)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (97 123)  (97 123)  routing T_2_7.bnl_op_6 <X> T_2_7.lc_trk_g2_6
 (27 11)  (99 123)  (99 123)  routing T_2_7.lc_trk_g1_0 <X> T_2_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 123)  (101 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 123)  (103 123)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (52 11)  (124 123)  (124 123)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (5 12)  (77 124)  (77 124)  routing T_2_7.sp4_v_b_3 <X> T_2_7.sp4_h_r_9
 (26 12)  (98 124)  (98 124)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (28 12)  (100 124)  (100 124)  routing T_2_7.lc_trk_g2_3 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 124)  (101 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 124)  (104 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 124)  (105 124)  routing T_2_7.lc_trk_g2_1 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (50 12)  (122 124)  (122 124)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (76 125)  (76 125)  routing T_2_7.sp4_v_b_3 <X> T_2_7.sp4_h_r_9
 (6 13)  (78 125)  (78 125)  routing T_2_7.sp4_v_b_3 <X> T_2_7.sp4_h_r_9
 (26 13)  (98 125)  (98 125)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (99 125)  (99 125)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 125)  (100 125)  routing T_2_7.lc_trk_g3_7 <X> T_2_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 125)  (101 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 125)  (102 125)  routing T_2_7.lc_trk_g2_3 <X> T_2_7.wire_logic_cluster/lc_6/in_1
 (43 13)  (115 125)  (115 125)  LC_6 Logic Functioning bit
 (48 13)  (120 125)  (120 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (94 126)  (94 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (98 126)  (98 126)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 126)  (99 126)  routing T_2_7.lc_trk_g1_1 <X> T_2_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 126)  (101 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 126)  (103 126)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 126)  (104 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 126)  (107 126)  routing T_2_7.lc_trk_g2_7 <X> T_2_7.input_2_7
 (38 14)  (110 126)  (110 126)  LC_7 Logic Functioning bit
 (39 14)  (111 126)  (111 126)  LC_7 Logic Functioning bit
 (40 14)  (112 126)  (112 126)  LC_7 Logic Functioning bit
 (41 14)  (113 126)  (113 126)  LC_7 Logic Functioning bit
 (21 15)  (93 127)  (93 127)  routing T_2_7.sp4_r_v_b_47 <X> T_2_7.lc_trk_g3_7
 (27 15)  (99 127)  (99 127)  routing T_2_7.lc_trk_g1_4 <X> T_2_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 127)  (101 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 127)  (103 127)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 127)  (104 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (105 127)  (105 127)  routing T_2_7.lc_trk_g2_7 <X> T_2_7.input_2_7
 (35 15)  (107 127)  (107 127)  routing T_2_7.lc_trk_g2_7 <X> T_2_7.input_2_7
 (38 15)  (110 127)  (110 127)  LC_7 Logic Functioning bit
 (39 15)  (111 127)  (111 127)  LC_7 Logic Functioning bit
 (41 15)  (113 127)  (113 127)  LC_7 Logic Functioning bit


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (26 0)  (194 112)  (194 112)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 112)  (195 112)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 112)  (196 112)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 112)  (197 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (198 112)  (198 112)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (200 112)  (200 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (201 112)  (201 112)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (202 112)  (202 112)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (203 112)  (203 112)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.input_2_0
 (41 0)  (209 112)  (209 112)  LC_0 Logic Functioning bit
 (45 0)  (213 112)  (213 112)  LC_0 Logic Functioning bit
 (47 0)  (215 112)  (215 112)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (182 113)  (182 113)  routing T_4_7.top_op_0 <X> T_4_7.lc_trk_g0_0
 (15 1)  (183 113)  (183 113)  routing T_4_7.top_op_0 <X> T_4_7.lc_trk_g0_0
 (17 1)  (185 113)  (185 113)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (27 1)  (195 113)  (195 113)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 113)  (197 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (200 113)  (200 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (201 113)  (201 113)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.input_2_0
 (34 1)  (202 113)  (202 113)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.input_2_0
 (1 2)  (169 114)  (169 114)  routing T_4_7.glb_netwk_4 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (2 2)  (170 114)  (170 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (197 114)  (197 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (199 114)  (199 114)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 114)  (200 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 114)  (201 114)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 114)  (204 114)  LC_1 Logic Functioning bit
 (38 2)  (206 114)  (206 114)  LC_1 Logic Functioning bit
 (31 3)  (199 115)  (199 115)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (204 115)  (204 115)  LC_1 Logic Functioning bit
 (38 3)  (206 115)  (206 115)  LC_1 Logic Functioning bit
 (22 4)  (190 116)  (190 116)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (192 116)  (192 116)  routing T_4_7.top_op_3 <X> T_4_7.lc_trk_g1_3
 (28 4)  (196 116)  (196 116)  routing T_4_7.lc_trk_g2_1 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 116)  (197 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (200 116)  (200 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (201 116)  (201 116)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (202 116)  (202 116)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 116)  (205 116)  LC_2 Logic Functioning bit
 (39 4)  (207 116)  (207 116)  LC_2 Logic Functioning bit
 (45 4)  (213 116)  (213 116)  LC_2 Logic Functioning bit
 (50 4)  (218 116)  (218 116)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (189 117)  (189 117)  routing T_4_7.top_op_3 <X> T_4_7.lc_trk_g1_3
 (26 5)  (194 117)  (194 117)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 117)  (195 117)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 117)  (197 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 117)  (199 117)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (39 5)  (207 117)  (207 117)  LC_2 Logic Functioning bit
 (42 5)  (210 117)  (210 117)  LC_2 Logic Functioning bit
 (17 6)  (185 118)  (185 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 118)  (186 118)  routing T_4_7.wire_logic_cluster/lc_5/out <X> T_4_7.lc_trk_g1_5
 (14 8)  (182 120)  (182 120)  routing T_4_7.rgt_op_0 <X> T_4_7.lc_trk_g2_0
 (15 8)  (183 120)  (183 120)  routing T_4_7.sp4_h_r_25 <X> T_4_7.lc_trk_g2_1
 (16 8)  (184 120)  (184 120)  routing T_4_7.sp4_h_r_25 <X> T_4_7.lc_trk_g2_1
 (17 8)  (185 120)  (185 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (15 9)  (183 121)  (183 121)  routing T_4_7.rgt_op_0 <X> T_4_7.lc_trk_g2_0
 (17 9)  (185 121)  (185 121)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (18 9)  (186 121)  (186 121)  routing T_4_7.sp4_h_r_25 <X> T_4_7.lc_trk_g2_1
 (25 10)  (193 122)  (193 122)  routing T_4_7.wire_logic_cluster/lc_6/out <X> T_4_7.lc_trk_g2_6
 (28 10)  (196 122)  (196 122)  routing T_4_7.lc_trk_g2_0 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 122)  (202 122)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (41 10)  (209 122)  (209 122)  LC_5 Logic Functioning bit
 (43 10)  (211 122)  (211 122)  LC_5 Logic Functioning bit
 (22 11)  (190 123)  (190 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (199 123)  (199 123)  routing T_4_7.lc_trk_g1_3 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (41 11)  (209 123)  (209 123)  LC_5 Logic Functioning bit
 (43 11)  (211 123)  (211 123)  LC_5 Logic Functioning bit
 (25 12)  (193 124)  (193 124)  routing T_4_7.wire_logic_cluster/lc_2/out <X> T_4_7.lc_trk_g3_2
 (26 12)  (194 124)  (194 124)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 124)  (195 124)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 124)  (196 124)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 124)  (197 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 124)  (198 124)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (32 12)  (200 124)  (200 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 124)  (201 124)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 124)  (202 124)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (45 12)  (213 124)  (213 124)  LC_6 Logic Functioning bit
 (50 12)  (218 124)  (218 124)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (183 125)  (183 125)  routing T_4_7.tnr_op_0 <X> T_4_7.lc_trk_g3_0
 (17 13)  (185 125)  (185 125)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (190 125)  (190 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (195 125)  (195 125)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 125)  (196 125)  routing T_4_7.lc_trk_g3_5 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 125)  (197 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (204 125)  (204 125)  LC_6 Logic Functioning bit
 (38 13)  (206 125)  (206 125)  LC_6 Logic Functioning bit
 (41 13)  (209 125)  (209 125)  LC_6 Logic Functioning bit
 (51 13)  (219 125)  (219 125)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (16 14)  (184 126)  (184 126)  routing T_4_7.sp4_v_b_37 <X> T_4_7.lc_trk_g3_5
 (17 14)  (185 126)  (185 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (186 126)  (186 126)  routing T_4_7.sp4_v_b_37 <X> T_4_7.lc_trk_g3_5
 (17 15)  (185 127)  (185 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (186 127)  (186 127)  routing T_4_7.sp4_v_b_37 <X> T_4_7.lc_trk_g3_5


LogicTile_5_7

 (25 0)  (247 112)  (247 112)  routing T_5_7.lft_op_2 <X> T_5_7.lc_trk_g0_2
 (27 0)  (249 112)  (249 112)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 112)  (255 112)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (38 0)  (260 112)  (260 112)  LC_0 Logic Functioning bit
 (41 0)  (263 112)  (263 112)  LC_0 Logic Functioning bit
 (43 0)  (265 112)  (265 112)  LC_0 Logic Functioning bit
 (45 0)  (267 112)  (267 112)  LC_0 Logic Functioning bit
 (22 1)  (244 113)  (244 113)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (246 113)  (246 113)  routing T_5_7.lft_op_2 <X> T_5_7.lc_trk_g0_2
 (26 1)  (248 113)  (248 113)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 113)  (251 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (253 113)  (253 113)  routing T_5_7.lc_trk_g2_3 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (254 113)  (254 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (256 113)  (256 113)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.input_2_0
 (36 1)  (258 113)  (258 113)  LC_0 Logic Functioning bit
 (37 1)  (259 113)  (259 113)  LC_0 Logic Functioning bit
 (38 1)  (260 113)  (260 113)  LC_0 Logic Functioning bit
 (41 1)  (263 113)  (263 113)  LC_0 Logic Functioning bit
 (43 1)  (265 113)  (265 113)  LC_0 Logic Functioning bit
 (1 2)  (223 114)  (223 114)  routing T_5_7.glb_netwk_4 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (224 114)  (224 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 4)  (236 116)  (236 116)  routing T_5_7.wire_logic_cluster/lc_0/out <X> T_5_7.lc_trk_g1_0
 (15 4)  (237 116)  (237 116)  routing T_5_7.lft_op_1 <X> T_5_7.lc_trk_g1_1
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 116)  (240 116)  routing T_5_7.lft_op_1 <X> T_5_7.lc_trk_g1_1
 (17 5)  (239 117)  (239 117)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 8)  (244 120)  (244 120)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (246 120)  (246 120)  routing T_5_7.tnl_op_3 <X> T_5_7.lc_trk_g2_3
 (21 9)  (243 121)  (243 121)  routing T_5_7.tnl_op_3 <X> T_5_7.lc_trk_g2_3
 (14 10)  (236 122)  (236 122)  routing T_5_7.sp4_h_r_44 <X> T_5_7.lc_trk_g2_4
 (14 11)  (236 123)  (236 123)  routing T_5_7.sp4_h_r_44 <X> T_5_7.lc_trk_g2_4
 (15 11)  (237 123)  (237 123)  routing T_5_7.sp4_h_r_44 <X> T_5_7.lc_trk_g2_4
 (16 11)  (238 123)  (238 123)  routing T_5_7.sp4_h_r_44 <X> T_5_7.lc_trk_g2_4
 (17 11)  (239 123)  (239 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (222 126)  (222 126)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 126)  (223 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (223 127)  (223 127)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_7/s_r


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (4 4)  (13 100)  (13 100)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g0_4
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_vert_b_12 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (5 6)  (12 102)  (12 102)  routing T_0_6.span4_horz_31 <X> T_0_6.lc_trk_g0_7
 (6 6)  (11 102)  (11 102)  routing T_0_6.span4_horz_31 <X> T_0_6.lc_trk_g0_7
 (7 6)  (10 102)  (10 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_31 lc_trk_g0_7
 (8 7)  (9 103)  (9 103)  routing T_0_6.span4_horz_31 <X> T_0_6.lc_trk_g0_7
 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 106)  (4 106)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (12 11)  (5 107)  (5 107)  routing T_0_6.lc_trk_g0_7 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_1_6

 (27 0)  (45 96)  (45 96)  routing T_1_6.lc_trk_g1_0 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 96)  (51 96)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 96)  (52 96)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 96)  (54 96)  LC_0 Logic Functioning bit
 (37 0)  (55 96)  (55 96)  LC_0 Logic Functioning bit
 (38 0)  (56 96)  (56 96)  LC_0 Logic Functioning bit
 (39 0)  (57 96)  (57 96)  LC_0 Logic Functioning bit
 (44 0)  (62 96)  (62 96)  LC_0 Logic Functioning bit
 (45 0)  (63 96)  (63 96)  LC_0 Logic Functioning bit
 (31 1)  (49 97)  (49 97)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 97)  (50 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (51 97)  (51 97)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.input_2_0
 (35 1)  (53 97)  (53 97)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.input_2_0
 (40 1)  (58 97)  (58 97)  LC_0 Logic Functioning bit
 (41 1)  (59 97)  (59 97)  LC_0 Logic Functioning bit
 (42 1)  (60 97)  (60 97)  LC_0 Logic Functioning bit
 (43 1)  (61 97)  (61 97)  LC_0 Logic Functioning bit
 (1 2)  (19 98)  (19 98)  routing T_1_6.glb_netwk_4 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (45 98)  (45 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 98)  (46 98)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 98)  (54 98)  LC_1 Logic Functioning bit
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (39 2)  (57 98)  (57 98)  LC_1 Logic Functioning bit
 (44 2)  (62 98)  (62 98)  LC_1 Logic Functioning bit
 (45 2)  (63 98)  (63 98)  LC_1 Logic Functioning bit
 (53 2)  (71 98)  (71 98)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (40 3)  (58 99)  (58 99)  LC_1 Logic Functioning bit
 (41 3)  (59 99)  (59 99)  LC_1 Logic Functioning bit
 (42 3)  (60 99)  (60 99)  LC_1 Logic Functioning bit
 (43 3)  (61 99)  (61 99)  LC_1 Logic Functioning bit
 (14 4)  (32 100)  (32 100)  routing T_1_6.wire_logic_cluster/lc_0/out <X> T_1_6.lc_trk_g1_0
 (21 4)  (39 100)  (39 100)  routing T_1_6.wire_logic_cluster/lc_3/out <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 100)  (43 100)  routing T_1_6.wire_logic_cluster/lc_2/out <X> T_1_6.lc_trk_g1_2
 (27 4)  (45 100)  (45 100)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 100)  (54 100)  LC_2 Logic Functioning bit
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (38 4)  (56 100)  (56 100)  LC_2 Logic Functioning bit
 (39 4)  (57 100)  (57 100)  LC_2 Logic Functioning bit
 (44 4)  (62 100)  (62 100)  LC_2 Logic Functioning bit
 (45 4)  (63 100)  (63 100)  LC_2 Logic Functioning bit
 (53 4)  (71 100)  (71 100)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (35 101)  (35 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 101)  (48 101)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 101)  (58 101)  LC_2 Logic Functioning bit
 (41 5)  (59 101)  (59 101)  LC_2 Logic Functioning bit
 (42 5)  (60 101)  (60 101)  LC_2 Logic Functioning bit
 (43 5)  (61 101)  (61 101)  LC_2 Logic Functioning bit
 (17 6)  (35 102)  (35 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 102)  (36 102)  routing T_1_6.wire_logic_cluster/lc_5/out <X> T_1_6.lc_trk_g1_5
 (25 6)  (43 102)  (43 102)  routing T_1_6.wire_logic_cluster/lc_6/out <X> T_1_6.lc_trk_g1_6
 (27 6)  (45 102)  (45 102)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 102)  (54 102)  LC_3 Logic Functioning bit
 (37 6)  (55 102)  (55 102)  LC_3 Logic Functioning bit
 (38 6)  (56 102)  (56 102)  LC_3 Logic Functioning bit
 (39 6)  (57 102)  (57 102)  LC_3 Logic Functioning bit
 (44 6)  (62 102)  (62 102)  LC_3 Logic Functioning bit
 (45 6)  (63 102)  (63 102)  LC_3 Logic Functioning bit
 (22 7)  (40 103)  (40 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (40 7)  (58 103)  (58 103)  LC_3 Logic Functioning bit
 (41 7)  (59 103)  (59 103)  LC_3 Logic Functioning bit
 (42 7)  (60 103)  (60 103)  LC_3 Logic Functioning bit
 (43 7)  (61 103)  (61 103)  LC_3 Logic Functioning bit
 (47 7)  (65 103)  (65 103)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (25 8)  (43 104)  (43 104)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g2_2
 (27 8)  (45 104)  (45 104)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 104)  (46 104)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 104)  (47 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 104)  (48 104)  routing T_1_6.lc_trk_g3_4 <X> T_1_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 104)  (54 104)  LC_4 Logic Functioning bit
 (37 8)  (55 104)  (55 104)  LC_4 Logic Functioning bit
 (38 8)  (56 104)  (56 104)  LC_4 Logic Functioning bit
 (39 8)  (57 104)  (57 104)  LC_4 Logic Functioning bit
 (44 8)  (62 104)  (62 104)  LC_4 Logic Functioning bit
 (45 8)  (63 104)  (63 104)  LC_4 Logic Functioning bit
 (22 9)  (40 105)  (40 105)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (42 105)  (42 105)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g2_2
 (40 9)  (58 105)  (58 105)  LC_4 Logic Functioning bit
 (41 9)  (59 105)  (59 105)  LC_4 Logic Functioning bit
 (42 9)  (60 105)  (60 105)  LC_4 Logic Functioning bit
 (43 9)  (61 105)  (61 105)  LC_4 Logic Functioning bit
 (27 10)  (45 106)  (45 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 106)  (47 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 106)  (48 106)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 106)  (50 106)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 106)  (54 106)  LC_5 Logic Functioning bit
 (37 10)  (55 106)  (55 106)  LC_5 Logic Functioning bit
 (38 10)  (56 106)  (56 106)  LC_5 Logic Functioning bit
 (39 10)  (57 106)  (57 106)  LC_5 Logic Functioning bit
 (44 10)  (62 106)  (62 106)  LC_5 Logic Functioning bit
 (45 10)  (63 106)  (63 106)  LC_5 Logic Functioning bit
 (40 11)  (58 107)  (58 107)  LC_5 Logic Functioning bit
 (41 11)  (59 107)  (59 107)  LC_5 Logic Functioning bit
 (42 11)  (60 107)  (60 107)  LC_5 Logic Functioning bit
 (43 11)  (61 107)  (61 107)  LC_5 Logic Functioning bit
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.wire_logic_cluster/lc_1/out <X> T_1_6.lc_trk_g3_1
 (25 12)  (43 108)  (43 108)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g3_2
 (27 12)  (45 108)  (45 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 108)  (47 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 108)  (48 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 108)  (54 108)  LC_6 Logic Functioning bit
 (37 12)  (55 108)  (55 108)  LC_6 Logic Functioning bit
 (38 12)  (56 108)  (56 108)  LC_6 Logic Functioning bit
 (39 12)  (57 108)  (57 108)  LC_6 Logic Functioning bit
 (44 12)  (62 108)  (62 108)  LC_6 Logic Functioning bit
 (45 12)  (63 108)  (63 108)  LC_6 Logic Functioning bit
 (22 13)  (40 109)  (40 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 109)  (42 109)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g3_2
 (30 13)  (48 109)  (48 109)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 109)  (58 109)  LC_6 Logic Functioning bit
 (41 13)  (59 109)  (59 109)  LC_6 Logic Functioning bit
 (42 13)  (60 109)  (60 109)  LC_6 Logic Functioning bit
 (43 13)  (61 109)  (61 109)  LC_6 Logic Functioning bit
 (0 14)  (18 110)  (18 110)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (32 110)  (32 110)  routing T_1_6.wire_logic_cluster/lc_4/out <X> T_1_6.lc_trk_g3_4
 (15 14)  (33 110)  (33 110)  routing T_1_6.sp4_h_l_24 <X> T_1_6.lc_trk_g3_5
 (16 14)  (34 110)  (34 110)  routing T_1_6.sp4_h_l_24 <X> T_1_6.lc_trk_g3_5
 (17 14)  (35 110)  (35 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (36 110)  (36 110)  routing T_1_6.sp4_h_l_24 <X> T_1_6.lc_trk_g3_5
 (21 14)  (39 110)  (39 110)  routing T_1_6.wire_logic_cluster/lc_7/out <X> T_1_6.lc_trk_g3_7
 (22 14)  (40 110)  (40 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (45 110)  (45 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (46 110)  (46 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 110)  (47 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 110)  (48 110)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 110)  (54 110)  LC_7 Logic Functioning bit
 (37 14)  (55 110)  (55 110)  LC_7 Logic Functioning bit
 (38 14)  (56 110)  (56 110)  LC_7 Logic Functioning bit
 (39 14)  (57 110)  (57 110)  LC_7 Logic Functioning bit
 (44 14)  (62 110)  (62 110)  LC_7 Logic Functioning bit
 (45 14)  (63 110)  (63 110)  LC_7 Logic Functioning bit
 (0 15)  (18 111)  (18 111)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 111)  (19 111)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (17 15)  (35 111)  (35 111)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (48 111)  (48 111)  routing T_1_6.lc_trk_g3_7 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (40 15)  (58 111)  (58 111)  LC_7 Logic Functioning bit
 (41 15)  (59 111)  (59 111)  LC_7 Logic Functioning bit
 (42 15)  (60 111)  (60 111)  LC_7 Logic Functioning bit
 (43 15)  (61 111)  (61 111)  LC_7 Logic Functioning bit
 (52 15)  (70 111)  (70 111)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_2_6

 (15 0)  (87 96)  (87 96)  routing T_2_6.bot_op_1 <X> T_2_6.lc_trk_g0_1
 (17 0)  (89 96)  (89 96)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 96)  (105 96)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (37 0)  (109 96)  (109 96)  LC_0 Logic Functioning bit
 (38 0)  (110 96)  (110 96)  LC_0 Logic Functioning bit
 (39 0)  (111 96)  (111 96)  LC_0 Logic Functioning bit
 (41 0)  (113 96)  (113 96)  LC_0 Logic Functioning bit
 (43 0)  (115 96)  (115 96)  LC_0 Logic Functioning bit
 (26 1)  (98 97)  (98 97)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 97)  (99 97)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 97)  (108 97)  LC_0 Logic Functioning bit
 (37 1)  (109 97)  (109 97)  LC_0 Logic Functioning bit
 (38 1)  (110 97)  (110 97)  LC_0 Logic Functioning bit
 (39 1)  (111 97)  (111 97)  LC_0 Logic Functioning bit
 (40 1)  (112 97)  (112 97)  LC_0 Logic Functioning bit
 (42 1)  (114 97)  (114 97)  LC_0 Logic Functioning bit
 (46 1)  (118 97)  (118 97)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (51 1)  (123 97)  (123 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (73 98)  (73 98)  routing T_2_6.glb_netwk_4 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (94 98)  (94 98)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 98)  (96 98)  routing T_2_6.top_op_7 <X> T_2_6.lc_trk_g0_7
 (26 2)  (98 98)  (98 98)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 98)  (99 98)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 98)  (101 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 98)  (103 98)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (35 2)  (107 98)  (107 98)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.input_2_1
 (38 2)  (110 98)  (110 98)  LC_1 Logic Functioning bit
 (39 2)  (111 98)  (111 98)  LC_1 Logic Functioning bit
 (40 2)  (112 98)  (112 98)  LC_1 Logic Functioning bit
 (41 2)  (113 98)  (113 98)  LC_1 Logic Functioning bit
 (42 2)  (114 98)  (114 98)  LC_1 Logic Functioning bit
 (43 2)  (115 98)  (115 98)  LC_1 Logic Functioning bit
 (45 2)  (117 98)  (117 98)  LC_1 Logic Functioning bit
 (6 3)  (78 99)  (78 99)  routing T_2_6.sp4_h_r_0 <X> T_2_6.sp4_h_l_37
 (21 3)  (93 99)  (93 99)  routing T_2_6.top_op_7 <X> T_2_6.lc_trk_g0_7
 (22 3)  (94 99)  (94 99)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (96 99)  (96 99)  routing T_2_6.bot_op_6 <X> T_2_6.lc_trk_g0_6
 (27 3)  (99 99)  (99 99)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 99)  (101 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (103 99)  (103 99)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (104 99)  (104 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (107 99)  (107 99)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.input_2_1
 (38 3)  (110 99)  (110 99)  LC_1 Logic Functioning bit
 (39 3)  (111 99)  (111 99)  LC_1 Logic Functioning bit
 (40 3)  (112 99)  (112 99)  LC_1 Logic Functioning bit
 (41 3)  (113 99)  (113 99)  LC_1 Logic Functioning bit
 (43 3)  (115 99)  (115 99)  LC_1 Logic Functioning bit
 (48 3)  (120 99)  (120 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (123 99)  (123 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (87 100)  (87 100)  routing T_2_6.top_op_1 <X> T_2_6.lc_trk_g1_1
 (17 4)  (89 100)  (89 100)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (94 100)  (94 100)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 100)  (96 100)  routing T_2_6.bot_op_3 <X> T_2_6.lc_trk_g1_3
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 100)  (100 100)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 100)  (102 100)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 100)  (103 100)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 100)  (106 100)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (37 4)  (109 100)  (109 100)  LC_2 Logic Functioning bit
 (38 4)  (110 100)  (110 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (41 4)  (113 100)  (113 100)  LC_2 Logic Functioning bit
 (43 4)  (115 100)  (115 100)  LC_2 Logic Functioning bit
 (18 5)  (90 101)  (90 101)  routing T_2_6.top_op_1 <X> T_2_6.lc_trk_g1_1
 (30 5)  (102 101)  (102 101)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (37 5)  (109 101)  (109 101)  LC_2 Logic Functioning bit
 (38 5)  (110 101)  (110 101)  LC_2 Logic Functioning bit
 (39 5)  (111 101)  (111 101)  LC_2 Logic Functioning bit
 (41 5)  (113 101)  (113 101)  LC_2 Logic Functioning bit
 (43 5)  (115 101)  (115 101)  LC_2 Logic Functioning bit
 (14 6)  (86 102)  (86 102)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g1_4
 (17 6)  (89 102)  (89 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (98 102)  (98 102)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (100 102)  (100 102)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 102)  (102 102)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 102)  (103 102)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 102)  (106 102)  routing T_2_6.lc_trk_g1_5 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (38 6)  (110 102)  (110 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (40 6)  (112 102)  (112 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (43 6)  (115 102)  (115 102)  LC_3 Logic Functioning bit
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (99 103)  (99 103)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 103)  (101 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g3_7 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (32 7)  (104 103)  (104 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (105 103)  (105 103)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.input_2_3
 (36 7)  (108 103)  (108 103)  LC_3 Logic Functioning bit
 (38 7)  (110 103)  (110 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (17 8)  (89 104)  (89 104)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (90 104)  (90 104)  routing T_2_6.wire_logic_cluster/lc_1/out <X> T_2_6.lc_trk_g2_1
 (22 8)  (94 104)  (94 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (28 8)  (100 104)  (100 104)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 104)  (101 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 104)  (102 104)  routing T_2_6.lc_trk_g2_5 <X> T_2_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 104)  (105 104)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (38 8)  (110 104)  (110 104)  LC_4 Logic Functioning bit
 (39 8)  (111 104)  (111 104)  LC_4 Logic Functioning bit
 (40 8)  (112 104)  (112 104)  LC_4 Logic Functioning bit
 (45 8)  (117 104)  (117 104)  LC_4 Logic Functioning bit
 (50 8)  (122 104)  (122 104)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (99 105)  (99 105)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (38 9)  (110 105)  (110 105)  LC_4 Logic Functioning bit
 (39 9)  (111 105)  (111 105)  LC_4 Logic Functioning bit
 (40 9)  (112 105)  (112 105)  LC_4 Logic Functioning bit
 (41 9)  (113 105)  (113 105)  LC_4 Logic Functioning bit
 (8 10)  (80 106)  (80 106)  routing T_2_6.sp4_v_t_42 <X> T_2_6.sp4_h_l_42
 (9 10)  (81 106)  (81 106)  routing T_2_6.sp4_v_t_42 <X> T_2_6.sp4_h_l_42
 (16 10)  (88 106)  (88 106)  routing T_2_6.sp4_v_t_16 <X> T_2_6.lc_trk_g2_5
 (17 10)  (89 106)  (89 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (90 106)  (90 106)  routing T_2_6.sp4_v_t_16 <X> T_2_6.lc_trk_g2_5
 (26 10)  (98 106)  (98 106)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (106 106)  (106 106)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (40 10)  (112 106)  (112 106)  LC_5 Logic Functioning bit
 (42 10)  (114 106)  (114 106)  LC_5 Logic Functioning bit
 (26 11)  (98 107)  (98 107)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 107)  (99 107)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 107)  (100 107)  routing T_2_6.lc_trk_g3_6 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 107)  (101 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 107)  (103 107)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (41 11)  (113 107)  (113 107)  LC_5 Logic Functioning bit
 (43 11)  (115 107)  (115 107)  LC_5 Logic Functioning bit
 (4 12)  (76 108)  (76 108)  routing T_2_6.sp4_h_l_38 <X> T_2_6.sp4_v_b_9
 (6 12)  (78 108)  (78 108)  routing T_2_6.sp4_h_l_38 <X> T_2_6.sp4_v_b_9
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 108)  (105 108)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (40 12)  (112 108)  (112 108)  LC_6 Logic Functioning bit
 (45 12)  (117 108)  (117 108)  LC_6 Logic Functioning bit
 (50 12)  (122 108)  (122 108)  Cascade bit: LH_LC06_inmux02_5

 (5 13)  (77 109)  (77 109)  routing T_2_6.sp4_h_l_38 <X> T_2_6.sp4_v_b_9
 (27 13)  (99 109)  (99 109)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 109)  (103 109)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (40 13)  (112 109)  (112 109)  LC_6 Logic Functioning bit
 (41 13)  (113 109)  (113 109)  LC_6 Logic Functioning bit
 (21 14)  (93 110)  (93 110)  routing T_2_6.sp4_h_r_39 <X> T_2_6.lc_trk_g3_7
 (22 14)  (94 110)  (94 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (95 110)  (95 110)  routing T_2_6.sp4_h_r_39 <X> T_2_6.lc_trk_g3_7
 (24 14)  (96 110)  (96 110)  routing T_2_6.sp4_h_r_39 <X> T_2_6.lc_trk_g3_7
 (25 14)  (97 110)  (97 110)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g3_6
 (26 14)  (98 110)  (98 110)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (99 110)  (99 110)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 110)  (103 110)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (107 110)  (107 110)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.input_2_7
 (38 14)  (110 110)  (110 110)  LC_7 Logic Functioning bit
 (39 14)  (111 110)  (111 110)  LC_7 Logic Functioning bit
 (40 14)  (112 110)  (112 110)  LC_7 Logic Functioning bit
 (41 14)  (113 110)  (113 110)  LC_7 Logic Functioning bit
 (42 14)  (114 110)  (114 110)  LC_7 Logic Functioning bit
 (43 14)  (115 110)  (115 110)  LC_7 Logic Functioning bit
 (45 14)  (117 110)  (117 110)  LC_7 Logic Functioning bit
 (51 14)  (123 110)  (123 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (94 111)  (94 111)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (99 111)  (99 111)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 111)  (101 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 111)  (103 111)  routing T_2_6.lc_trk_g0_6 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 111)  (104 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 111)  (107 111)  routing T_2_6.lc_trk_g0_7 <X> T_2_6.input_2_7
 (38 15)  (110 111)  (110 111)  LC_7 Logic Functioning bit
 (39 15)  (111 111)  (111 111)  LC_7 Logic Functioning bit
 (40 15)  (112 111)  (112 111)  LC_7 Logic Functioning bit
 (41 15)  (113 111)  (113 111)  LC_7 Logic Functioning bit
 (43 15)  (115 111)  (115 111)  LC_7 Logic Functioning bit
 (48 15)  (120 111)  (120 111)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (123 111)  (123 111)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


RAM_Tile_3_6

 (12 2)  (138 98)  (138 98)  routing T_3_6.sp4_v_b_2 <X> T_3_6.sp4_h_l_39
 (13 2)  (139 98)  (139 98)  routing T_3_6.sp4_v_b_2 <X> T_3_6.sp4_v_t_39
 (9 15)  (135 111)  (135 111)  routing T_3_6.sp4_v_b_2 <X> T_3_6.sp4_v_t_47
 (10 15)  (136 111)  (136 111)  routing T_3_6.sp4_v_b_2 <X> T_3_6.sp4_v_t_47


LogicTile_4_6

 (4 2)  (172 98)  (172 98)  routing T_4_6.sp4_v_b_4 <X> T_4_6.sp4_v_t_37
 (6 2)  (174 98)  (174 98)  routing T_4_6.sp4_v_b_4 <X> T_4_6.sp4_v_t_37


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (22 1)  (40 81)  (40 81)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (42 81)  (42 81)  routing T_1_5.top_op_2 <X> T_1_5.lc_trk_g0_2
 (25 1)  (43 81)  (43 81)  routing T_1_5.top_op_2 <X> T_1_5.lc_trk_g0_2
 (22 2)  (40 82)  (40 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (41 82)  (41 82)  routing T_1_5.sp4_v_b_23 <X> T_1_5.lc_trk_g0_7
 (24 2)  (42 82)  (42 82)  routing T_1_5.sp4_v_b_23 <X> T_1_5.lc_trk_g0_7
 (26 2)  (44 82)  (44 82)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (45 82)  (45 82)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 82)  (48 82)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (55 82)  (55 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (26 3)  (44 83)  (44 83)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 83)  (47 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (48 83)  (48 83)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (49 83)  (49 83)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.wire_logic_cluster/lc_1/in_3
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 86)  (42 86)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g1_7
 (21 7)  (39 87)  (39 87)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g1_7
 (2 9)  (20 89)  (20 89)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_2_5

 (21 0)  (93 80)  (93 80)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g0_3
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (98 80)  (98 80)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 80)  (100 80)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 80)  (102 80)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 80)  (105 80)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 80)  (106 80)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (41 0)  (113 80)  (113 80)  LC_0 Logic Functioning bit
 (26 1)  (98 81)  (98 81)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (99 81)  (99 81)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 81)  (100 81)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 81)  (101 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 81)  (103 81)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (106 81)  (106 81)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.input_2_0
 (35 1)  (107 81)  (107 81)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.input_2_0
 (1 2)  (73 82)  (73 82)  routing T_2_5.glb_netwk_4 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (31 2)  (103 82)  (103 82)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 82)  (105 82)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 82)  (106 82)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (42 2)  (114 82)  (114 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (50 2)  (122 82)  (122 82)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (86 83)  (86 83)  routing T_2_5.top_op_4 <X> T_2_5.lc_trk_g0_4
 (15 3)  (87 83)  (87 83)  routing T_2_5.top_op_4 <X> T_2_5.lc_trk_g0_4
 (17 3)  (89 83)  (89 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 83)  (96 83)  routing T_2_5.top_op_6 <X> T_2_5.lc_trk_g0_6
 (25 3)  (97 83)  (97 83)  routing T_2_5.top_op_6 <X> T_2_5.lc_trk_g0_6
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (42 3)  (114 83)  (114 83)  LC_1 Logic Functioning bit
 (43 3)  (115 83)  (115 83)  LC_1 Logic Functioning bit
 (15 4)  (87 84)  (87 84)  routing T_2_5.lft_op_1 <X> T_2_5.lc_trk_g1_1
 (17 4)  (89 84)  (89 84)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 84)  (90 84)  routing T_2_5.lft_op_1 <X> T_2_5.lc_trk_g1_1
 (21 4)  (93 84)  (93 84)  routing T_2_5.wire_logic_cluster/lc_3/out <X> T_2_5.lc_trk_g1_3
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (98 84)  (98 84)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (28 4)  (100 84)  (100 84)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 84)  (102 84)  routing T_2_5.lc_trk_g2_5 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 84)  (103 84)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 84)  (105 84)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 84)  (106 84)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (43 4)  (115 84)  (115 84)  LC_2 Logic Functioning bit
 (22 5)  (94 85)  (94 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 85)  (96 85)  routing T_2_5.bot_op_2 <X> T_2_5.lc_trk_g1_2
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 85)  (104 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (106 85)  (106 85)  routing T_2_5.lc_trk_g1_1 <X> T_2_5.input_2_2
 (26 6)  (98 86)  (98 86)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 86)  (100 86)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 86)  (101 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 86)  (103 86)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 86)  (104 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 86)  (105 86)  routing T_2_5.lc_trk_g2_4 <X> T_2_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 86)  (108 86)  LC_3 Logic Functioning bit
 (37 6)  (109 86)  (109 86)  LC_3 Logic Functioning bit
 (45 6)  (117 86)  (117 86)  LC_3 Logic Functioning bit
 (50 6)  (122 86)  (122 86)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (98 87)  (98 87)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (99 87)  (99 87)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (100 87)  (100 87)  routing T_2_5.lc_trk_g3_6 <X> T_2_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 87)  (101 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 87)  (102 87)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_3/in_1
 (36 7)  (108 87)  (108 87)  LC_3 Logic Functioning bit
 (37 7)  (109 87)  (109 87)  LC_3 Logic Functioning bit
 (38 7)  (110 87)  (110 87)  LC_3 Logic Functioning bit
 (41 7)  (113 87)  (113 87)  LC_3 Logic Functioning bit
 (43 7)  (115 87)  (115 87)  LC_3 Logic Functioning bit
 (25 8)  (97 88)  (97 88)  routing T_2_5.sp4_h_r_34 <X> T_2_5.lc_trk_g2_2
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 88)  (99 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 88)  (100 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 88)  (102 88)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (105 88)  (105 88)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (106 88)  (106 88)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (107 88)  (107 88)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.input_2_4
 (51 8)  (123 88)  (123 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (2 9)  (74 89)  (74 89)  Column buffer control bit: LH_colbuf_cntl_4

 (22 9)  (94 89)  (94 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (95 89)  (95 89)  routing T_2_5.sp4_h_r_34 <X> T_2_5.lc_trk_g2_2
 (24 9)  (96 89)  (96 89)  routing T_2_5.sp4_h_r_34 <X> T_2_5.lc_trk_g2_2
 (27 9)  (99 89)  (99 89)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 89)  (100 89)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 89)  (103 89)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 89)  (104 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (105 89)  (105 89)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.input_2_4
 (34 9)  (106 89)  (106 89)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.input_2_4
 (35 9)  (107 89)  (107 89)  routing T_2_5.lc_trk_g3_7 <X> T_2_5.input_2_4
 (39 9)  (111 89)  (111 89)  LC_4 Logic Functioning bit
 (14 10)  (86 90)  (86 90)  routing T_2_5.sp4_v_b_36 <X> T_2_5.lc_trk_g2_4
 (15 10)  (87 90)  (87 90)  routing T_2_5.tnl_op_5 <X> T_2_5.lc_trk_g2_5
 (17 10)  (89 90)  (89 90)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 90)  (102 90)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 90)  (103 90)  routing T_2_5.lc_trk_g0_4 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 90)  (108 90)  LC_5 Logic Functioning bit
 (38 10)  (110 90)  (110 90)  LC_5 Logic Functioning bit
 (39 10)  (111 90)  (111 90)  LC_5 Logic Functioning bit
 (41 10)  (113 90)  (113 90)  LC_5 Logic Functioning bit
 (43 10)  (115 90)  (115 90)  LC_5 Logic Functioning bit
 (50 10)  (122 90)  (122 90)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (86 91)  (86 91)  routing T_2_5.sp4_v_b_36 <X> T_2_5.lc_trk_g2_4
 (16 11)  (88 91)  (88 91)  routing T_2_5.sp4_v_b_36 <X> T_2_5.lc_trk_g2_4
 (17 11)  (89 91)  (89 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (90 91)  (90 91)  routing T_2_5.tnl_op_5 <X> T_2_5.lc_trk_g2_5
 (26 11)  (98 91)  (98 91)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 91)  (102 91)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (37 11)  (109 91)  (109 91)  LC_5 Logic Functioning bit
 (38 11)  (110 91)  (110 91)  LC_5 Logic Functioning bit
 (39 11)  (111 91)  (111 91)  LC_5 Logic Functioning bit
 (40 11)  (112 91)  (112 91)  LC_5 Logic Functioning bit
 (41 11)  (113 91)  (113 91)  LC_5 Logic Functioning bit
 (42 11)  (114 91)  (114 91)  LC_5 Logic Functioning bit
 (43 11)  (115 91)  (115 91)  LC_5 Logic Functioning bit
 (27 12)  (99 92)  (99 92)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 92)  (100 92)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 92)  (101 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 92)  (106 92)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 92)  (108 92)  LC_6 Logic Functioning bit
 (37 12)  (109 92)  (109 92)  LC_6 Logic Functioning bit
 (38 12)  (110 92)  (110 92)  LC_6 Logic Functioning bit
 (39 12)  (111 92)  (111 92)  LC_6 Logic Functioning bit
 (40 12)  (112 92)  (112 92)  LC_6 Logic Functioning bit
 (41 12)  (113 92)  (113 92)  LC_6 Logic Functioning bit
 (42 12)  (114 92)  (114 92)  LC_6 Logic Functioning bit
 (43 12)  (115 92)  (115 92)  LC_6 Logic Functioning bit
 (50 12)  (122 92)  (122 92)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (89 93)  (89 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (94 93)  (94 93)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (96 93)  (96 93)  routing T_2_5.tnl_op_2 <X> T_2_5.lc_trk_g3_2
 (25 13)  (97 93)  (97 93)  routing T_2_5.tnl_op_2 <X> T_2_5.lc_trk_g3_2
 (26 13)  (98 93)  (98 93)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 93)  (100 93)  routing T_2_5.lc_trk_g2_2 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 93)  (101 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 93)  (103 93)  routing T_2_5.lc_trk_g1_2 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 93)  (108 93)  LC_6 Logic Functioning bit
 (37 13)  (109 93)  (109 93)  LC_6 Logic Functioning bit
 (38 13)  (110 93)  (110 93)  LC_6 Logic Functioning bit
 (39 13)  (111 93)  (111 93)  LC_6 Logic Functioning bit
 (40 13)  (112 93)  (112 93)  LC_6 Logic Functioning bit
 (42 13)  (114 93)  (114 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (15 14)  (87 94)  (87 94)  routing T_2_5.tnl_op_5 <X> T_2_5.lc_trk_g3_5
 (17 14)  (89 94)  (89 94)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (94 94)  (94 94)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (96 94)  (96 94)  routing T_2_5.tnl_op_7 <X> T_2_5.lc_trk_g3_7
 (26 14)  (98 94)  (98 94)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 94)  (101 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 94)  (102 94)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 94)  (103 94)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 94)  (104 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 94)  (105 94)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 94)  (106 94)  routing T_2_5.lc_trk_g3_5 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (41 14)  (113 94)  (113 94)  LC_7 Logic Functioning bit
 (43 14)  (115 94)  (115 94)  LC_7 Logic Functioning bit
 (14 15)  (86 95)  (86 95)  routing T_2_5.tnl_op_4 <X> T_2_5.lc_trk_g3_4
 (15 15)  (87 95)  (87 95)  routing T_2_5.tnl_op_4 <X> T_2_5.lc_trk_g3_4
 (17 15)  (89 95)  (89 95)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (90 95)  (90 95)  routing T_2_5.tnl_op_5 <X> T_2_5.lc_trk_g3_5
 (21 15)  (93 95)  (93 95)  routing T_2_5.tnl_op_7 <X> T_2_5.lc_trk_g3_7
 (22 15)  (94 95)  (94 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (99 95)  (99 95)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 95)  (100 95)  routing T_2_5.lc_trk_g3_4 <X> T_2_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 95)  (101 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 95)  (102 95)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_7/in_1


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (2 9)  (170 89)  (170 89)  Column buffer control bit: LH_colbuf_cntl_4

 (8 14)  (176 94)  (176 94)  routing T_4_5.sp4_v_t_41 <X> T_4_5.sp4_h_l_47
 (9 14)  (177 94)  (177 94)  routing T_4_5.sp4_v_t_41 <X> T_4_5.sp4_h_l_47
 (10 14)  (178 94)  (178 94)  routing T_4_5.sp4_v_t_41 <X> T_4_5.sp4_h_l_47


LogicTile_5_5

 (2 9)  (224 89)  (224 89)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (12 4)  (5 68)  (5 68)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 68)  (4 68)  routing T_0_4.lc_trk_g1_5 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 68)  (1 68)  IOB_0 IO Functioning bit
 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (4 8)  (13 72)  (13 72)  routing T_0_4.span4_horz_8 <X> T_0_4.lc_trk_g1_0
 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0

 (4 9)  (13 73)  (13 73)  routing T_0_4.span4_horz_8 <X> T_0_4.lc_trk_g1_0
 (6 9)  (11 73)  (11 73)  routing T_0_4.span4_horz_8 <X> T_0_4.lc_trk_g1_0
 (7 9)  (10 73)  (10 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_0 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (11 76)  (11 76)  routing T_0_4.span12_horz_21 <X> T_0_4.lc_trk_g1_5
 (7 12)  (10 76)  (10 76)  Enable bit of Mux _local_links/g1_mux_5 => span12_horz_21 lc_trk_g1_5
 (8 13)  (9 77)  (9 77)  routing T_0_4.span12_horz_21 <X> T_0_4.lc_trk_g1_5
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_1_4



LogicTile_2_4

 (1 2)  (73 66)  (73 66)  routing T_2_4.glb_netwk_4 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (27 2)  (99 66)  (99 66)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 66)  (100 66)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (103 66)  (103 66)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 66)  (105 66)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (34 2)  (106 66)  (106 66)  routing T_2_4.lc_trk_g3_5 <X> T_2_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (37 2)  (109 66)  (109 66)  LC_1 Logic Functioning bit
 (38 2)  (110 66)  (110 66)  LC_1 Logic Functioning bit
 (39 2)  (111 66)  (111 66)  LC_1 Logic Functioning bit
 (40 2)  (112 66)  (112 66)  LC_1 Logic Functioning bit
 (41 2)  (113 66)  (113 66)  LC_1 Logic Functioning bit
 (42 2)  (114 66)  (114 66)  LC_1 Logic Functioning bit
 (43 2)  (115 66)  (115 66)  LC_1 Logic Functioning bit
 (28 3)  (100 67)  (100 67)  routing T_2_4.lc_trk_g2_1 <X> T_2_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 67)  (101 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 67)  (102 67)  routing T_2_4.lc_trk_g3_3 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (32 3)  (104 67)  (104 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (106 67)  (106 67)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.input_2_1
 (35 3)  (107 67)  (107 67)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.input_2_1
 (36 3)  (108 67)  (108 67)  LC_1 Logic Functioning bit
 (37 3)  (109 67)  (109 67)  LC_1 Logic Functioning bit
 (38 3)  (110 67)  (110 67)  LC_1 Logic Functioning bit
 (39 3)  (111 67)  (111 67)  LC_1 Logic Functioning bit
 (41 3)  (113 67)  (113 67)  LC_1 Logic Functioning bit
 (42 3)  (114 67)  (114 67)  LC_1 Logic Functioning bit
 (43 3)  (115 67)  (115 67)  LC_1 Logic Functioning bit
 (26 4)  (98 68)  (98 68)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 68)  (100 68)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 68)  (102 68)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 68)  (103 68)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 68)  (105 68)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (46 4)  (118 68)  (118 68)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (122 68)  (122 68)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (94 69)  (94 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (97 69)  (97 69)  routing T_2_4.sp4_r_v_b_26 <X> T_2_4.lc_trk_g1_2
 (26 5)  (98 69)  (98 69)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 69)  (99 69)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g3_6 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 69)  (103 69)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (51 5)  (123 69)  (123 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (96 70)  (96 70)  routing T_2_4.top_op_7 <X> T_2_4.lc_trk_g1_7
 (21 7)  (93 71)  (93 71)  routing T_2_4.top_op_7 <X> T_2_4.lc_trk_g1_7
 (16 8)  (88 72)  (88 72)  routing T_2_4.sp4_v_b_33 <X> T_2_4.lc_trk_g2_1
 (17 8)  (89 72)  (89 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (90 72)  (90 72)  routing T_2_4.sp4_v_b_33 <X> T_2_4.lc_trk_g2_1
 (2 9)  (74 73)  (74 73)  Column buffer control bit: LH_colbuf_cntl_4

 (18 9)  (90 73)  (90 73)  routing T_2_4.sp4_v_b_33 <X> T_2_4.lc_trk_g2_1
 (3 10)  (75 74)  (75 74)  routing T_2_4.sp12_v_t_22 <X> T_2_4.sp12_h_l_22
 (21 10)  (93 74)  (93 74)  routing T_2_4.sp4_v_t_26 <X> T_2_4.lc_trk_g2_7
 (22 10)  (94 74)  (94 74)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (95 74)  (95 74)  routing T_2_4.sp4_v_t_26 <X> T_2_4.lc_trk_g2_7
 (21 11)  (93 75)  (93 75)  routing T_2_4.sp4_v_t_26 <X> T_2_4.lc_trk_g2_7
 (22 12)  (94 76)  (94 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 76)  (95 76)  routing T_2_4.sp4_v_t_30 <X> T_2_4.lc_trk_g3_3
 (24 12)  (96 76)  (96 76)  routing T_2_4.sp4_v_t_30 <X> T_2_4.lc_trk_g3_3
 (15 14)  (87 78)  (87 78)  routing T_2_4.sp4_v_t_32 <X> T_2_4.lc_trk_g3_5
 (16 14)  (88 78)  (88 78)  routing T_2_4.sp4_v_t_32 <X> T_2_4.lc_trk_g3_5
 (17 14)  (89 78)  (89 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 15)  (94 79)  (94 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (97 79)  (97 79)  routing T_2_4.sp4_r_v_b_46 <X> T_2_4.lc_trk_g3_6


RAM_Tile_3_4



LogicTile_4_4

 (12 10)  (180 74)  (180 74)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_l_45
 (11 11)  (179 75)  (179 75)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_l_45
 (13 11)  (181 75)  (181 75)  routing T_4_4.sp4_v_t_39 <X> T_4_4.sp4_h_l_45


LogicTile_5_4

 (5 15)  (227 79)  (227 79)  routing T_5_4.sp4_h_l_44 <X> T_5_4.sp4_v_t_44


LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (0 0)  (17 32)  (17 32)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (0 3)  (17 35)  (17 35)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (17 5)  (0 37)  (0 37)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (0 8)  (17 40)  (17 40)  Enable bit of Mux _out_links/OutMux2_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_20
 (0 9)  (17 41)  (17 41)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_1_2

 (10 15)  (28 47)  (28 47)  routing T_1_2.sp4_h_l_40 <X> T_1_2.sp4_v_t_47


RAM_Tile_3_2

 (11 2)  (137 34)  (137 34)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_v_t_39
 (11 5)  (137 37)  (137 37)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_h_r_5
 (13 5)  (139 37)  (139 37)  routing T_3_2.sp4_h_l_44 <X> T_3_2.sp4_h_r_5
 (12 7)  (138 39)  (138 39)  routing T_3_2.sp4_h_l_40 <X> T_3_2.sp4_v_t_40
 (11 14)  (137 46)  (137 46)  routing T_3_2.sp4_h_r_5 <X> T_3_2.sp4_v_t_46
 (13 14)  (139 46)  (139 46)  routing T_3_2.sp4_h_r_5 <X> T_3_2.sp4_v_t_46
 (12 15)  (138 47)  (138 47)  routing T_3_2.sp4_h_r_5 <X> T_3_2.sp4_v_t_46


LogicTile_4_2

 (3 7)  (171 39)  (171 39)  routing T_4_2.sp12_h_l_23 <X> T_4_2.sp12_v_t_23
 (8 7)  (176 39)  (176 39)  routing T_4_2.sp4_h_l_41 <X> T_4_2.sp4_v_t_41


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (0 2)  (330 145)  (330 145)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


