
*** Running vivado
    with args -log axi_ad9680_jesd_jesd204_rx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_ad9680_jesd_jesd204_rx_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source axi_ad9680_jesd_jesd204_rx_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1003.398 ; gain = 87.836
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/jesd204/ips'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1747.422 ; gain = 28.918
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: axi_ad9680_jesd_jesd204_rx_0_0
Command: synth_design -top axi_ad9680_jesd_jesd204_rx_0_0 -part xczu7ev-fbvb900-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17420
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'mem_rd_en', assumed default net type 'wire' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/elastic_buffer.v:68]
INFO: [Synth 8-11241] undeclared symbol 'eof_reset_d', assumed default net type 'wire' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx.v:236]
INFO: [Synth 8-11241] undeclared symbol 'all_emb_lock', assumed default net type 'wire' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx.v:486]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2131.191 ; gain = 347.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axi_ad9680_jesd_jesd204_rx_0_0' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_jesd204_rx_0_0/synth/axi_ad9680_jesd_jesd204_rx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_lane' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_lane.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_frame_align' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_frame_align.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_frame_mark' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_mark.v:19]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_frame_mark' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_mark.v:19]
INFO: [Synth 8-6157] synthesizing module 'jesd204_frame_align_replace' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_align_replace.v:14]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_frame_align_replace' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_align_replace.v:14]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_frame_align' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_frame_align.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'align_mux' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/align_mux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'align_mux' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/align_mux.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized0' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized0' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_scrambler' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_scrambler.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_scrambler' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_scrambler.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized1' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized1' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'elastic_buffer' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/elastic_buffer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'elastic_buffer' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/elastic_buffer.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_ilas_monitor' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_ilas_monitor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_ilas_monitor' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_ilas_monitor.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_cgs' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_cgs.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_cgs.v:55]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_cgs' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_cgs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_lane' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_lane.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_rx_ctrl' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_ctrl.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_ctrl.v:67]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx_ctrl' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lane_latency_monitor' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_lane_latency_monitor.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lane_latency_monitor' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_lane_latency_monitor.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_bits' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/sync_bits.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sync_bits' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/sync_bits.v:46]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized2' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized2' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_stage__parameterized3' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_stage__parameterized3' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/pipeline_stage.v:10]
INFO: [Synth 8-6157] synthesizing module 'jesd204_lmfc' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_lmfc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_lmfc' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_lmfc.v:10]
INFO: [Synth 8-6157] synthesizing module 'sync_event' [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/sync_event.v:38]
INFO: [Synth 8-6155] done synthesizing module 'sync_event' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/sync_event.v:38]
INFO: [Synth 8-6155] done synthesizing module 'jesd204_rx' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx.v:10]
INFO: [Synth 8-6155] done synthesizing module 'axi_ad9680_jesd_jesd204_rx_0_0' (0#1) [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ip/axi_ad9680_jesd_jesd204_rx_0_0/synth/axi_ad9680_jesd_jesd204_rx_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element mf_phase_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_mark.v:203]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_d1_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_align_replace.v:81]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_d2_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_align_replace.v:82]
WARNING: [Synth 8-6014] Unused sequential element data_prev_eof_single_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_align_replace.v:100]
WARNING: [Synth 8-6014] Unused sequential element char_is_align_prev_single_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_frame_align_replace.v:110]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[0].eof_good_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[1].eof_good_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[2].eof_good_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element gen_k_char[3].eof_good_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx_frame_align.v:97]
WARNING: [Synth 8-6014] Unused sequential element mode_8b10b.ifs_ready_d2_reg was removed.  [c:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.gen/sources_1/bd/axi_ad9680_jesd/ipshared/0f16/jesd204_rx.v:434]
WARNING: [Synth 8-7129] Port in_clk in module sync_event is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_clk in module sync_event is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_resetn in module sync_bits is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_clk in module sync_bits is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane_frame_align[11] in module jesd204_lane_latency_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane_frame_align[8] in module jesd204_lane_latency_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane_frame_align[5] in module jesd204_lane_latency_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port lane_frame_align[2] in module jesd204_lane_latency_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_align_err_thresh_met[3] in module jesd204_rx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_align_err_thresh_met[2] in module jesd204_rx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_align_err_thresh_met[1] in module jesd204_rx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port frame_align_err_thresh_met[0] in module jesd204_rx_ctrl is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port charisk28[2] in module jesd204_ilas_monitor is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module elastic_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_reset in module elastic_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipeline_stage__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port align[2] in module align_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipeline_stage is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[7] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[6] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[5] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[4] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_frame[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_char_replacement in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_disable_scrambler in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port eof[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_a[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_char_is_f[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[3] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[2] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[1] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_eomf[0] in module jesd204_frame_align_replace is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[7] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[6] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[5] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[4] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[3] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[2] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[1] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port device_cfg_beats_per_multiframe[0] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[6] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[5] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[4] in module jesd204_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port ctrl_err_statistics_mask[3] in module jesd204_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2229.484 ; gain = 445.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2247.375 ; gain = 463.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:44 . Memory (MB): peak = 2247.449 ; gain = 463.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_cgs'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          CGS_STATE_INIT |                              001 |                               00
         CGS_STATE_CHECK |                              010 |                               01
          CGS_STATE_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_cgs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                             0001 |                              000
      STATE_WAIT_FOR_PHY |                             0010 |                              001
               STATE_CGS |                             0100 |                              010
                  iSTATE |                             1000 |                              011
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 2256.629 ; gain = 472.656
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   32 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 15    
	   7 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 13    
+---XORs : 
	   3 Input     32 Bit         XORs := 4     
+---Registers : 
	              188 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	               37 Bit    Registers := 4     
	               32 Bit    Registers := 16    
	               15 Bit    Registers := 4     
	               12 Bit    Registers := 5     
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 110   
+---Muxes : 
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 21    
	   6 Input    4 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 11    
	   7 Input    3 Bit        Muxes := 10    
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 13    
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 219   
	   3 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[7] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[6] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[5] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[4] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[3] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[2] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[1] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[0] in module jesd204_frame_mark is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[9] in module jesd204_lmfc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cfg_octets_per_multiframe[8] in module jesd204_lmfc is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:02:17 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------+-------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                    | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------+-------------------------------------------------------------+----------------+----------------------+---------------+
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
+-------------------------------+-------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:02:18 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------+-------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                    | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------+-------------------------------------------------------------+----------------+----------------------+---------------+
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[0].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[1].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[2].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
|axi_ad9680_jesd_jesd204_rx_0_0 | inst/mode_8b10b.gen_lane[3].i_lane/i_elastic_buffer/mem_reg | User Attribute | 256 x 32             | RAM64M8 x 20  | 
+-------------------------------+-------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:02:19 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY8  |    38|
|2     |LUT1    |    46|
|3     |LUT2    |   109|
|4     |LUT3    |   105|
|5     |LUT4    |   266|
|6     |LUT5    |   102|
|7     |LUT6    |   488|
|8     |MUXF7   |     8|
|9     |RAM64M8 |    80|
|10    |FDRE    |  1401|
|11    |FDSE    |    53|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------+----------------------------------+------+
|      |Instance                                |Module                            |Cells |
+------+----------------------------------------+----------------------------------+------+
|1     |top                                     |                                  |  2696|
|2     |  inst                                  |jesd204_rx                        |  2695|
|3     |    i_frame_mark                        |jesd204_frame_mark                |    43|
|4     |    i_input_pipeline_stage              |pipeline_stage__parameterized2    |   360|
|5     |    i_lmfc                              |jesd204_lmfc                      |    57|
|6     |    i_output_pipeline_stage             |pipeline_stage__parameterized3    |   132|
|7     |    \mode_8b10b.gen_lane[0].i_lane      |jesd204_rx_lane                   |   488|
|8     |      \gen_frame_align.i_frame_align    |jesd204_rx_frame_align_20         |    89|
|9     |        i_frame_mark                    |jesd204_frame_mark_27             |    36|
|10    |      i_align_mux                       |align_mux_21                      |    62|
|11    |      i_cgs                             |jesd204_rx_cgs_22                 |    15|
|12    |      i_descrambler                     |jesd204_scrambler_23              |    29|
|13    |      i_elastic_buffer                  |elastic_buffer_24                 |    88|
|14    |      i_ilas_monitor                    |jesd204_ilas_monitor_25           |    41|
|15    |      i_pipeline_stage1                 |pipeline_stage__parameterized0_26 |    73|
|16    |    \mode_8b10b.gen_lane[1].i_lane      |jesd204_rx_lane_0                 |   487|
|17    |      \gen_frame_align.i_frame_align    |jesd204_rx_frame_align_12         |    89|
|18    |        i_frame_mark                    |jesd204_frame_mark_19             |    36|
|19    |      i_align_mux                       |align_mux_13                      |    62|
|20    |      i_cgs                             |jesd204_rx_cgs_14                 |    16|
|21    |      i_descrambler                     |jesd204_scrambler_15              |    29|
|22    |      i_elastic_buffer                  |elastic_buffer_16                 |    88|
|23    |      i_ilas_monitor                    |jesd204_ilas_monitor_17           |    41|
|24    |      i_pipeline_stage1                 |pipeline_stage__parameterized0_18 |    71|
|25    |    \mode_8b10b.gen_lane[2].i_lane      |jesd204_rx_lane_1                 |   488|
|26    |      \gen_frame_align.i_frame_align    |jesd204_rx_frame_align_4          |    89|
|27    |        i_frame_mark                    |jesd204_frame_mark_11             |    36|
|28    |      i_align_mux                       |align_mux_5                       |    62|
|29    |      i_cgs                             |jesd204_rx_cgs_6                  |    16|
|30    |      i_descrambler                     |jesd204_scrambler_7               |    29|
|31    |      i_elastic_buffer                  |elastic_buffer_8                  |    88|
|32    |      i_ilas_monitor                    |jesd204_ilas_monitor_9            |    41|
|33    |      i_pipeline_stage1                 |pipeline_stage__parameterized0_10 |    72|
|34    |    \mode_8b10b.gen_lane[3].i_lane      |jesd204_rx_lane_2                 |   491|
|35    |      \gen_frame_align.i_frame_align    |jesd204_rx_frame_align            |    93|
|36    |        i_frame_mark                    |jesd204_frame_mark_3              |    36|
|37    |      i_align_mux                       |align_mux                         |    62|
|38    |      i_cgs                             |jesd204_rx_cgs                    |    15|
|39    |      i_descrambler                     |jesd204_scrambler                 |    29|
|40    |      i_elastic_buffer                  |elastic_buffer                    |    89|
|41    |      i_ilas_monitor                    |jesd204_ilas_monitor              |    41|
|42    |      i_pipeline_stage1                 |pipeline_stage__parameterized0    |    71|
|43    |    \mode_8b10b.i_lane_latency_monitor  |jesd204_lane_latency_monitor      |    74|
|44    |    \mode_8b10b.i_rx_ctrl               |jesd204_rx_ctrl                   |    49|
+------+----------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:02:33 . Memory (MB): peak = 3158.668 ; gain = 1374.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:02:34 . Memory (MB): peak = 3158.668 ; gain = 1374.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:02:34 . Memory (MB): peak = 3158.668 ; gain = 1374.695
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 3158.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3236.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 80 instances

Synth Design complete, checksum: 56c67085
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:03:24 . Memory (MB): peak = 3236.293 ; gain = 1452.324
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_design_analysis: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3336.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_jesd204_rx_0_0_synth_1/axi_ad9680_jesd_jesd204_rx_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:01:18 . Memory (MB): peak = 3336.039 ; gain = 99.746
get_ips: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3336.191 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP axi_ad9680_jesd_jesd204_rx_0_0, cache-ID = 037e88f263916ef1
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3336.227 ; gain = 0.035
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/jesd204/layers/axi_ad9680_jesd/axi_ad9680_jesd.runs/axi_ad9680_jesd_jesd204_rx_0_0_synth_1/axi_ad9680_jesd_jesd204_rx_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axi_ad9680_jesd_jesd204_rx_0_0_utilization_synth.rpt -pb axi_ad9680_jesd_jesd204_rx_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 13:30:27 2024...
