// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="app_conv_row_reduce_5,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.281250,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=325,HLS_SYN_LUT=961}" *)

module app_conv_row_reduce_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        reset_app_conv_row_reduce_5_V_dout,
        reset_app_conv_row_reduce_5_V_empty_n,
        reset_app_conv_row_reduce_5_V_read,
        app_conv_row_reduce_10_input_data_V_data_V_dout,
        app_conv_row_reduce_10_input_data_V_data_V_empty_n,
        app_conv_row_reduce_10_input_data_V_data_V_read,
        app_conv_row_reduce_10_input_data_V_id_dout,
        app_conv_row_reduce_10_input_data_V_id_empty_n,
        app_conv_row_reduce_10_input_data_V_id_read,
        app_conv_row_reduce_10_input_data_V_eop_dout,
        app_conv_row_reduce_10_input_data_V_eop_empty_n,
        app_conv_row_reduce_10_input_data_V_eop_read,
        app_conv_row_reduce_11_input_data_V_data_V_dout,
        app_conv_row_reduce_11_input_data_V_data_V_empty_n,
        app_conv_row_reduce_11_input_data_V_data_V_read,
        app_conv_row_reduce_11_input_data_V_id_dout,
        app_conv_row_reduce_11_input_data_V_id_empty_n,
        app_conv_row_reduce_11_input_data_V_id_read,
        app_conv_row_reduce_11_input_data_V_eop_dout,
        app_conv_row_reduce_11_input_data_V_eop_empty_n,
        app_conv_row_reduce_11_input_data_V_eop_read,
        app_conv_combine_l0_input_data_5_V_data_V_din,
        app_conv_combine_l0_input_data_5_V_data_V_full_n,
        app_conv_combine_l0_input_data_5_V_data_V_write,
        app_conv_combine_l0_input_data_5_V_eop_din,
        app_conv_combine_l0_input_data_5_V_eop_full_n,
        app_conv_combine_l0_input_data_5_V_eop_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   reset_app_conv_row_reduce_5_V_dout;
input   reset_app_conv_row_reduce_5_V_empty_n;
output   reset_app_conv_row_reduce_5_V_read;
input  [31:0] app_conv_row_reduce_10_input_data_V_data_V_dout;
input   app_conv_row_reduce_10_input_data_V_data_V_empty_n;
output   app_conv_row_reduce_10_input_data_V_data_V_read;
input  [7:0] app_conv_row_reduce_10_input_data_V_id_dout;
input   app_conv_row_reduce_10_input_data_V_id_empty_n;
output   app_conv_row_reduce_10_input_data_V_id_read;
input   app_conv_row_reduce_10_input_data_V_eop_dout;
input   app_conv_row_reduce_10_input_data_V_eop_empty_n;
output   app_conv_row_reduce_10_input_data_V_eop_read;
input  [31:0] app_conv_row_reduce_11_input_data_V_data_V_dout;
input   app_conv_row_reduce_11_input_data_V_data_V_empty_n;
output   app_conv_row_reduce_11_input_data_V_data_V_read;
input  [7:0] app_conv_row_reduce_11_input_data_V_id_dout;
input   app_conv_row_reduce_11_input_data_V_id_empty_n;
output   app_conv_row_reduce_11_input_data_V_id_read;
input   app_conv_row_reduce_11_input_data_V_eop_dout;
input   app_conv_row_reduce_11_input_data_V_eop_empty_n;
output   app_conv_row_reduce_11_input_data_V_eop_read;
output  [63:0] app_conv_combine_l0_input_data_5_V_data_V_din;
input   app_conv_combine_l0_input_data_5_V_data_V_full_n;
output   app_conv_combine_l0_input_data_5_V_data_V_write;
output   app_conv_combine_l0_input_data_5_V_eop_din;
input   app_conv_combine_l0_input_data_5_V_eop_full_n;
output   app_conv_combine_l0_input_data_5_V_eop_write;

reg ap_idle;
reg reset_app_conv_row_reduce_5_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    app_conv_combine_l0_input_data_5_V_data_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_215;
reg   [0:0] empty_n_reg_818;
reg   [0:0] data_10_ready_reg_203;
reg   [0:0] data_11_ready_reg_191;
reg   [0:0] tmp_5_reg_850;
reg   [0:0] empty_n_3_reg_822;
reg   [0:0] empty_n_4_reg_826;
reg    app_conv_combine_l0_input_data_5_V_eop_blk_n;
reg   [0:0] input_data_11_2_reg_136;
reg   [31:0] input_data_s_reg_147;
reg   [0:0] input_data_10_2_reg_158;
reg   [7:0] input_data_10_1_reg_169;
reg   [31:0] input_data_1_reg_180;
reg   [0:0] input_data_11_2_be_reg_409;
reg   [31:0] input_data_be_reg_422;
reg   [0:0] input_data_10_2_be_reg_435;
reg   [7:0] input_data_10_1_be_reg_448;
reg   [31:0] input_data_1_be_reg_461;
reg   [0:0] data_11_ready_be_reg_474;
reg   [0:0] data_10_ready_be_reg_487;
reg   [0:0] reset_be_reg_500;
reg   [0:0] init_param_reg_512;
wire   [0:0] empty_n_fu_551_p1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    app_conv_combine_l0_input_data_5_V_eop1_status;
reg    ap_predicate_op120_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] ap_phi_mux_reset_phi_fu_219_p4;
wire   [0:0] empty_n_3_fu_556_p1;
reg   [0:0] ap_phi_mux_data_10_ready_phi_fu_207_p4;
wire   [0:0] empty_n_4_fu_580_p1;
reg   [0:0] ap_phi_mux_data_11_ready_phi_fu_195_p4;
wire   [15:0] tmp_fu_597_p1;
reg   [15:0] tmp_reg_830;
reg   [15:0] p_Result_s_reg_835;
wire   [15:0] tmp_3_fu_611_p1;
reg   [15:0] tmp_3_reg_840;
reg   [15:0] p_Result_1_1_reg_845;
wire   [0:0] tmp_5_fu_625_p2;
wire   [0:0] data_out_eop_fu_631_p2;
reg   [0:0] data_out_eop_reg_854;
reg    ap_enable_reg_pp0_iter0;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_input_data_11_2_phi_fu_140_p4;
reg   [31:0] ap_phi_mux_input_data_s_phi_fu_151_p4;
reg   [0:0] ap_phi_mux_input_data_10_2_phi_fu_162_p4;
reg   [7:0] ap_phi_mux_input_data_10_1_phi_fu_173_p4;
reg   [31:0] ap_phi_mux_input_data_1_phi_fu_184_p4;
reg   [0:0] ap_phi_mux_input_data_10_2_1_phi_fu_230_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_input_data_10_2_1_reg_227;
reg   [7:0] ap_phi_mux_sec_id_phi_fu_240_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_sec_id_reg_237;
reg   [31:0] ap_phi_mux_p_Val2_s_phi_fu_250_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_247;
reg   [0:0] ap_phi_mux_data_10_ready_1_phi_fu_260_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_data_10_ready_1_reg_257;
reg   [0:0] ap_phi_mux_input_data_11_2_1_phi_fu_270_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_input_data_11_2_1_reg_267;
reg   [31:0] ap_phi_mux_p_Val2_1_phi_fu_280_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_1_reg_277;
reg   [0:0] ap_phi_mux_input_data_11_2_2_phi_fu_290_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_input_data_11_2_2_reg_287;
reg   [31:0] ap_phi_mux_input_data_11_0_2_phi_fu_306_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_input_data_11_0_2_reg_303;
reg   [0:0] ap_phi_mux_input_data_10_2_2_phi_fu_322_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_input_data_10_2_2_reg_319;
reg   [7:0] ap_phi_mux_input_data_10_1_2_phi_fu_338_p8;
wire   [7:0] ap_phi_reg_pp0_iter0_input_data_10_1_2_reg_335;
reg   [31:0] ap_phi_mux_input_data_10_0_2_phi_fu_354_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_input_data_10_0_2_reg_351;
reg   [0:0] ap_phi_mux_data_11_ready_1_phi_fu_370_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_data_11_ready_1_reg_367;
reg   [0:0] ap_phi_mux_data_10_ready_2_phi_fu_386_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_data_10_ready_2_reg_383;
reg   [0:0] ap_phi_mux_reset_1_phi_fu_402_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_1_reg_399;
wire   [0:0] ap_phi_reg_pp0_iter0_input_data_11_2_be_reg_409;
wire   [31:0] ap_phi_reg_pp0_iter0_input_data_be_reg_422;
wire   [0:0] ap_phi_reg_pp0_iter0_input_data_10_2_be_reg_435;
wire   [7:0] ap_phi_reg_pp0_iter0_input_data_10_1_be_reg_448;
wire   [31:0] ap_phi_reg_pp0_iter0_input_data_1_be_reg_461;
wire   [0:0] ap_phi_reg_pp0_iter0_data_11_ready_be_reg_474;
wire   [0:0] ap_phi_reg_pp0_iter0_data_10_ready_be_reg_487;
wire   [0:0] p_reset_1_fu_658_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_reset_be_reg_500;
wire   [0:0] ap_phi_reg_pp0_iter0_init_param_be_reg_523;
reg   [0:0] ap_phi_reg_pp0_iter1_init_param_be_reg_523;
reg    app_conv_row_reduce_10_input_data_V_id0_update;
wire   [0:0] empty_n_1_nbread_fu_106_p4_0;
reg    app_conv_row_reduce_11_input_data_V_id0_update;
wire   [0:0] empty_n_2_nbread_fu_116_p4_0;
reg    app_conv_combine_l0_input_data_5_V_eop1_update;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] total_2_1_fu_80;
wire   [15:0] total_2_fu_718_p2;
reg   [15:0] total_3_1_fu_84;
wire   [15:0] total_3_fu_723_p2;
reg   [31:0] reset_cnt_fu_88;
wire   [31:0] p_s_fu_665_p3;
reg   [15:0] total_0_1_fu_92;
wire   [15:0] total_0_0_s_fu_693_p3;
wire   [15:0] total_0_fu_708_p2;
reg   [15:0] total_1_1_fu_96;
wire   [15:0] total_1_0_s_fu_684_p3;
wire   [15:0] total_1_fu_713_p2;
wire   [31:0] reset_cnt_1_fu_640_p2;
wire   [0:0] tmp_2_fu_646_p2;
wire   [0:0] not_s_fu_652_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_340;
reg    ap_condition_204;
reg    ap_condition_274;
reg    ap_condition_248;
reg    ap_condition_245;
reg    ap_condition_404;
reg    ap_condition_235;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_init_param_be_reg_523 <= 1'd1;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_init_param_be_reg_523 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_init_param_be_reg_523 <= ap_phi_reg_pp0_iter0_init_param_be_reg_523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            data_10_ready_be_reg_487 <= ap_phi_mux_data_10_ready_2_phi_fu_386_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            data_10_ready_be_reg_487 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            data_10_ready_be_reg_487 <= ap_phi_reg_pp0_iter0_data_10_ready_be_reg_487;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_10_ready_reg_203 <= data_10_ready_be_reg_487;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        data_10_ready_reg_203 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            data_11_ready_be_reg_474 <= ap_phi_mux_data_11_ready_1_phi_fu_370_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            data_11_ready_be_reg_474 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            data_11_ready_be_reg_474 <= ap_phi_reg_pp0_iter0_data_11_ready_be_reg_474;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_11_ready_reg_191 <= data_11_ready_be_reg_474;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        data_11_ready_reg_191 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        init_param_reg_512 <= ap_phi_reg_pp0_iter1_init_param_be_reg_523;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        init_param_reg_512 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            input_data_10_1_be_reg_448 <= ap_phi_mux_input_data_10_1_2_phi_fu_338_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            input_data_10_1_be_reg_448 <= 8'd0;
        end else if ((1'b1 == 1'b1)) begin
            input_data_10_1_be_reg_448 <= ap_phi_reg_pp0_iter0_input_data_10_1_be_reg_448;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            input_data_10_2_be_reg_435 <= ap_phi_mux_input_data_10_2_2_phi_fu_322_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            input_data_10_2_be_reg_435 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            input_data_10_2_be_reg_435 <= ap_phi_reg_pp0_iter0_input_data_10_2_be_reg_435;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            input_data_11_2_be_reg_409 <= ap_phi_mux_input_data_11_2_2_phi_fu_290_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            input_data_11_2_be_reg_409 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            input_data_11_2_be_reg_409 <= ap_phi_reg_pp0_iter0_input_data_11_2_be_reg_409;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            input_data_1_be_reg_461 <= ap_phi_mux_input_data_10_0_2_phi_fu_354_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            input_data_1_be_reg_461 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            input_data_1_be_reg_461 <= ap_phi_reg_pp0_iter0_input_data_1_be_reg_461;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            input_data_be_reg_422 <= ap_phi_mux_input_data_11_0_2_phi_fu_306_p8;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            input_data_be_reg_422 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            input_data_be_reg_422 <= ap_phi_reg_pp0_iter0_input_data_be_reg_422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_245)) begin
        if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))) begin
            reset_be_reg_500 <= 1'd0;
        end else if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1))) begin
            reset_be_reg_500 <= p_reset_1_fu_658_p2;
        end else if ((1'b1 == 1'b1)) begin
            reset_be_reg_500 <= ap_phi_reg_pp0_iter0_reset_be_reg_500;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1) | (empty_n_fu_551_p1 == 1'd1)))) begin
        reset_cnt_fu_88 <= p_s_fu_665_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_cnt_fu_88 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_reg_215 <= reset_be_reg_500;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reset_reg_215 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op120_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        total_0_1_fu_92 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_4_reg_826 == 1'd1) & (empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_3_reg_822 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_4_reg_826 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((data_11_ready_reg_191 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0))))) begin
        total_0_1_fu_92 <= total_0_fu_708_p2;
    end else if ((((empty_n_3_reg_822 == 1'd0) & (data_10_ready_reg_203 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_3_reg_822 == 1'd1) & (empty_n_4_reg_826 == 1'd0) & (data_11_ready_reg_191 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((data_10_ready_reg_203 == 1'd1) & (empty_n_4_reg_826 == 1'd0) & (data_11_ready_reg_191 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)))))) begin
        total_0_1_fu_92 <= total_0_0_s_fu_693_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op120_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        total_1_1_fu_96 <= 16'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_4_reg_826 == 1'd1) & (empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_3_reg_822 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_4_reg_826 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((data_11_ready_reg_191 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0))))) begin
        total_1_1_fu_96 <= total_1_fu_713_p2;
    end else if ((((empty_n_3_reg_822 == 1'd0) & (data_10_ready_reg_203 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_3_reg_822 == 1'd1) & (empty_n_4_reg_826 == 1'd0) & (data_11_ready_reg_191 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((data_10_ready_reg_203 == 1'd1) & (empty_n_4_reg_826 == 1'd0) & (data_11_ready_reg_191 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)))))) begin
        total_1_1_fu_96 <= total_1_0_s_fu_684_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if ((ap_predicate_op120_write_state3 == 1'b1)) begin
            total_2_1_fu_80 <= 16'd0;
        end else if ((1'b1 == ap_condition_404)) begin
            total_2_1_fu_80 <= total_2_fu_718_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_235)) begin
        if ((ap_predicate_op120_write_state3 == 1'b1)) begin
            total_3_1_fu_84 <= 16'd0;
        end else if ((1'b1 == ap_condition_404)) begin
            total_3_1_fu_84 <= total_3_fu_723_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        data_out_eop_reg_854 <= data_out_eop_fu_631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_3_reg_822 <= empty_n_1_nbread_fu_106_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        empty_n_4_reg_826 <= empty_n_2_nbread_fu_116_p4_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_n_reg_818 <= reset_app_conv_row_reduce_5_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        input_data_10_1_reg_169 <= input_data_10_1_be_reg_448;
        input_data_10_2_reg_158 <= input_data_10_2_be_reg_435;
        input_data_11_2_reg_136 <= input_data_11_2_be_reg_409;
        input_data_1_reg_180 <= input_data_1_be_reg_461;
        input_data_s_reg_147 <= input_data_be_reg_422;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        p_Result_1_1_reg_845 <= {{ap_phi_mux_p_Val2_1_phi_fu_280_p4[31:16]}};
        p_Result_s_reg_835 <= {{ap_phi_mux_p_Val2_s_phi_fu_250_p4[31:16]}};
        tmp_3_reg_840 <= tmp_3_fu_611_p1;
        tmp_5_reg_850 <= tmp_5_fu_625_p2;
        tmp_reg_830 <= tmp_fu_597_p1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_340)) begin
        if (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0))) begin
            ap_phi_mux_data_10_ready_1_phi_fu_260_p4 = empty_n_1_nbread_fu_106_p4_0;
        end else if ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1)) begin
            ap_phi_mux_data_10_ready_1_phi_fu_260_p4 = ap_phi_mux_data_10_ready_phi_fu_207_p4;
        end else begin
            ap_phi_mux_data_10_ready_1_phi_fu_260_p4 = ap_phi_reg_pp0_iter0_data_10_ready_1_reg_257;
        end
    end else begin
        ap_phi_mux_data_10_ready_1_phi_fu_260_p4 = ap_phi_reg_pp0_iter0_data_10_ready_1_reg_257;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_data_10_ready_2_phi_fu_386_p8 = 1'd0;
    end else if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_data_10_ready_2_phi_fu_386_p8 = empty_n_1_nbread_fu_106_p4_0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        ap_phi_mux_data_10_ready_2_phi_fu_386_p8 = ap_phi_mux_data_10_ready_1_phi_fu_260_p4;
    end else begin
        ap_phi_mux_data_10_ready_2_phi_fu_386_p8 = ap_phi_reg_pp0_iter0_data_10_ready_2_reg_383;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_10_ready_phi_fu_207_p4 = data_10_ready_be_reg_487;
    end else begin
        ap_phi_mux_data_10_ready_phi_fu_207_p4 = data_10_ready_reg_203;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_data_11_ready_1_phi_fu_370_p8 = 1'd0;
    end else if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_data_11_ready_1_phi_fu_370_p8 = ap_phi_mux_data_11_ready_phi_fu_195_p4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        ap_phi_mux_data_11_ready_1_phi_fu_370_p8 = empty_n_2_nbread_fu_116_p4_0;
    end else begin
        ap_phi_mux_data_11_ready_1_phi_fu_370_p8 = ap_phi_reg_pp0_iter0_data_11_ready_1_reg_367;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_data_11_ready_phi_fu_195_p4 = data_11_ready_be_reg_474;
    end else begin
        ap_phi_mux_data_11_ready_phi_fu_195_p4 = data_11_ready_reg_191;
    end
end

always @ (*) begin
    if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_input_data_10_0_2_phi_fu_354_p8 = app_conv_row_reduce_10_input_data_V_data_V_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_input_data_10_0_2_phi_fu_354_p8 = ap_phi_mux_p_Val2_s_phi_fu_250_p4;
    end else begin
        ap_phi_mux_input_data_10_0_2_phi_fu_354_p8 = ap_phi_reg_pp0_iter0_input_data_10_0_2_reg_351;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        ap_phi_mux_input_data_10_1_2_phi_fu_338_p8 = 8'd0;
    end else if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_input_data_10_1_2_phi_fu_338_p8 = app_conv_row_reduce_10_input_data_V_id_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_input_data_10_1_2_phi_fu_338_p8 = ap_phi_mux_sec_id_phi_fu_240_p4;
    end else begin
        ap_phi_mux_input_data_10_1_2_phi_fu_338_p8 = ap_phi_reg_pp0_iter0_input_data_10_1_2_reg_335;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_data_10_1_phi_fu_173_p4 = input_data_10_1_be_reg_448;
    end else begin
        ap_phi_mux_input_data_10_1_phi_fu_173_p4 = input_data_10_1_reg_169;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_340)) begin
        if (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0))) begin
            ap_phi_mux_input_data_10_2_1_phi_fu_230_p4 = app_conv_row_reduce_10_input_data_V_eop_dout;
        end else if ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1)) begin
            ap_phi_mux_input_data_10_2_1_phi_fu_230_p4 = ap_phi_mux_input_data_10_2_phi_fu_162_p4;
        end else begin
            ap_phi_mux_input_data_10_2_1_phi_fu_230_p4 = ap_phi_reg_pp0_iter0_input_data_10_2_1_reg_227;
        end
    end else begin
        ap_phi_mux_input_data_10_2_1_phi_fu_230_p4 = ap_phi_reg_pp0_iter0_input_data_10_2_1_reg_227;
    end
end

always @ (*) begin
    if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_input_data_10_2_2_phi_fu_322_p8 = app_conv_row_reduce_10_input_data_V_eop_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_input_data_10_2_2_phi_fu_322_p8 = ap_phi_mux_input_data_10_2_1_phi_fu_230_p4;
    end else begin
        ap_phi_mux_input_data_10_2_2_phi_fu_322_p8 = ap_phi_reg_pp0_iter0_input_data_10_2_2_reg_319;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_data_10_2_phi_fu_162_p4 = input_data_10_2_be_reg_435;
    end else begin
        ap_phi_mux_input_data_10_2_phi_fu_162_p4 = input_data_10_2_reg_158;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_input_data_11_0_2_phi_fu_306_p8 = ap_phi_mux_p_Val2_1_phi_fu_280_p4;
    end else if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_input_data_11_0_2_phi_fu_306_p8 = ap_phi_mux_input_data_s_phi_fu_151_p4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        ap_phi_mux_input_data_11_0_2_phi_fu_306_p8 = app_conv_row_reduce_11_input_data_V_data_V_dout;
    end else begin
        ap_phi_mux_input_data_11_0_2_phi_fu_306_p8 = ap_phi_reg_pp0_iter0_input_data_11_0_2_reg_303;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_248)) begin
        if ((1'b1 == ap_condition_274)) begin
            ap_phi_mux_input_data_11_2_1_phi_fu_270_p4 = app_conv_row_reduce_11_input_data_V_eop_dout;
        end else if ((1'b1 == ap_condition_204)) begin
            ap_phi_mux_input_data_11_2_1_phi_fu_270_p4 = ap_phi_mux_input_data_11_2_phi_fu_140_p4;
        end else begin
            ap_phi_mux_input_data_11_2_1_phi_fu_270_p4 = ap_phi_reg_pp0_iter0_input_data_11_2_1_reg_267;
        end
    end else begin
        ap_phi_mux_input_data_11_2_1_phi_fu_270_p4 = ap_phi_reg_pp0_iter0_input_data_11_2_1_reg_267;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (tmp_5_fu_625_p2 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((tmp_5_fu_625_p2 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)))))) begin
        ap_phi_mux_input_data_11_2_2_phi_fu_290_p8 = ap_phi_mux_input_data_11_2_1_phi_fu_270_p4;
    end else if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (empty_n_3_fu_556_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_mux_input_data_11_2_2_phi_fu_290_p8 = ap_phi_mux_input_data_11_2_phi_fu_140_p4;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (empty_n_4_fu_580_p1 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        ap_phi_mux_input_data_11_2_2_phi_fu_290_p8 = app_conv_row_reduce_11_input_data_V_eop_dout;
    end else begin
        ap_phi_mux_input_data_11_2_2_phi_fu_290_p8 = ap_phi_reg_pp0_iter0_input_data_11_2_2_reg_287;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_data_11_2_phi_fu_140_p4 = input_data_11_2_be_reg_409;
    end else begin
        ap_phi_mux_input_data_11_2_phi_fu_140_p4 = input_data_11_2_reg_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_data_1_phi_fu_184_p4 = input_data_1_be_reg_461;
    end else begin
        ap_phi_mux_input_data_1_phi_fu_184_p4 = input_data_1_reg_180;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_input_data_s_phi_fu_151_p4 = input_data_be_reg_422;
    end else begin
        ap_phi_mux_input_data_s_phi_fu_151_p4 = input_data_s_reg_147;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_248)) begin
        if ((1'b1 == ap_condition_274)) begin
            ap_phi_mux_p_Val2_1_phi_fu_280_p4 = app_conv_row_reduce_11_input_data_V_data_V_dout;
        end else if ((1'b1 == ap_condition_204)) begin
            ap_phi_mux_p_Val2_1_phi_fu_280_p4 = ap_phi_mux_input_data_s_phi_fu_151_p4;
        end else begin
            ap_phi_mux_p_Val2_1_phi_fu_280_p4 = ap_phi_reg_pp0_iter0_p_Val2_1_reg_277;
        end
    end else begin
        ap_phi_mux_p_Val2_1_phi_fu_280_p4 = ap_phi_reg_pp0_iter0_p_Val2_1_reg_277;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_340)) begin
        if (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0))) begin
            ap_phi_mux_p_Val2_s_phi_fu_250_p4 = app_conv_row_reduce_10_input_data_V_data_V_dout;
        end else if ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_250_p4 = ap_phi_mux_input_data_1_phi_fu_184_p4;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_p_Val2_s_reg_247;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_250_p4 = ap_phi_reg_pp0_iter0_p_Val2_s_reg_247;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_248)) begin
        if (((empty_n_fu_551_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0))) begin
            ap_phi_mux_reset_1_phi_fu_402_p4 = reset_app_conv_row_reduce_5_V_empty_n;
        end else if ((ap_phi_mux_reset_phi_fu_219_p4 == 1'd1)) begin
            ap_phi_mux_reset_1_phi_fu_402_p4 = ap_phi_mux_reset_phi_fu_219_p4;
        end else begin
            ap_phi_mux_reset_1_phi_fu_402_p4 = ap_phi_reg_pp0_iter0_reset_1_reg_399;
        end
    end else begin
        ap_phi_mux_reset_1_phi_fu_402_p4 = ap_phi_reg_pp0_iter0_reset_1_reg_399;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_reset_phi_fu_219_p4 = reset_be_reg_500;
    end else begin
        ap_phi_mux_reset_phi_fu_219_p4 = reset_reg_215;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_340)) begin
        if (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0))) begin
            ap_phi_mux_sec_id_phi_fu_240_p4 = app_conv_row_reduce_10_input_data_V_id_dout;
        end else if ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1)) begin
            ap_phi_mux_sec_id_phi_fu_240_p4 = ap_phi_mux_input_data_10_1_phi_fu_173_p4;
        end else begin
            ap_phi_mux_sec_id_phi_fu_240_p4 = ap_phi_reg_pp0_iter0_sec_id_reg_237;
        end
    end else begin
        ap_phi_mux_sec_id_phi_fu_240_p4 = ap_phi_reg_pp0_iter0_sec_id_reg_237;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_4_reg_826 == 1'd1) & (empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_4_reg_826 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((tmp_5_reg_850 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0))))) begin
        app_conv_combine_l0_input_data_5_V_data_V_blk_n = app_conv_combine_l0_input_data_5_V_data_V_full_n;
    end else begin
        app_conv_combine_l0_input_data_5_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op120_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_conv_combine_l0_input_data_5_V_eop1_update = 1'b1;
    end else begin
        app_conv_combine_l0_input_data_5_V_eop1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((empty_n_4_reg_826 == 1'd1) & (empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_4_reg_826 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((tmp_5_reg_850 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0))))) begin
        app_conv_combine_l0_input_data_5_V_eop_blk_n = app_conv_combine_l0_input_data_5_V_eop_full_n;
    end else begin
        app_conv_combine_l0_input_data_5_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((app_conv_row_reduce_10_input_data_V_id_empty_n & app_conv_row_reduce_10_input_data_V_eop_empty_n & app_conv_row_reduce_10_input_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        app_conv_row_reduce_10_input_data_V_id0_update = 1'b1;
    end else begin
        app_conv_row_reduce_10_input_data_V_id0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ((app_conv_row_reduce_11_input_data_V_id_empty_n & app_conv_row_reduce_11_input_data_V_eop_empty_n & app_conv_row_reduce_11_input_data_V_data_V_empty_n) == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0))))) begin
        app_conv_row_reduce_11_input_data_V_id0_update = 1'b1;
    end else begin
        app_conv_row_reduce_11_input_data_V_id0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_app_conv_row_reduce_5_V_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reset_app_conv_row_reduce_5_V_read = 1'b1;
    end else begin
        reset_app_conv_row_reduce_5_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((app_conv_combine_l0_input_data_5_V_eop1_status == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op120_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((app_conv_combine_l0_input_data_5_V_eop1_status == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op120_write_state3 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((app_conv_combine_l0_input_data_5_V_eop1_status == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op120_write_state3 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((app_conv_combine_l0_input_data_5_V_eop1_status == 1'b0) & (ap_predicate_op120_write_state3 == 1'b1));
end

always @ (*) begin
    ap_condition_204 = (((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)));
end

always @ (*) begin
    ap_condition_235 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_245 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_248 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_274 = (((empty_n_4_fu_580_p1 == 1'd1) & (empty_n_3_fu_556_p1 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)) | ((empty_n_4_fu_580_p1 == 1'd1) & (ap_phi_mux_data_10_ready_phi_fu_207_p4 == 1'd1) & (ap_phi_mux_data_11_ready_phi_fu_195_p4 == 1'd0) & (ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0)));
end

always @ (*) begin
    ap_condition_340 = ((ap_phi_mux_reset_phi_fu_219_p4 == 1'd0) & (empty_n_fu_551_p1 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_404 = (((empty_n_4_reg_826 == 1'd1) & (empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_3_reg_822 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_4_reg_826 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((data_11_ready_reg_191 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (tmp_5_reg_850 == 1'd0) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_data_10_ready_1_reg_257 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_ready_2_reg_383 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_ready_be_reg_487 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_ready_1_reg_367 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_ready_be_reg_474 = 'bx;

assign ap_phi_reg_pp0_iter0_init_param_be_reg_523 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_10_0_2_reg_351 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_10_1_2_reg_335 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_10_1_be_reg_448 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_10_2_1_reg_227 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_10_2_2_reg_319 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_10_2_be_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_11_0_2_reg_303 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_11_2_1_reg_267 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_11_2_2_reg_287 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_11_2_be_reg_409 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_1_be_reg_461 = 'bx;

assign ap_phi_reg_pp0_iter0_input_data_be_reg_422 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_1_reg_277 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_247 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_1_reg_399 = 'bx;

assign ap_phi_reg_pp0_iter0_reset_be_reg_500 = 'bx;

assign ap_phi_reg_pp0_iter0_sec_id_reg_237 = 'bx;

always @ (*) begin
    ap_predicate_op120_write_state3 = (((empty_n_4_reg_826 == 1'd1) & (empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_3_reg_822 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((empty_n_4_reg_826 == 1'd1) & (tmp_5_reg_850 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)) | ((tmp_5_reg_850 == 1'd1) & (data_11_ready_reg_191 == 1'd1) & (data_10_ready_reg_203 == 1'd1) & (empty_n_reg_818 == 1'd0) & (reset_reg_215 == 1'd0)));
end

assign ap_ready = 1'b0;

assign app_conv_combine_l0_input_data_5_V_data_V_din = {{{{total_3_fu_723_p2}, {total_2_fu_718_p2}}, {total_1_fu_713_p2}}, {total_0_fu_708_p2}};

assign app_conv_combine_l0_input_data_5_V_data_V_write = app_conv_combine_l0_input_data_5_V_eop1_update;

assign app_conv_combine_l0_input_data_5_V_eop1_status = (app_conv_combine_l0_input_data_5_V_eop_full_n & app_conv_combine_l0_input_data_5_V_data_V_full_n);

assign app_conv_combine_l0_input_data_5_V_eop_din = data_out_eop_reg_854;

assign app_conv_combine_l0_input_data_5_V_eop_write = app_conv_combine_l0_input_data_5_V_eop1_update;

assign app_conv_row_reduce_10_input_data_V_data_V_read = app_conv_row_reduce_10_input_data_V_id0_update;

assign app_conv_row_reduce_10_input_data_V_eop_read = app_conv_row_reduce_10_input_data_V_id0_update;

assign app_conv_row_reduce_10_input_data_V_id_read = app_conv_row_reduce_10_input_data_V_id0_update;

assign app_conv_row_reduce_11_input_data_V_data_V_read = app_conv_row_reduce_11_input_data_V_id0_update;

assign app_conv_row_reduce_11_input_data_V_eop_read = app_conv_row_reduce_11_input_data_V_id0_update;

assign app_conv_row_reduce_11_input_data_V_id_read = app_conv_row_reduce_11_input_data_V_id0_update;

assign data_out_eop_fu_631_p2 = (ap_phi_mux_input_data_11_2_1_phi_fu_270_p4 | ap_phi_mux_input_data_10_2_1_phi_fu_230_p4);

assign empty_n_1_nbread_fu_106_p4_0 = (app_conv_row_reduce_10_input_data_V_id_empty_n & app_conv_row_reduce_10_input_data_V_eop_empty_n & app_conv_row_reduce_10_input_data_V_data_V_empty_n);

assign empty_n_2_nbread_fu_116_p4_0 = (app_conv_row_reduce_11_input_data_V_id_empty_n & app_conv_row_reduce_11_input_data_V_eop_empty_n & app_conv_row_reduce_11_input_data_V_data_V_empty_n);

assign empty_n_3_fu_556_p1 = empty_n_1_nbread_fu_106_p4_0;

assign empty_n_4_fu_580_p1 = empty_n_2_nbread_fu_116_p4_0;

assign empty_n_fu_551_p1 = reset_app_conv_row_reduce_5_V_empty_n;

assign not_s_fu_652_p2 = (tmp_2_fu_646_p2 ^ 1'd1);

assign p_reset_1_fu_658_p2 = (not_s_fu_652_p2 & ap_phi_mux_reset_1_phi_fu_402_p4);

assign p_s_fu_665_p3 = ((tmp_2_fu_646_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_640_p2);

assign reset_cnt_1_fu_640_p2 = (reset_cnt_fu_88 + 32'd1);

assign tmp_2_fu_646_p2 = ((reset_cnt_1_fu_640_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_3_fu_611_p1 = ap_phi_mux_p_Val2_1_phi_fu_280_p4[15:0];

assign tmp_5_fu_625_p2 = ((ap_phi_mux_sec_id_phi_fu_240_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_fu_597_p1 = ap_phi_mux_p_Val2_s_phi_fu_250_p4[15:0];

assign total_0_0_s_fu_693_p3 = ((init_param_reg_512[0:0] === 1'b1) ? total_0_1_fu_92 : 16'd0);

assign total_0_fu_708_p2 = (total_0_0_s_fu_693_p3 + tmp_reg_830);

assign total_1_0_s_fu_684_p3 = ((init_param_reg_512[0:0] === 1'b1) ? total_1_1_fu_96 : 16'd0);

assign total_1_fu_713_p2 = (total_1_0_s_fu_684_p3 + p_Result_s_reg_835);

assign total_2_fu_718_p2 = (total_2_1_fu_80 + tmp_3_reg_840);

assign total_3_fu_723_p2 = (total_3_1_fu_84 + p_Result_1_1_reg_845);

endmodule //app_conv_row_reduce_5
