INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/ALU_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Instr_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Reg_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stage1
INFO: [VRFC 10-311] analyzing module Stage2
INFO: [VRFC 10-311] analyzing module Stage3
INFO: [VRFC 10-311] analyzing module Stage4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sources_1/imports/CO_Lab5/Zero_Filled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Filled
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/HW_5/HW_5.srcs/sim_1/imports/CO_Lab5/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
