
STM32F407VET6_RTOS_ROBOT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c28c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  0800c41c  0800c41c  0000d41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c520  0800c520  0000e150  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c520  0800c520  0000d520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c528  0800c528  0000e150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c528  0800c528  0000d528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c52c  0800c52c  0000d52c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800c530  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e150  2**0
                  CONTENTS
 10 .bss          00006fd8  20000150  20000150  0000e150  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20007128  20007128  0000e150  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e150  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021e68  00000000  00000000  0000e180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005121  00000000  00000000  0002ffe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b28  00000000  00000000  00035110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014b1  00000000  00000000  00036c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006622  00000000  00000000  000380e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021275  00000000  00000000  0003e70b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e4873  00000000  00000000  0005f980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001441f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007454  00000000  00000000  00144238  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0014b68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000150 	.word	0x20000150
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c404 	.word	0x0800c404

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000154 	.word	0x20000154
 80001cc:	0800c404 	.word	0x0800c404

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	0000      	movs	r0, r0
	...

08000500 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000502:	f2ad 4d2c 	subw	sp, sp, #1068	@ 0x42c
 8000506:	af2a      	add	r7, sp, #168	@ 0xa8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000508:	f001 f874 	bl	80015f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050c:	f000 f95e 	bl	80007cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000510:	f000 fc28 	bl	8000d64 <MX_GPIO_Init>
  MX_DMA_Init();
 8000514:	f000 fc06 	bl	8000d24 <MX_DMA_Init>
  MX_TIM7_Init();
 8000518:	f000 fbce 	bl	8000cb8 <MX_TIM7_Init>
  MX_TIM3_Init();
 800051c:	f000 fb24 	bl	8000b68 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000520:	f000 fa26 	bl	8000970 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000524:	f000 fb74 	bl	8000c10 <MX_TIM4_Init>
  MX_TIM2_Init();
 8000528:	f000 faca 	bl	8000ac0 <MX_TIM2_Init>
  MX_ADC1_Init();
 800052c:	f000 f9b6 	bl	800089c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  motor dc_motor1 = init_motor((GPIO_motor){GPIOE, 13}, (GPIO_motor){GPIOE, 14},
 8000530:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000534:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000538:	4618      	mov	r0, r3
 800053a:	232c      	movs	r3, #44	@ 0x2c
 800053c:	461a      	mov	r2, r3
 800053e:	2100      	movs	r1, #0
 8000540:	f00b fe70 	bl	800c224 <memset>
 8000544:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000548:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800054c:	4a96      	ldr	r2, [pc, #600]	@ (80007a8 <main+0x2a8>)
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000554:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8000558:	220d      	movs	r2, #13
 800055a:	605a      	str	r2, [r3, #4]
 800055c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000560:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000564:	4618      	mov	r0, r3
 8000566:	232c      	movs	r3, #44	@ 0x2c
 8000568:	461a      	mov	r2, r3
 800056a:	2100      	movs	r1, #0
 800056c:	f00b fe5a 	bl	800c224 <memset>
 8000570:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000574:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000578:	4a8b      	ldr	r2, [pc, #556]	@ (80007a8 <main+0x2a8>)
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000580:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000584:	220e      	movs	r2, #14
 8000586:	605a      	str	r2, [r3, #4]
		  	  	  	  	       (GPIO_motor){0, 0}, (GPIO_motor){0, 0},
 8000588:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 800058c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8000590:	4618      	mov	r0, r3
 8000592:	232c      	movs	r3, #44	@ 0x2c
 8000594:	461a      	mov	r2, r3
 8000596:	2100      	movs	r1, #0
 8000598:	f00b fe44 	bl	800c224 <memset>
 800059c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80005a0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80005a4:	4618      	mov	r0, r3
 80005a6:	232c      	movs	r3, #44	@ 0x2c
 80005a8:	461a      	mov	r2, r3
 80005aa:	2100      	movs	r1, #0
 80005ac:	f00b fe3a 	bl	800c224 <memset>
  motor dc_motor1 = init_motor((GPIO_motor){GPIOE, 13}, (GPIO_motor){GPIOE, 14},
 80005b0:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80005b4:	f5a3 7c88 	sub.w	ip, r3, #272	@ 0x110
 80005b8:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80005bc:	f5a3 769e 	sub.w	r6, r3, #316	@ 0x13c
 80005c0:	2300      	movs	r3, #0
 80005c2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80005c4:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80005c8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80005cc:	ac1e      	add	r4, sp, #120	@ 0x78
 80005ce:	461d      	mov	r5, r3
 80005d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80005e0:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80005e4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80005e8:	ac13      	add	r4, sp, #76	@ 0x4c
 80005ea:	461d      	mov	r5, r3
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80005fc:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000600:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8000604:	ac08      	add	r4, sp, #32
 8000606:	461d      	mov	r5, r3
 8000608:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800060c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800060e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000610:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000614:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000618:	466d      	mov	r5, sp
 800061a:	f106 040c 	add.w	r4, r6, #12
 800061e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000620:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000622:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000626:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800062a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800062e:	ed9f 2b58 	vldr	d2, [pc, #352]	@ 8000790 <main+0x290>
 8000632:	ed9f 1b59 	vldr	d1, [pc, #356]	@ 8000798 <main+0x298>
 8000636:	ed9f 0b5a 	vldr	d0, [pc, #360]	@ 80007a0 <main+0x2a0>
 800063a:	4660      	mov	r0, ip
 800063c:	f000 fc5c 	bl	8000ef8 <init_motor>
							   NULL, 0.1, 0.5, 1);

  motor dc_motor2 = init_motor((GPIO_motor){GPIOE, 9}, (GPIO_motor){GPIOE, 11},
 8000640:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000644:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8000648:	4618      	mov	r0, r3
 800064a:	232c      	movs	r3, #44	@ 0x2c
 800064c:	461a      	mov	r2, r3
 800064e:	2100      	movs	r1, #0
 8000650:	f00b fde8 	bl	800c224 <memset>
 8000654:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000658:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 800065c:	4a52      	ldr	r2, [pc, #328]	@ (80007a8 <main+0x2a8>)
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000664:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 8000668:	2209      	movs	r2, #9
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000670:	f5a3 734a 	sub.w	r3, r3, #808	@ 0x328
 8000674:	4618      	mov	r0, r3
 8000676:	232c      	movs	r3, #44	@ 0x2c
 8000678:	461a      	mov	r2, r3
 800067a:	2100      	movs	r1, #0
 800067c:	f00b fdd2 	bl	800c224 <memset>
 8000680:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000684:	f5a3 734a 	sub.w	r3, r3, #808	@ 0x328
 8000688:	4a47      	ldr	r2, [pc, #284]	@ (80007a8 <main+0x2a8>)
 800068a:	601a      	str	r2, [r3, #0]
 800068c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000690:	f5a3 734a 	sub.w	r3, r3, #808	@ 0x328
 8000694:	220b      	movs	r2, #11
 8000696:	605a      	str	r2, [r3, #4]
  		  	  	  	  	       (GPIO_motor){0, 0}, (GPIO_motor){0, 0},
 8000698:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 800069c:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 80006a0:	4618      	mov	r0, r3
 80006a2:	232c      	movs	r3, #44	@ 0x2c
 80006a4:	461a      	mov	r2, r3
 80006a6:	2100      	movs	r1, #0
 80006a8:	f00b fdbc 	bl	800c224 <memset>
 80006ac:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80006b0:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 80006b4:	4618      	mov	r0, r3
 80006b6:	232c      	movs	r3, #44	@ 0x2c
 80006b8:	461a      	mov	r2, r3
 80006ba:	2100      	movs	r1, #0
 80006bc:	f00b fdb2 	bl	800c224 <memset>
  motor dc_motor2 = init_motor((GPIO_motor){GPIOE, 9}, (GPIO_motor){GPIOE, 11},
 80006c0:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80006c4:	f5a3 7c34 	sub.w	ip, r3, #720	@ 0x2d0
 80006c8:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80006cc:	f5a3 763f 	sub.w	r6, r3, #764	@ 0x2fc
 80006d0:	2300      	movs	r3, #0
 80006d2:	9329      	str	r3, [sp, #164]	@ 0xa4
 80006d4:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80006d8:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 80006dc:	ac1e      	add	r4, sp, #120	@ 0x78
 80006de:	461d      	mov	r5, r3
 80006e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80006f0:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80006f4:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 80006f8:	ac13      	add	r4, sp, #76	@ 0x4c
 80006fa:	461d      	mov	r5, r3
 80006fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000704:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000708:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800070c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8000710:	f5a3 734a 	sub.w	r3, r3, #808	@ 0x328
 8000714:	ac08      	add	r4, sp, #32
 8000716:	461d      	mov	r5, r3
 8000718:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800071a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800071c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800071e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000720:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000724:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000728:	466d      	mov	r5, sp
 800072a:	f106 040c 	add.w	r4, r6, #12
 800072e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000730:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000732:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000736:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800073a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800073e:	ed9f 2b14 	vldr	d2, [pc, #80]	@ 8000790 <main+0x290>
 8000742:	ed9f 1b15 	vldr	d1, [pc, #84]	@ 8000798 <main+0x298>
 8000746:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 80007a0 <main+0x2a0>
 800074a:	4660      	mov	r0, ip
 800074c:	f000 fbd4 	bl	8000ef8 <init_motor>
  							   NULL, 0.1, 0.5, 1);
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000750:	f008 f8c6 	bl	80088e0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of USBqueue */
  USBqueueHandle = osMessageQueueNew (8, 11, &USBqueue_attributes);
 8000754:	4a15      	ldr	r2, [pc, #84]	@ (80007ac <main+0x2ac>)
 8000756:	210b      	movs	r1, #11
 8000758:	2008      	movs	r0, #8
 800075a:	f008 f9e5 	bl	8008b28 <osMessageQueueNew>
 800075e:	4603      	mov	r3, r0
 8000760:	4a13      	ldr	r2, [pc, #76]	@ (80007b0 <main+0x2b0>)
 8000762:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of main_thread */
  main_threadHandle = osThreadNew(main_task, NULL, &main_thread_attributes);
 8000764:	4a13      	ldr	r2, [pc, #76]	@ (80007b4 <main+0x2b4>)
 8000766:	2100      	movs	r1, #0
 8000768:	4813      	ldr	r0, [pc, #76]	@ (80007b8 <main+0x2b8>)
 800076a:	f008 f903 	bl	8008974 <osThreadNew>
 800076e:	4603      	mov	r3, r0
 8000770:	4a12      	ldr	r2, [pc, #72]	@ (80007bc <main+0x2bc>)
 8000772:	6013      	str	r3, [r2, #0]

  /* creation of PWM_thread */
  PWM_threadHandle = osThreadNew(pwm_task, NULL, &PWM_thread_attributes);
 8000774:	4a12      	ldr	r2, [pc, #72]	@ (80007c0 <main+0x2c0>)
 8000776:	2100      	movs	r1, #0
 8000778:	4812      	ldr	r0, [pc, #72]	@ (80007c4 <main+0x2c4>)
 800077a:	f008 f8fb 	bl	8008974 <osThreadNew>
 800077e:	4603      	mov	r3, r0
 8000780:	4a11      	ldr	r2, [pc, #68]	@ (80007c8 <main+0x2c8>)
 8000782:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000784:	f008 f8d0 	bl	8008928 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <main+0x288>
 800078c:	f3af 8000 	nop.w
 8000790:	00000000 	.word	0x00000000
 8000794:	3ff00000 	.word	0x3ff00000
 8000798:	00000000 	.word	0x00000000
 800079c:	3fe00000 	.word	0x3fe00000
 80007a0:	9999999a 	.word	0x9999999a
 80007a4:	3fb99999 	.word	0x3fb99999
 80007a8:	40021000 	.word	0x40021000
 80007ac:	0800c4e8 	.word	0x0800c4e8
 80007b0:	200008d4 	.word	0x200008d4
 80007b4:	0800c4a0 	.word	0x0800c4a0
 80007b8:	08000e59 	.word	0x08000e59
 80007bc:	2000037c 	.word	0x2000037c
 80007c0:	0800c4c4 	.word	0x0800c4c4
 80007c4:	08000ea9 	.word	0x08000ea9
 80007c8:	20000628 	.word	0x20000628

080007cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b094      	sub	sp, #80	@ 0x50
 80007d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d2:	f107 0320 	add.w	r3, r7, #32
 80007d6:	2230      	movs	r2, #48	@ 0x30
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f00b fd22 	bl	800c224 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e0:	f107 030c 	add.w	r3, r7, #12
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
 80007ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f0:	2300      	movs	r3, #0
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <SystemClock_Config+0xc8>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f8:	4a26      	ldr	r2, [pc, #152]	@ (8000894 <SystemClock_Config+0xc8>)
 80007fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8000800:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <SystemClock_Config+0xc8>)
 8000802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000808:	60bb      	str	r3, [r7, #8]
 800080a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800080c:	2300      	movs	r3, #0
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	4b21      	ldr	r3, [pc, #132]	@ (8000898 <SystemClock_Config+0xcc>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a20      	ldr	r2, [pc, #128]	@ (8000898 <SystemClock_Config+0xcc>)
 8000816:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <SystemClock_Config+0xcc>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000828:	2301      	movs	r3, #1
 800082a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800082c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000830:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000832:	2302      	movs	r3, #2
 8000834:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000836:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800083a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800083c:	2304      	movs	r3, #4
 800083e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000840:	2348      	movs	r3, #72	@ 0x48
 8000842:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000844:	2302      	movs	r3, #2
 8000846:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000848:	2303      	movs	r3, #3
 800084a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084c:	f107 0320 	add.w	r3, r7, #32
 8000850:	4618      	mov	r0, r3
 8000852:	f003 f985 	bl	8003b60 <HAL_RCC_OscConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800085c:	f000 fb46 	bl	8000eec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000860:	230f      	movs	r3, #15
 8000862:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000864:	2302      	movs	r3, #2
 8000866:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800086c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000870:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000876:	f107 030c 	add.w	r3, r7, #12
 800087a:	2102      	movs	r1, #2
 800087c:	4618      	mov	r0, r3
 800087e:	f003 fbe7 	bl	8004050 <HAL_RCC_ClockConfig>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000888:	f000 fb30 	bl	8000eec <Error_Handler>
  }
}
 800088c:	bf00      	nop
 800088e:	3750      	adds	r7, #80	@ 0x50
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40023800 	.word	0x40023800
 8000898:	40007000 	.word	0x40007000

0800089c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008a2:	463b      	mov	r3, r7
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80008ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008b0:	4a2d      	ldr	r2, [pc, #180]	@ (8000968 <MX_ADC1_Init+0xcc>)
 80008b2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80008b4:	4b2b      	ldr	r3, [pc, #172]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008ba:	4b2a      	ldr	r3, [pc, #168]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80008c0:	4b28      	ldr	r3, [pc, #160]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80008c6:	4b27      	ldr	r3, [pc, #156]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008cc:	4b25      	ldr	r3, [pc, #148]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008d4:	4b23      	ldr	r3, [pc, #140]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008da:	4b22      	ldr	r3, [pc, #136]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008dc:	4a23      	ldr	r2, [pc, #140]	@ (800096c <MX_ADC1_Init+0xd0>)
 80008de:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 80008e6:	4b1f      	ldr	r3, [pc, #124]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008e8:	2203      	movs	r2, #3
 80008ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80008ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008fa:	481a      	ldr	r0, [pc, #104]	@ (8000964 <MX_ADC1_Init+0xc8>)
 80008fc:	f000 fee0 	bl	80016c0 <HAL_ADC_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000906:	f000 faf1 	bl	8000eec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800090a:	2303      	movs	r3, #3
 800090c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800090e:	2301      	movs	r3, #1
 8000910:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000912:	2300      	movs	r3, #0
 8000914:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000916:	463b      	mov	r3, r7
 8000918:	4619      	mov	r1, r3
 800091a:	4812      	ldr	r0, [pc, #72]	@ (8000964 <MX_ADC1_Init+0xc8>)
 800091c:	f000 ff14 	bl	8001748 <HAL_ADC_ConfigChannel>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000926:	f000 fae1 	bl	8000eec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 800092a:	2302      	movs	r3, #2
 800092c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800092e:	463b      	mov	r3, r7
 8000930:	4619      	mov	r1, r3
 8000932:	480c      	ldr	r0, [pc, #48]	@ (8000964 <MX_ADC1_Init+0xc8>)
 8000934:	f000 ff08 	bl	8001748 <HAL_ADC_ConfigChannel>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800093e:	f000 fad5 	bl	8000eec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8000942:	2303      	movs	r3, #3
 8000944:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000946:	463b      	mov	r3, r7
 8000948:	4619      	mov	r1, r3
 800094a:	4806      	ldr	r0, [pc, #24]	@ (8000964 <MX_ADC1_Init+0xc8>)
 800094c:	f000 fefc 	bl	8001748 <HAL_ADC_ConfigChannel>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8000956:	f000 fac9 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	3710      	adds	r7, #16
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	2000016c 	.word	0x2000016c
 8000968:	40012000 	.word	0x40012000
 800096c:	0f000001 	.word	0x0f000001

08000970 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b092      	sub	sp, #72	@ 0x48
 8000974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000976:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800097a:	2200      	movs	r2, #0
 800097c:	601a      	str	r2, [r3, #0]
 800097e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000980:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000984:	2200      	movs	r2, #0
 8000986:	601a      	str	r2, [r3, #0]
 8000988:	605a      	str	r2, [r3, #4]
 800098a:	609a      	str	r2, [r3, #8]
 800098c:	60da      	str	r2, [r3, #12]
 800098e:	611a      	str	r2, [r3, #16]
 8000990:	615a      	str	r2, [r3, #20]
 8000992:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	2220      	movs	r2, #32
 8000998:	2100      	movs	r1, #0
 800099a:	4618      	mov	r0, r3
 800099c:	f00b fc42 	bl	800c224 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009a0:	4b45      	ldr	r3, [pc, #276]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009a2:	4a46      	ldr	r2, [pc, #280]	@ (8000abc <MX_TIM1_Init+0x14c>)
 80009a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80009a6:	4b44      	ldr	r3, [pc, #272]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80009ac:	4b42      	ldr	r3, [pc, #264]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009ae:	2260      	movs	r2, #96	@ 0x60
 80009b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1665;
 80009b2:	4b41      	ldr	r3, [pc, #260]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009b4:	f240 6281 	movw	r2, #1665	@ 0x681
 80009b8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009ba:	4b3f      	ldr	r3, [pc, #252]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009c0:	4b3d      	ldr	r3, [pc, #244]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009c6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80009cc:	483a      	ldr	r0, [pc, #232]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009ce:	f003 fe3d 	bl	800464c <HAL_TIM_PWM_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80009d8:	f000 fa88 	bl	8000eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009dc:	2300      	movs	r3, #0
 80009de:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e0:	2300      	movs	r3, #0
 80009e2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009e4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80009e8:	4619      	mov	r1, r3
 80009ea:	4833      	ldr	r0, [pc, #204]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 80009ec:	f004 fb54 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80009f6:	f000 fa79 	bl	8000eec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009fa:	2360      	movs	r3, #96	@ 0x60
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80009fe:	2300      	movs	r3, #0
 8000a00:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a02:	2300      	movs	r3, #0
 8000a04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a06:	2300      	movs	r3, #0
 8000a08:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a12:	2300      	movs	r3, #0
 8000a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4826      	ldr	r0, [pc, #152]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 8000a20:	f003 fffa 	bl	8004a18 <HAL_TIM_PWM_ConfigChannel>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8000a2a:	f000 fa5f 	bl	8000eec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a32:	2204      	movs	r2, #4
 8000a34:	4619      	mov	r1, r3
 8000a36:	4820      	ldr	r0, [pc, #128]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 8000a38:	f003 ffee 	bl	8004a18 <HAL_TIM_PWM_ConfigChannel>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000a42:	f000 fa53 	bl	8000eec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	481a      	ldr	r0, [pc, #104]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 8000a50:	f003 ffe2 	bl	8004a18 <HAL_TIM_PWM_ConfigChannel>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8000a5a:	f000 fa47 	bl	8000eec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a62:	220c      	movs	r2, #12
 8000a64:	4619      	mov	r1, r3
 8000a66:	4814      	ldr	r0, [pc, #80]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 8000a68:	f003 ffd6 	bl	8004a18 <HAL_TIM_PWM_ConfigChannel>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8000a72:	f000 fa3b 	bl	8000eec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a76:	2300      	movs	r3, #0
 8000a78:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a8e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a90:	2300      	movs	r3, #0
 8000a92:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a94:	1d3b      	adds	r3, r7, #4
 8000a96:	4619      	mov	r1, r3
 8000a98:	4807      	ldr	r0, [pc, #28]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 8000a9a:	f004 fb79 	bl	8005190 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8000aa4:	f000 fa22 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000aa8:	4803      	ldr	r0, [pc, #12]	@ (8000ab8 <MX_TIM1_Init+0x148>)
 8000aaa:	f000 fc77 	bl	800139c <HAL_TIM_MspPostInit>

}
 8000aae:	bf00      	nop
 8000ab0:	3748      	adds	r7, #72	@ 0x48
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000214 	.word	0x20000214
 8000abc:	40010000 	.word	0x40010000

08000ac0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08c      	sub	sp, #48	@ 0x30
 8000ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ac6:	f107 030c 	add.w	r3, r7, #12
 8000aca:	2224      	movs	r2, #36	@ 0x24
 8000acc:	2100      	movs	r1, #0
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f00b fba8 	bl	800c224 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000adc:	4b21      	ldr	r3, [pc, #132]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000ade:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ae2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aea:	4b1e      	ldr	r3, [pc, #120]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000af0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000af2:	f04f 32ff 	mov.w	r2, #4294967295
 8000af6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afe:	4b19      	ldr	r3, [pc, #100]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000b04:	2301      	movs	r3, #1
 8000b06:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000b24:	2300      	movs	r3, #0
 8000b26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000b28:	f107 030c 	add.w	r3, r7, #12
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	480d      	ldr	r0, [pc, #52]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000b30:	f003 fddb 	bl	80046ea <HAL_TIM_Encoder_Init>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d001      	beq.n	8000b3e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000b3a:	f000 f9d7 	bl	8000eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b42:	2300      	movs	r3, #0
 8000b44:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b46:	1d3b      	adds	r3, r7, #4
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4806      	ldr	r0, [pc, #24]	@ (8000b64 <MX_TIM2_Init+0xa4>)
 8000b4c:	f004 faa4 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000b56:	f000 f9c9 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b5a:	bf00      	nop
 8000b5c:	3730      	adds	r7, #48	@ 0x30
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	2000025c 	.word	0x2000025c

08000b68 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08c      	sub	sp, #48	@ 0x30
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b6e:	f107 030c 	add.w	r3, r7, #12
 8000b72:	2224      	movs	r2, #36	@ 0x24
 8000b74:	2100      	movs	r1, #0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f00b fb54 	bl	800c224 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2200      	movs	r2, #0
 8000b80:	601a      	str	r2, [r3, #0]
 8000b82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b84:	4b20      	ldr	r3, [pc, #128]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000b86:	4a21      	ldr	r2, [pc, #132]	@ (8000c0c <MX_TIM3_Init+0xa4>)
 8000b88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b8a:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b90:	4b1d      	ldr	r3, [pc, #116]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b96:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000b98:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ba4:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	480c      	ldr	r0, [pc, #48]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000bd6:	f003 fd88 	bl	80046ea <HAL_TIM_Encoder_Init>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000be0:	f000 f984 	bl	8000eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000be4:	2300      	movs	r3, #0
 8000be6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000bec:	1d3b      	adds	r3, r7, #4
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4805      	ldr	r0, [pc, #20]	@ (8000c08 <MX_TIM3_Init+0xa0>)
 8000bf2:	f004 fa51 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d001      	beq.n	8000c00 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000bfc:	f000 f976 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000c00:	bf00      	nop
 8000c02:	3730      	adds	r7, #48	@ 0x30
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	200002a4 	.word	0x200002a4
 8000c0c:	40000400 	.word	0x40000400

08000c10 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08c      	sub	sp, #48	@ 0x30
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c16:	f107 030c 	add.w	r3, r7, #12
 8000c1a:	2224      	movs	r2, #36	@ 0x24
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	4618      	mov	r0, r3
 8000c20:	f00b fb00 	bl	800c224 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c24:	1d3b      	adds	r3, r7, #4
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c2c:	4b20      	ldr	r3, [pc, #128]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c2e:	4a21      	ldr	r2, [pc, #132]	@ (8000cb4 <MX_TIM4_Init+0xa4>)
 8000c30:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000c32:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c44:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c46:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c4c:	4b18      	ldr	r3, [pc, #96]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000c52:	2303      	movs	r3, #3
 8000c54:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c56:	2300      	movs	r3, #0
 8000c58:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c62:	2300      	movs	r3, #0
 8000c64:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000c66:	2300      	movs	r3, #0
 8000c68:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000c72:	2300      	movs	r3, #0
 8000c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000c76:	f107 030c 	add.w	r3, r7, #12
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	480c      	ldr	r0, [pc, #48]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c7e:	f003 fd34 	bl	80046ea <HAL_TIM_Encoder_Init>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d001      	beq.n	8000c8c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000c88:	f000 f930 	bl	8000eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000c94:	1d3b      	adds	r3, r7, #4
 8000c96:	4619      	mov	r1, r3
 8000c98:	4805      	ldr	r0, [pc, #20]	@ (8000cb0 <MX_TIM4_Init+0xa0>)
 8000c9a:	f004 f9fd 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8000ca4:	f000 f922 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000ca8:	bf00      	nop
 8000caa:	3730      	adds	r7, #48	@ 0x30
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	200002ec 	.word	0x200002ec
 8000cb4:	40000800 	.word	0x40000800

08000cb8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cbe:	463b      	mov	r3, r7
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000cc6:	4b15      	ldr	r3, [pc, #84]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000cc8:	4a15      	ldr	r2, [pc, #84]	@ (8000d20 <MX_TIM7_Init+0x68>)
 8000cca:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 50-1;
 8000ccc:	4b13      	ldr	r3, [pc, #76]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000cce:	2231      	movs	r2, #49	@ 0x31
 8000cd0:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd2:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8000cd8:	4b10      	ldr	r3, [pc, #64]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000cda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000cde:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce0:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000ce6:	480d      	ldr	r0, [pc, #52]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000ce8:	f003 fbf0 	bl	80044cc <HAL_TIM_Base_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000cf2:	f000 f8fb 	bl	8000eec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000cfe:	463b      	mov	r3, r7
 8000d00:	4619      	mov	r1, r3
 8000d02:	4806      	ldr	r0, [pc, #24]	@ (8000d1c <MX_TIM7_Init+0x64>)
 8000d04:	f004 f9c8 	bl	8005098 <HAL_TIMEx_MasterConfigSynchronization>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000d0e:	f000 f8ed 	bl	8000eec <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000334 	.word	0x20000334
 8000d20:	40001400 	.word	0x40001400

08000d24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <MX_DMA_Init+0x3c>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <MX_DMA_Init+0x3c>)
 8000d34:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3a:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <MX_DMA_Init+0x3c>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000d46:	2200      	movs	r2, #0
 8000d48:	2105      	movs	r1, #5
 8000d4a:	2038      	movs	r0, #56	@ 0x38
 8000d4c:	f000 ffd2 	bl	8001cf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000d50:	2038      	movs	r0, #56	@ 0x38
 8000d52:	f000 ffeb 	bl	8001d2c <HAL_NVIC_EnableIRQ>

}
 8000d56:	bf00      	nop
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	40023800 	.word	0x40023800

08000d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08c      	sub	sp, #48	@ 0x30
 8000d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6a:	f107 031c 	add.w	r3, r7, #28
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]
 8000d74:	609a      	str	r2, [r3, #8]
 8000d76:	60da      	str	r2, [r3, #12]
 8000d78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	61bb      	str	r3, [r7, #24]
 8000d7e:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a33      	ldr	r2, [pc, #204]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b31      	ldr	r3, [pc, #196]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d92:	61bb      	str	r3, [r7, #24]
 8000d94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
 8000d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a2c      	ldr	r2, [pc, #176]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b2a      	ldr	r3, [pc, #168]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	613b      	str	r3, [r7, #16]
 8000db6:	4b26      	ldr	r3, [pc, #152]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a25      	ldr	r2, [pc, #148]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000dbc:	f043 0310 	orr.w	r3, r3, #16
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b23      	ldr	r3, [pc, #140]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0310 	and.w	r3, r3, #16
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000dd8:	f043 0308 	orr.w	r3, r3, #8
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b1c      	ldr	r3, [pc, #112]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0308 	and.w	r3, r3, #8
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dea:	2300      	movs	r3, #0
 8000dec:	60bb      	str	r3, [r7, #8]
 8000dee:	4b18      	ldr	r3, [pc, #96]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	4a17      	ldr	r2, [pc, #92]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000df4:	f043 0304 	orr.w	r3, r3, #4
 8000df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dfa:	4b15      	ldr	r3, [pc, #84]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	60bb      	str	r3, [r7, #8]
 8000e04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	607b      	str	r3, [r7, #4]
 8000e0a:	4b11      	ldr	r3, [pc, #68]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	4a10      	ldr	r2, [pc, #64]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000e10:	f043 0302 	orr.w	r3, r3, #2
 8000e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e16:	4b0e      	ldr	r3, [pc, #56]	@ (8000e50 <MX_GPIO_Init+0xec>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	607b      	str	r3, [r7, #4]
 8000e20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	21c0      	movs	r1, #192	@ 0xc0
 8000e26:	480b      	ldr	r0, [pc, #44]	@ (8000e54 <MX_GPIO_Init+0xf0>)
 8000e28:	f001 fc14 	bl	8002654 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e2c:	23c0      	movs	r3, #192	@ 0xc0
 8000e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e30:	2301      	movs	r3, #1
 8000e32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3c:	f107 031c 	add.w	r3, r7, #28
 8000e40:	4619      	mov	r1, r3
 8000e42:	4804      	ldr	r0, [pc, #16]	@ (8000e54 <MX_GPIO_Init+0xf0>)
 8000e44:	f001 fa6a 	bl	800231c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e48:	bf00      	nop
 8000e4a:	3730      	adds	r7, #48	@ 0x30
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40023800 	.word	0x40023800
 8000e54:	40020000 	.word	0x40020000

08000e58 <main_task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_main_task */
void main_task(void *argument)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000e60:	f00a fcaa 	bl	800b7b8 <MX_USB_DEVICE_Init>
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
//
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2180      	movs	r1, #128	@ 0x80
 8000e68:	480d      	ldr	r0, [pc, #52]	@ (8000ea0 <main_task+0x48>)
 8000e6a:	f001 fbf3 	bl	8002654 <HAL_GPIO_WritePin>
	  }
	  */

	  //uint8_t temp, hum, res;
	  //res = DHT_ReadData(&temp, &hum);
	  if(active_packet.cmd == CMD_CONN) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ea4 <main_task+0x4c>)
 8000e70:	785b      	ldrb	r3, [r3, #1]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d105      	bne.n	8000e84 <main_task+0x2c>
 8000e78:	2200      	movs	r2, #0
 8000e7a:	2180      	movs	r1, #128	@ 0x80
 8000e7c:	4808      	ldr	r0, [pc, #32]	@ (8000ea0 <main_task+0x48>)
 8000e7e:	f001 fbe9 	bl	8002654 <HAL_GPIO_WritePin>
 8000e82:	e009      	b.n	8000e98 <main_task+0x40>
	  else if(active_packet.cmd == CMD_DISC) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 8000e84:	4b07      	ldr	r3, [pc, #28]	@ (8000ea4 <main_task+0x4c>)
 8000e86:	785b      	ldrb	r3, [r3, #1]
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d104      	bne.n	8000e98 <main_task+0x40>
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2180      	movs	r1, #128	@ 0x80
 8000e92:	4803      	ldr	r0, [pc, #12]	@ (8000ea0 <main_task+0x48>)
 8000e94:	f001 fbde 	bl	8002654 <HAL_GPIO_WritePin>

	  //osDelay(10);
	  osDelayUntil(60);
 8000e98:	203c      	movs	r0, #60	@ 0x3c
 8000e9a:	f007 fe18 	bl	8008ace <osDelayUntil>
	  if(active_packet.cmd == CMD_CONN) HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000e9e:	e7e6      	b.n	8000e6e <main_task+0x16>
 8000ea0:	40020000 	.word	0x40020000
 8000ea4:	200009c8 	.word	0x200009c8

08000ea8 <pwm_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_pwm_task */
void pwm_task(void *argument)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN pwm_task */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000eb0:	2140      	movs	r1, #64	@ 0x40
 8000eb2:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <pwm_task+0x1c>)
 8000eb4:	f001 fbe7 	bl	8002686 <HAL_GPIO_TogglePin>
	  osDelay(500);
 8000eb8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ebc:	f007 fdec 	bl	8008a98 <osDelay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 8000ec0:	bf00      	nop
 8000ec2:	e7f5      	b.n	8000eb0 <pwm_task+0x8>
 8000ec4:	40020000 	.word	0x40020000

08000ec8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a04      	ldr	r2, [pc, #16]	@ (8000ee8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d101      	bne.n	8000ede <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eda:	f000 fbad 	bl	8001638 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40001000 	.word	0x40001000

08000eec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ef0:	b672      	cpsid	i
}
 8000ef2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ef4:	bf00      	nop
 8000ef6:	e7fd      	b.n	8000ef4 <Error_Handler+0x8>

08000ef8 <init_motor>:
				 GPIO_motor pwm_pin2,
				 GPIO_motor en_pin1,
				 GPIO_motor en_pin2,
				 int32_t *encoder,
				 double kp, double ki, double kd)
{
 8000ef8:	b084      	sub	sp, #16
 8000efa:	b5b0      	push	{r4, r5, r7, lr}
 8000efc:	b0cc      	sub	sp, #304	@ 0x130
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	f507 7498 	add.w	r4, r7, #304	@ 0x130
 8000f04:	f5a4 748a 	sub.w	r4, r4, #276	@ 0x114
 8000f08:	6020      	str	r0, [r4, #0]
 8000f0a:	f507 70a2 	add.w	r0, r7, #324	@ 0x144
 8000f0e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8000f12:	f107 0310 	add.w	r3, r7, #16
 8000f16:	ed83 0b00 	vstr	d0, [r3]
 8000f1a:	f107 0310 	add.w	r3, r7, #16
 8000f1e:	ed03 1b02 	vstr	d1, [r3, #-8]
 8000f22:	463b      	mov	r3, r7
 8000f24:	ed83 2b00 	vstr	d2, [r3]
	motor dc_motor;

	dc_motor.motor_pid.kp = kp;
 8000f28:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f2c:	f5a3 7188 	sub.w	r1, r3, #272	@ 0x110
 8000f30:	f107 0310 	add.w	r3, r7, #16
 8000f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f38:	e9c1 2302 	strd	r2, r3, [r1, #8]
	dc_motor.motor_pid.kd = kd;
 8000f3c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f40:	f5a3 7188 	sub.w	r1, r3, #272	@ 0x110
 8000f44:	463b      	mov	r3, r7
 8000f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	dc_motor.motor_pid.ki = ki;
 8000f4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f52:	f5a3 7188 	sub.w	r1, r3, #272	@ 0x110
 8000f56:	f107 0310 	add.w	r3, r7, #16
 8000f5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8000f5e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dc_motor.motor_pid.current_pos = encoder;
 8000f62:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f66:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000f6a:	f8d7 21f4 	ldr.w	r2, [r7, #500]	@ 0x1f4
 8000f6e:	64da      	str	r2, [r3, #76]	@ 0x4c

	dc_motor.pwm_pin1 = pwm_pin1;
 8000f70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f74:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000f78:	f103 045c 	add.w	r4, r3, #92	@ 0x5c
 8000f7c:	f507 75a2 	add.w	r5, r7, #324	@ 0x144
 8000f80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	dc_motor.pwm_pin2 = pwm_pin2;
 8000f90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000f94:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000f98:	f103 0488 	add.w	r4, r3, #136	@ 0x88
 8000f9c:	f507 75b8 	add.w	r5, r7, #368	@ 0x170
 8000fa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fa8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fac:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	dc_motor.en_pin1 = en_pin1;
 8000fb0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fb4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000fb8:	f103 04b4 	add.w	r4, r3, #180	@ 0xb4
 8000fbc:	f507 75ce 	add.w	r5, r7, #412	@ 0x19c
 8000fc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fcc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	dc_motor.en_pin2 = en_pin2;
 8000fd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000fd4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8000fd8:	f103 04e0 	add.w	r4, r3, #224	@ 0xe0
 8000fdc:	f507 75e4 	add.w	r5, r7, #456	@ 0x1c8
 8000fe0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000fec:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return dc_motor;
 8000ff0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ff4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000ffe:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001002:	4610      	mov	r0, r2
 8001004:	4619      	mov	r1, r3
 8001006:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800100a:	461a      	mov	r2, r3
 800100c:	f00b f996 	bl	800c33c <memcpy>
}
 8001010:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001014:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001018:	6818      	ldr	r0, [r3, #0]
 800101a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800101e:	46bd      	mov	sp, r7
 8001020:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001024:	b004      	add	sp, #16
 8001026:	4770      	bx	lr

08001028 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	607b      	str	r3, [r7, #4]
 8001032:	4b12      	ldr	r3, [pc, #72]	@ (800107c <HAL_MspInit+0x54>)
 8001034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001036:	4a11      	ldr	r2, [pc, #68]	@ (800107c <HAL_MspInit+0x54>)
 8001038:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800103c:	6453      	str	r3, [r2, #68]	@ 0x44
 800103e:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <HAL_MspInit+0x54>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001042:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001046:	607b      	str	r3, [r7, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	603b      	str	r3, [r7, #0]
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <HAL_MspInit+0x54>)
 8001050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001052:	4a0a      	ldr	r2, [pc, #40]	@ (800107c <HAL_MspInit+0x54>)
 8001054:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001058:	6413      	str	r3, [r2, #64]	@ 0x40
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <HAL_MspInit+0x54>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	210f      	movs	r1, #15
 800106a:	f06f 0001 	mvn.w	r0, #1
 800106e:	f000 fe41 	bl	8001cf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023800 	.word	0x40023800

08001080 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08a      	sub	sp, #40	@ 0x28
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	2200      	movs	r2, #0
 800108e:	601a      	str	r2, [r3, #0]
 8001090:	605a      	str	r2, [r3, #4]
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	60da      	str	r2, [r3, #12]
 8001096:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a2f      	ldr	r2, [pc, #188]	@ (800115c <HAL_ADC_MspInit+0xdc>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d157      	bne.n	8001152 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	613b      	str	r3, [r7, #16]
 80010a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001160 <HAL_ADC_MspInit+0xe0>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010aa:	4a2d      	ldr	r2, [pc, #180]	@ (8001160 <HAL_ADC_MspInit+0xe0>)
 80010ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001160 <HAL_ADC_MspInit+0xe0>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ba:	613b      	str	r3, [r7, #16]
 80010bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	4b27      	ldr	r3, [pc, #156]	@ (8001160 <HAL_ADC_MspInit+0xe0>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a26      	ldr	r2, [pc, #152]	@ (8001160 <HAL_ADC_MspInit+0xe0>)
 80010c8:	f043 0301 	orr.w	r3, r3, #1
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b24      	ldr	r3, [pc, #144]	@ (8001160 <HAL_ADC_MspInit+0xe0>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	60fb      	str	r3, [r7, #12]
 80010d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_MOTOR1_Pin|ADC_MOTOR2_Pin;
 80010da:	2318      	movs	r3, #24
 80010dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010de:	2303      	movs	r3, #3
 80010e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e2:	2300      	movs	r3, #0
 80010e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	481d      	ldr	r0, [pc, #116]	@ (8001164 <HAL_ADC_MspInit+0xe4>)
 80010ee:	f001 f915 	bl	800231c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 80010f4:	4a1d      	ldr	r2, [pc, #116]	@ (800116c <HAL_ADC_MspInit+0xec>)
 80010f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001104:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 8001106:	2200      	movs	r2, #0
 8001108:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800110a:	4b17      	ldr	r3, [pc, #92]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 800110c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001110:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 8001114:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001118:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800111a:	4b13      	ldr	r3, [pc, #76]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 800111c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001120:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001122:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 8001124:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001128:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800112a:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 800112c:	2200      	movs	r2, #0
 800112e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001130:	4b0d      	ldr	r3, [pc, #52]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 8001132:	2200      	movs	r2, #0
 8001134:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001136:	480c      	ldr	r0, [pc, #48]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 8001138:	f000 fe06 	bl	8001d48 <HAL_DMA_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001142:	f7ff fed3 	bl	8000eec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a07      	ldr	r2, [pc, #28]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 800114a:	639a      	str	r2, [r3, #56]	@ 0x38
 800114c:	4a06      	ldr	r2, [pc, #24]	@ (8001168 <HAL_ADC_MspInit+0xe8>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001152:	bf00      	nop
 8001154:	3728      	adds	r7, #40	@ 0x28
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40012000 	.word	0x40012000
 8001160:	40023800 	.word	0x40023800
 8001164:	40020000 	.word	0x40020000
 8001168:	200001b4 	.word	0x200001b4
 800116c:	40026410 	.word	0x40026410

08001170 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001170:	b480      	push	{r7}
 8001172:	b085      	sub	sp, #20
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a0b      	ldr	r2, [pc, #44]	@ (80011ac <HAL_TIM_PWM_MspInit+0x3c>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d10d      	bne.n	800119e <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	4b0a      	ldr	r3, [pc, #40]	@ (80011b0 <HAL_TIM_PWM_MspInit+0x40>)
 8001188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118a:	4a09      	ldr	r2, [pc, #36]	@ (80011b0 <HAL_TIM_PWM_MspInit+0x40>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6453      	str	r3, [r2, #68]	@ 0x44
 8001192:	4b07      	ldr	r3, [pc, #28]	@ (80011b0 <HAL_TIM_PWM_MspInit+0x40>)
 8001194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	60fb      	str	r3, [r7, #12]
 800119c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800119e:	bf00      	nop
 80011a0:	3714      	adds	r7, #20
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40010000 	.word	0x40010000
 80011b0:	40023800 	.word	0x40023800

080011b4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08e      	sub	sp, #56	@ 0x38
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011d4:	d14a      	bne.n	800126c <HAL_TIM_Encoder_MspInit+0xb8>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
 80011da:	4b58      	ldr	r3, [pc, #352]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80011dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011de:	4a57      	ldr	r2, [pc, #348]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e6:	4b55      	ldr	r3, [pc, #340]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	623b      	str	r3, [r7, #32]
 80011f0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	61fb      	str	r3, [r7, #28]
 80011f6:	4b51      	ldr	r3, [pc, #324]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	4a50      	ldr	r2, [pc, #320]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6313      	str	r3, [r2, #48]	@ 0x30
 8001202:	4b4e      	ldr	r3, [pc, #312]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
 800120c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	61bb      	str	r3, [r7, #24]
 8001212:	4b4a      	ldr	r3, [pc, #296]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a49      	ldr	r2, [pc, #292]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b47      	ldr	r3, [pc, #284]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	61bb      	str	r3, [r7, #24]
 8001228:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH1_Pin;
 800122a:	2320      	movs	r3, #32
 800122c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001236:	2300      	movs	r3, #0
 8001238:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800123a:	2301      	movs	r3, #1
 800123c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH1_GPIO_Port, &GPIO_InitStruct);
 800123e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001242:	4619      	mov	r1, r3
 8001244:	483e      	ldr	r0, [pc, #248]	@ (8001340 <HAL_TIM_Encoder_MspInit+0x18c>)
 8001246:	f001 f869 	bl	800231c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOT2_ENC_TIM2CH2_Pin;
 800124a:	2308      	movs	r3, #8
 800124c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124e:	2302      	movs	r3, #2
 8001250:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800125a:	2301      	movs	r3, #1
 800125c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(MOT2_ENC_TIM2CH2_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001262:	4619      	mov	r1, r3
 8001264:	4837      	ldr	r0, [pc, #220]	@ (8001344 <HAL_TIM_Encoder_MspInit+0x190>)
 8001266:	f001 f859 	bl	800231c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800126a:	e063      	b.n	8001334 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM3)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a35      	ldr	r2, [pc, #212]	@ (8001348 <HAL_TIM_Encoder_MspInit+0x194>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d12c      	bne.n	80012d0 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	617b      	str	r3, [r7, #20]
 800127a:	4b30      	ldr	r3, [pc, #192]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a2f      	ldr	r2, [pc, #188]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001280:	f043 0302 	orr.w	r3, r3, #2
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b2d      	ldr	r3, [pc, #180]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	4b29      	ldr	r3, [pc, #164]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	4a28      	ldr	r2, [pc, #160]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012a2:	4b26      	ldr	r3, [pc, #152]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012a6:	f003 0304 	and.w	r3, r3, #4
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOT1_ENC_TIM3CH1_Pin|MOT1_ENC_TIM3CH2_Pin;
 80012ae:	23c0      	movs	r3, #192	@ 0xc0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b2:	2302      	movs	r3, #2
 80012b4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80012be:	2302      	movs	r3, #2
 80012c0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012c6:	4619      	mov	r1, r3
 80012c8:	4820      	ldr	r0, [pc, #128]	@ (800134c <HAL_TIM_Encoder_MspInit+0x198>)
 80012ca:	f001 f827 	bl	800231c <HAL_GPIO_Init>
}
 80012ce:	e031      	b.n	8001334 <HAL_TIM_Encoder_MspInit+0x180>
  else if(htim_encoder->Instance==TIM4)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a1e      	ldr	r2, [pc, #120]	@ (8001350 <HAL_TIM_Encoder_MspInit+0x19c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d12c      	bne.n	8001334 <HAL_TIM_Encoder_MspInit+0x180>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
 80012de:	4b17      	ldr	r3, [pc, #92]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	4a16      	ldr	r2, [pc, #88]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ea:	4b14      	ldr	r3, [pc, #80]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60bb      	str	r3, [r7, #8]
 80012fa:	4b10      	ldr	r3, [pc, #64]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	4a0f      	ldr	r2, [pc, #60]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001300:	f043 0308 	orr.w	r3, r3, #8
 8001304:	6313      	str	r3, [r2, #48]	@ 0x30
 8001306:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <HAL_TIM_Encoder_MspInit+0x188>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	60bb      	str	r3, [r7, #8]
 8001310:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ROT_ENC_TIM4CH1_Pin|ROT_ENC_TIM4CH2_Pin;
 8001312:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001318:	2302      	movs	r3, #2
 800131a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001320:	2300      	movs	r3, #0
 8001322:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001324:	2302      	movs	r3, #2
 8001326:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001328:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800132c:	4619      	mov	r1, r3
 800132e:	4809      	ldr	r0, [pc, #36]	@ (8001354 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8001330:	f000 fff4 	bl	800231c <HAL_GPIO_Init>
}
 8001334:	bf00      	nop
 8001336:	3738      	adds	r7, #56	@ 0x38
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40023800 	.word	0x40023800
 8001340:	40020000 	.word	0x40020000
 8001344:	40020400 	.word	0x40020400
 8001348:	40000400 	.word	0x40000400
 800134c:	40020800 	.word	0x40020800
 8001350:	40000800 	.word	0x40000800
 8001354:	40020c00 	.word	0x40020c00

08001358 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a0b      	ldr	r2, [pc, #44]	@ (8001394 <HAL_TIM_Base_MspInit+0x3c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d10d      	bne.n	8001386 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	60fb      	str	r3, [r7, #12]
 800136e:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <HAL_TIM_Base_MspInit+0x40>)
 8001370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001372:	4a09      	ldr	r2, [pc, #36]	@ (8001398 <HAL_TIM_Base_MspInit+0x40>)
 8001374:	f043 0320 	orr.w	r3, r3, #32
 8001378:	6413      	str	r3, [r2, #64]	@ 0x40
 800137a:	4b07      	ldr	r3, [pc, #28]	@ (8001398 <HAL_TIM_Base_MspInit+0x40>)
 800137c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800137e:	f003 0320 	and.w	r3, r3, #32
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001386:	bf00      	nop
 8001388:	3714      	adds	r7, #20
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	40001400 	.word	0x40001400
 8001398:	40023800 	.word	0x40023800

0800139c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b088      	sub	sp, #32
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a4:	f107 030c 	add.w	r3, r7, #12
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a12      	ldr	r2, [pc, #72]	@ (8001404 <HAL_TIM_MspPostInit+0x68>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d11e      	bne.n	80013fc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <HAL_TIM_MspPostInit+0x6c>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c6:	4a10      	ldr	r2, [pc, #64]	@ (8001408 <HAL_TIM_MspPostInit+0x6c>)
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <HAL_TIM_MspPostInit+0x6c>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013d2:	f003 0310 	and.w	r3, r3, #16
 80013d6:	60bb      	str	r3, [r7, #8]
 80013d8:	68bb      	ldr	r3, [r7, #8]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOT2_PWM_TIM1CH1_Pin|MOT2_PWM_TIM1CH2_Pin|MOT1_PWM_TIM1CH3_Pin|MOT1_PWM_TIM1CH4_Pin;
 80013da:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 80013de:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e0:	2302      	movs	r3, #2
 80013e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e8:	2300      	movs	r3, #0
 80013ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80013ec:	2301      	movs	r3, #1
 80013ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013f0:	f107 030c 	add.w	r3, r7, #12
 80013f4:	4619      	mov	r1, r3
 80013f6:	4805      	ldr	r0, [pc, #20]	@ (800140c <HAL_TIM_MspPostInit+0x70>)
 80013f8:	f000 ff90 	bl	800231c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80013fc:	bf00      	nop
 80013fe:	3720      	adds	r7, #32
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	40010000 	.word	0x40010000
 8001408:	40023800 	.word	0x40023800
 800140c:	40021000 	.word	0x40021000

08001410 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08e      	sub	sp, #56	@ 0x38
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800141c:	2300      	movs	r3, #0
 800141e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001420:	2300      	movs	r3, #0
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	4b33      	ldr	r3, [pc, #204]	@ (80014f4 <HAL_InitTick+0xe4>)
 8001426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001428:	4a32      	ldr	r2, [pc, #200]	@ (80014f4 <HAL_InitTick+0xe4>)
 800142a:	f043 0310 	orr.w	r3, r3, #16
 800142e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001430:	4b30      	ldr	r3, [pc, #192]	@ (80014f4 <HAL_InitTick+0xe4>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001434:	f003 0310 	and.w	r3, r3, #16
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800143c:	f107 0210 	add.w	r2, r7, #16
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	4611      	mov	r1, r2
 8001446:	4618      	mov	r0, r3
 8001448:	f003 f80e 	bl	8004468 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001450:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001452:	2b00      	cmp	r3, #0
 8001454:	d103      	bne.n	800145e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001456:	f002 fff3 	bl	8004440 <HAL_RCC_GetPCLK1Freq>
 800145a:	6378      	str	r0, [r7, #52]	@ 0x34
 800145c:	e004      	b.n	8001468 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800145e:	f002 ffef 	bl	8004440 <HAL_RCC_GetPCLK1Freq>
 8001462:	4603      	mov	r3, r0
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001468:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800146a:	4a23      	ldr	r2, [pc, #140]	@ (80014f8 <HAL_InitTick+0xe8>)
 800146c:	fba2 2303 	umull	r2, r3, r2, r3
 8001470:	0c9b      	lsrs	r3, r3, #18
 8001472:	3b01      	subs	r3, #1
 8001474:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001476:	4b21      	ldr	r3, [pc, #132]	@ (80014fc <HAL_InitTick+0xec>)
 8001478:	4a21      	ldr	r2, [pc, #132]	@ (8001500 <HAL_InitTick+0xf0>)
 800147a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800147c:	4b1f      	ldr	r3, [pc, #124]	@ (80014fc <HAL_InitTick+0xec>)
 800147e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001482:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001484:	4a1d      	ldr	r2, [pc, #116]	@ (80014fc <HAL_InitTick+0xec>)
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800148a:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <HAL_InitTick+0xec>)
 800148c:	2200      	movs	r2, #0
 800148e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001490:	4b1a      	ldr	r3, [pc, #104]	@ (80014fc <HAL_InitTick+0xec>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001496:	4b19      	ldr	r3, [pc, #100]	@ (80014fc <HAL_InitTick+0xec>)
 8001498:	2200      	movs	r2, #0
 800149a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800149c:	4817      	ldr	r0, [pc, #92]	@ (80014fc <HAL_InitTick+0xec>)
 800149e:	f003 f815 	bl	80044cc <HAL_TIM_Base_Init>
 80014a2:	4603      	mov	r3, r0
 80014a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80014a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d11b      	bne.n	80014e8 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80014b0:	4812      	ldr	r0, [pc, #72]	@ (80014fc <HAL_InitTick+0xec>)
 80014b2:	f003 f85b 	bl	800456c <HAL_TIM_Base_Start_IT>
 80014b6:	4603      	mov	r3, r0
 80014b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80014bc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d111      	bne.n	80014e8 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80014c4:	2036      	movs	r0, #54	@ 0x36
 80014c6:	f000 fc31 	bl	8001d2c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2b0f      	cmp	r3, #15
 80014ce:	d808      	bhi.n	80014e2 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80014d0:	2200      	movs	r2, #0
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	2036      	movs	r0, #54	@ 0x36
 80014d6:	f000 fc0d 	bl	8001cf4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014da:	4a0a      	ldr	r2, [pc, #40]	@ (8001504 <HAL_InitTick+0xf4>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6013      	str	r3, [r2, #0]
 80014e0:	e002      	b.n	80014e8 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80014e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3738      	adds	r7, #56	@ 0x38
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	431bde83 	.word	0x431bde83
 80014fc:	20000980 	.word	0x20000980
 8001500:	40001000 	.word	0x40001000
 8001504:	20000004 	.word	0x20000004

08001508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800150c:	bf00      	nop
 800150e:	e7fd      	b.n	800150c <NMI_Handler+0x4>

08001510 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001514:	bf00      	nop
 8001516:	e7fd      	b.n	8001514 <HardFault_Handler+0x4>

08001518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <MemManage_Handler+0x4>

08001520 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001524:	bf00      	nop
 8001526:	e7fd      	b.n	8001524 <BusFault_Handler+0x4>

08001528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <UsageFault_Handler+0x4>

08001530 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001544:	4802      	ldr	r0, [pc, #8]	@ (8001550 <TIM6_DAC_IRQHandler+0x10>)
 8001546:	f003 f976 	bl	8004836 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000980 	.word	0x20000980

08001554 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001558:	4802      	ldr	r0, [pc, #8]	@ (8001564 <DMA2_Stream0_IRQHandler+0x10>)
 800155a:	f000 fca3 	bl	8001ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	200001b4 	.word	0x200001b4

08001568 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800156c:	4802      	ldr	r0, [pc, #8]	@ (8001578 <OTG_FS_IRQHandler+0x10>)
 800156e:	f001 f9e8 	bl	8002942 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001572:	bf00      	nop
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	200068e4 	.word	0x200068e4

0800157c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <SystemInit+0x20>)
 8001582:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001586:	4a05      	ldr	r2, [pc, #20]	@ (800159c <SystemInit+0x20>)
 8001588:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800158c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80015a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80015d8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015a4:	f7ff ffea 	bl	800157c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80015a8:	480c      	ldr	r0, [pc, #48]	@ (80015dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015aa:	490d      	ldr	r1, [pc, #52]	@ (80015e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015ac:	4a0d      	ldr	r2, [pc, #52]	@ (80015e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015b0:	e002      	b.n	80015b8 <LoopCopyDataInit>

080015b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015b6:	3304      	adds	r3, #4

080015b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015bc:	d3f9      	bcc.n	80015b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015be:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015c0:	4c0a      	ldr	r4, [pc, #40]	@ (80015ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015c4:	e001      	b.n	80015ca <LoopFillZerobss>

080015c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015c8:	3204      	adds	r2, #4

080015ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015cc:	d3fb      	bcc.n	80015c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ce:	f00a fe8f 	bl	800c2f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015d2:	f7fe ff95 	bl	8000500 <main>
  bx  lr    
 80015d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80015d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80015dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015e0:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 80015e4:	0800c530 	.word	0x0800c530
  ldr r2, =_sbss
 80015e8:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 80015ec:	20007128 	.word	0x20007128

080015f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC_IRQHandler>
	...

080015f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80015f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001634 <HAL_Init+0x40>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001634 <HAL_Init+0x40>)
 80015fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001602:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001604:	4b0b      	ldr	r3, [pc, #44]	@ (8001634 <HAL_Init+0x40>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a0a      	ldr	r2, [pc, #40]	@ (8001634 <HAL_Init+0x40>)
 800160a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800160e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001610:	4b08      	ldr	r3, [pc, #32]	@ (8001634 <HAL_Init+0x40>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a07      	ldr	r2, [pc, #28]	@ (8001634 <HAL_Init+0x40>)
 8001616:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800161a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800161c:	2003      	movs	r0, #3
 800161e:	f000 fb5e 	bl	8001cde <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001622:	200f      	movs	r0, #15
 8001624:	f7ff fef4 	bl	8001410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001628:	f7ff fcfe 	bl	8001028 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40023c00 	.word	0x40023c00

08001638 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800163c:	4b06      	ldr	r3, [pc, #24]	@ (8001658 <HAL_IncTick+0x20>)
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	4b06      	ldr	r3, [pc, #24]	@ (800165c <HAL_IncTick+0x24>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4413      	add	r3, r2
 8001648:	4a04      	ldr	r2, [pc, #16]	@ (800165c <HAL_IncTick+0x24>)
 800164a:	6013      	str	r3, [r2, #0]
}
 800164c:	bf00      	nop
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	20000008 	.word	0x20000008
 800165c:	20000a18 	.word	0x20000a18

08001660 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return uwTick;
 8001664:	4b03      	ldr	r3, [pc, #12]	@ (8001674 <HAL_GetTick+0x14>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	20000a18 	.word	0x20000a18

08001678 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b084      	sub	sp, #16
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001680:	f7ff ffee 	bl	8001660 <HAL_GetTick>
 8001684:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001690:	d005      	beq.n	800169e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_Delay+0x44>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	461a      	mov	r2, r3
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	4413      	add	r3, r2
 800169c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800169e:	bf00      	nop
 80016a0:	f7ff ffde 	bl	8001660 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	68fa      	ldr	r2, [r7, #12]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d8f7      	bhi.n	80016a0 <HAL_Delay+0x28>
  {
  }
}
 80016b0:	bf00      	nop
 80016b2:	bf00      	nop
 80016b4:	3710      	adds	r7, #16
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000008 	.word	0x20000008

080016c0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016c8:	2300      	movs	r3, #0
 80016ca:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d101      	bne.n	80016d6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e033      	b.n	800173e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d109      	bne.n	80016f2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff fcce 	bl	8001080 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	f003 0310 	and.w	r3, r3, #16
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d118      	bne.n	8001730 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001706:	f023 0302 	bic.w	r3, r3, #2
 800170a:	f043 0202 	orr.w	r2, r3, #2
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f000 f93a 	bl	800198c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2200      	movs	r2, #0
 800171c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001722:	f023 0303 	bic.w	r3, r3, #3
 8001726:	f043 0201 	orr.w	r2, r3, #1
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	641a      	str	r2, [r3, #64]	@ 0x40
 800172e:	e001      	b.n	8001734 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800173c:	7bfb      	ldrb	r3, [r7, #15]
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
	...

08001748 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800175c:	2b01      	cmp	r3, #1
 800175e:	d101      	bne.n	8001764 <HAL_ADC_ConfigChannel+0x1c>
 8001760:	2302      	movs	r3, #2
 8001762:	e105      	b.n	8001970 <HAL_ADC_ConfigChannel+0x228>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b09      	cmp	r3, #9
 8001772:	d925      	bls.n	80017c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	68d9      	ldr	r1, [r3, #12]
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	b29b      	uxth	r3, r3
 8001780:	461a      	mov	r2, r3
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	3b1e      	subs	r3, #30
 800178a:	2207      	movs	r2, #7
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	43da      	mvns	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	400a      	ands	r2, r1
 8001798:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	68d9      	ldr	r1, [r3, #12]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	689a      	ldr	r2, [r3, #8]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	b29b      	uxth	r3, r3
 80017aa:	4618      	mov	r0, r3
 80017ac:	4603      	mov	r3, r0
 80017ae:	005b      	lsls	r3, r3, #1
 80017b0:	4403      	add	r3, r0
 80017b2:	3b1e      	subs	r3, #30
 80017b4:	409a      	lsls	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	430a      	orrs	r2, r1
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	e022      	b.n	8001806 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	6919      	ldr	r1, [r3, #16]
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	b29b      	uxth	r3, r3
 80017cc:	461a      	mov	r2, r3
 80017ce:	4613      	mov	r3, r2
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	4413      	add	r3, r2
 80017d4:	2207      	movs	r2, #7
 80017d6:	fa02 f303 	lsl.w	r3, r2, r3
 80017da:	43da      	mvns	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	400a      	ands	r2, r1
 80017e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6919      	ldr	r1, [r3, #16]
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	4618      	mov	r0, r3
 80017f6:	4603      	mov	r3, r0
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	4403      	add	r3, r0
 80017fc:	409a      	lsls	r2, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	430a      	orrs	r2, r1
 8001804:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b06      	cmp	r3, #6
 800180c:	d824      	bhi.n	8001858 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685a      	ldr	r2, [r3, #4]
 8001818:	4613      	mov	r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	4413      	add	r3, r2
 800181e:	3b05      	subs	r3, #5
 8001820:	221f      	movs	r2, #31
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43da      	mvns	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	400a      	ands	r2, r1
 800182e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	b29b      	uxth	r3, r3
 800183c:	4618      	mov	r0, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	685a      	ldr	r2, [r3, #4]
 8001842:	4613      	mov	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	3b05      	subs	r3, #5
 800184a:	fa00 f203 	lsl.w	r2, r0, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	635a      	str	r2, [r3, #52]	@ 0x34
 8001856:	e04c      	b.n	80018f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	2b0c      	cmp	r3, #12
 800185e:	d824      	bhi.n	80018aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	4613      	mov	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	3b23      	subs	r3, #35	@ 0x23
 8001872:	221f      	movs	r2, #31
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43da      	mvns	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	400a      	ands	r2, r1
 8001880:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	b29b      	uxth	r3, r3
 800188e:	4618      	mov	r0, r3
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	3b23      	subs	r3, #35	@ 0x23
 800189c:	fa00 f203 	lsl.w	r2, r0, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	430a      	orrs	r2, r1
 80018a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80018a8:	e023      	b.n	80018f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	4613      	mov	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	4413      	add	r3, r2
 80018ba:	3b41      	subs	r3, #65	@ 0x41
 80018bc:	221f      	movs	r2, #31
 80018be:	fa02 f303 	lsl.w	r3, r2, r3
 80018c2:	43da      	mvns	r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	400a      	ands	r2, r1
 80018ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	4618      	mov	r0, r3
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685a      	ldr	r2, [r3, #4]
 80018de:	4613      	mov	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	4413      	add	r3, r2
 80018e4:	3b41      	subs	r3, #65	@ 0x41
 80018e6:	fa00 f203 	lsl.w	r2, r0, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	430a      	orrs	r2, r1
 80018f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80018f2:	4b22      	ldr	r3, [pc, #136]	@ (800197c <HAL_ADC_ConfigChannel+0x234>)
 80018f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a21      	ldr	r2, [pc, #132]	@ (8001980 <HAL_ADC_ConfigChannel+0x238>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d109      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x1cc>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2b12      	cmp	r3, #18
 8001906:	d105      	bne.n	8001914 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a19      	ldr	r2, [pc, #100]	@ (8001980 <HAL_ADC_ConfigChannel+0x238>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d123      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x21e>
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2b10      	cmp	r3, #16
 8001924:	d003      	beq.n	800192e <HAL_ADC_ConfigChannel+0x1e6>
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2b11      	cmp	r3, #17
 800192c:	d11b      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2b10      	cmp	r3, #16
 8001940:	d111      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001942:	4b10      	ldr	r3, [pc, #64]	@ (8001984 <HAL_ADC_ConfigChannel+0x23c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a10      	ldr	r2, [pc, #64]	@ (8001988 <HAL_ADC_ConfigChannel+0x240>)
 8001948:	fba2 2303 	umull	r2, r3, r2, r3
 800194c:	0c9a      	lsrs	r2, r3, #18
 800194e:	4613      	mov	r3, r2
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	4413      	add	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001958:	e002      	b.n	8001960 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	3b01      	subs	r3, #1
 800195e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f9      	bne.n	800195a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3714      	adds	r7, #20
 8001974:	46bd      	mov	sp, r7
 8001976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197a:	4770      	bx	lr
 800197c:	40012300 	.word	0x40012300
 8001980:	40012000 	.word	0x40012000
 8001984:	20000000 	.word	0x20000000
 8001988:	431bde83 	.word	0x431bde83

0800198c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800198c:	b480      	push	{r7}
 800198e:	b085      	sub	sp, #20
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001994:	4b79      	ldr	r3, [pc, #484]	@ (8001b7c <ADC_Init+0x1f0>)
 8001996:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	431a      	orrs	r2, r3
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80019c0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	6859      	ldr	r1, [r3, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	691b      	ldr	r3, [r3, #16]
 80019cc:	021a      	lsls	r2, r3, #8
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	430a      	orrs	r2, r1
 80019d4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80019e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6859      	ldr	r1, [r3, #4]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	430a      	orrs	r2, r1
 80019f6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a06:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6899      	ldr	r1, [r3, #8]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	68da      	ldr	r2, [r3, #12]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	430a      	orrs	r2, r1
 8001a18:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a1e:	4a58      	ldr	r2, [pc, #352]	@ (8001b80 <ADC_Init+0x1f4>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d022      	beq.n	8001a6a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	689a      	ldr	r2, [r3, #8]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a32:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6899      	ldr	r1, [r3, #8]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	430a      	orrs	r2, r1
 8001a44:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	6899      	ldr	r1, [r3, #8]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	430a      	orrs	r2, r1
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	e00f      	b.n	8001a8a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001a88:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f022 0202 	bic.w	r2, r2, #2
 8001a98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	6899      	ldr	r1, [r3, #8]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	7e1b      	ldrb	r3, [r3, #24]
 8001aa4:	005a      	lsls	r2, r3, #1
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d01b      	beq.n	8001af0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	685a      	ldr	r2, [r3, #4]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ac6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001ad6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	6859      	ldr	r1, [r3, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	035a      	lsls	r2, r3, #13
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	430a      	orrs	r2, r1
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	e007      	b.n	8001b00 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	685a      	ldr	r2, [r3, #4]
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001afe:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	051a      	lsls	r2, r3, #20
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	430a      	orrs	r2, r1
 8001b24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001b34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	6899      	ldr	r1, [r3, #8]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001b42:	025a      	lsls	r2, r3, #9
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	689a      	ldr	r2, [r3, #8]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6899      	ldr	r1, [r3, #8]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	695b      	ldr	r3, [r3, #20]
 8001b66:	029a      	lsls	r2, r3, #10
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	609a      	str	r2, [r3, #8]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	40012300 	.word	0x40012300
 8001b80:	0f000001 	.word	0x0f000001

08001b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9a:	68ba      	ldr	r2, [r7, #8]
 8001b9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb6:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	60d3      	str	r3, [r2, #12]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000ed00 	.word	0xe000ed00

08001bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bd0:	4b04      	ldr	r3, [pc, #16]	@ (8001be4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	0a1b      	lsrs	r3, r3, #8
 8001bd6:	f003 0307 	and.w	r3, r3, #7
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr
 8001be4:	e000ed00 	.word	0xe000ed00

08001be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	db0b      	blt.n	8001c12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	f003 021f 	and.w	r2, r3, #31
 8001c00:	4907      	ldr	r1, [pc, #28]	@ (8001c20 <__NVIC_EnableIRQ+0x38>)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	095b      	lsrs	r3, r3, #5
 8001c08:	2001      	movs	r0, #1
 8001c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	e000e100 	.word	0xe000e100

08001c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	db0a      	blt.n	8001c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	490c      	ldr	r1, [pc, #48]	@ (8001c70 <__NVIC_SetPriority+0x4c>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	440b      	add	r3, r1
 8001c48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c4c:	e00a      	b.n	8001c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4908      	ldr	r1, [pc, #32]	@ (8001c74 <__NVIC_SetPriority+0x50>)
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	f003 030f 	and.w	r3, r3, #15
 8001c5a:	3b04      	subs	r3, #4
 8001c5c:	0112      	lsls	r2, r2, #4
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	761a      	strb	r2, [r3, #24]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000e100 	.word	0xe000e100
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b089      	sub	sp, #36	@ 0x24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f1c3 0307 	rsb	r3, r3, #7
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	bf28      	it	cs
 8001c96:	2304      	movcs	r3, #4
 8001c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	2b06      	cmp	r3, #6
 8001ca0:	d902      	bls.n	8001ca8 <NVIC_EncodePriority+0x30>
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3b03      	subs	r3, #3
 8001ca6:	e000      	b.n	8001caa <NVIC_EncodePriority+0x32>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43da      	mvns	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	401a      	ands	r2, r3
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cca:	43d9      	mvns	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	4313      	orrs	r3, r2
         );
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3724      	adds	r7, #36	@ 0x24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b082      	sub	sp, #8
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ce6:	6878      	ldr	r0, [r7, #4]
 8001ce8:	f7ff ff4c 	bl	8001b84 <__NVIC_SetPriorityGrouping>
}
 8001cec:	bf00      	nop
 8001cee:	3708      	adds	r7, #8
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	607a      	str	r2, [r7, #4]
 8001d00:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d06:	f7ff ff61 	bl	8001bcc <__NVIC_GetPriorityGrouping>
 8001d0a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	68b9      	ldr	r1, [r7, #8]
 8001d10:	6978      	ldr	r0, [r7, #20]
 8001d12:	f7ff ffb1 	bl	8001c78 <NVIC_EncodePriority>
 8001d16:	4602      	mov	r2, r0
 8001d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d1c:	4611      	mov	r1, r2
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff ff80 	bl	8001c24 <__NVIC_SetPriority>
}
 8001d24:	bf00      	nop
 8001d26:	3718      	adds	r7, #24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd80      	pop	{r7, pc}

08001d2c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7ff ff54 	bl	8001be8 <__NVIC_EnableIRQ>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d54:	f7ff fc84 	bl	8001660 <HAL_GetTick>
 8001d58:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e099      	b.n	8001e98 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2202      	movs	r2, #2
 8001d68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0201 	bic.w	r2, r2, #1
 8001d82:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d84:	e00f      	b.n	8001da6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d86:	f7ff fc6b 	bl	8001660 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	693b      	ldr	r3, [r7, #16]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	2b05      	cmp	r3, #5
 8001d92:	d908      	bls.n	8001da6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2220      	movs	r2, #32
 8001d98:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e078      	b.n	8001e98 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d1e8      	bne.n	8001d86 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <HAL_DMA_Init+0x158>)
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dde:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	d107      	bne.n	8001e10 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	697a      	ldr	r2, [r7, #20]
 8001e16:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	f023 0307 	bic.w	r3, r3, #7
 8001e26:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d117      	bne.n	8001e6a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d00e      	beq.n	8001e6a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 f9e9 	bl	8002224 <DMA_CheckFifoParam>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d008      	beq.n	8001e6a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2240      	movs	r2, #64	@ 0x40
 8001e5c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001e66:	2301      	movs	r3, #1
 8001e68:	e016      	b.n	8001e98 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f9a0 	bl	80021b8 <DMA_CalcBaseAndBitshift>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e80:	223f      	movs	r2, #63	@ 0x3f
 8001e82:	409a      	lsls	r2, r3
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2201      	movs	r2, #1
 8001e92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	f010803f 	.word	0xf010803f

08001ea4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001eb0:	4b8e      	ldr	r3, [pc, #568]	@ (80020ec <HAL_DMA_IRQHandler+0x248>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a8e      	ldr	r2, [pc, #568]	@ (80020f0 <HAL_DMA_IRQHandler+0x24c>)
 8001eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eba:	0a9b      	lsrs	r3, r3, #10
 8001ebc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ece:	2208      	movs	r2, #8
 8001ed0:	409a      	lsls	r2, r3
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d01a      	beq.n	8001f10 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f003 0304 	and.w	r3, r3, #4
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d013      	beq.n	8001f10 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0204 	bic.w	r2, r2, #4
 8001ef6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001efc:	2208      	movs	r2, #8
 8001efe:	409a      	lsls	r2, r3
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f08:	f043 0201 	orr.w	r2, r3, #1
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f14:	2201      	movs	r2, #1
 8001f16:	409a      	lsls	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d012      	beq.n	8001f46 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00b      	beq.n	8001f46 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f32:	2201      	movs	r2, #1
 8001f34:	409a      	lsls	r2, r3
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3e:	f043 0202 	orr.w	r2, r3, #2
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f4a:	2204      	movs	r2, #4
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d012      	beq.n	8001f7c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d00b      	beq.n	8001f7c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f68:	2204      	movs	r2, #4
 8001f6a:	409a      	lsls	r2, r3
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f74:	f043 0204 	orr.w	r2, r3, #4
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f80:	2210      	movs	r2, #16
 8001f82:	409a      	lsls	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d043      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d03c      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f9e:	2210      	movs	r2, #16
 8001fa0:	409a      	lsls	r2, r3
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d018      	beq.n	8001fe6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d108      	bne.n	8001fd4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d024      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fce:	6878      	ldr	r0, [r7, #4]
 8001fd0:	4798      	blx	r3
 8001fd2:	e01f      	b.n	8002014 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d01b      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	4798      	blx	r3
 8001fe4:	e016      	b.n	8002014 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d107      	bne.n	8002004 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 0208 	bic.w	r2, r2, #8
 8002002:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002018:	2220      	movs	r2, #32
 800201a:	409a      	lsls	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 808f 	beq.w	8002144 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 0310 	and.w	r3, r3, #16
 8002030:	2b00      	cmp	r3, #0
 8002032:	f000 8087 	beq.w	8002144 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800203a:	2220      	movs	r2, #32
 800203c:	409a      	lsls	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b05      	cmp	r3, #5
 800204c:	d136      	bne.n	80020bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0216 	bic.w	r2, r2, #22
 800205c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	695a      	ldr	r2, [r3, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800206c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	2b00      	cmp	r3, #0
 8002074:	d103      	bne.n	800207e <HAL_DMA_IRQHandler+0x1da>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800207a:	2b00      	cmp	r3, #0
 800207c:	d007      	beq.n	800208e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f022 0208 	bic.w	r2, r2, #8
 800208c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002092:	223f      	movs	r2, #63	@ 0x3f
 8002094:	409a      	lsls	r2, r3
 8002096:	693b      	ldr	r3, [r7, #16]
 8002098:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2201      	movs	r2, #1
 800209e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d07e      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	4798      	blx	r3
        }
        return;
 80020ba:	e079      	b.n	80021b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d01d      	beq.n	8002106 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d10d      	bne.n	80020f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d031      	beq.n	8002144 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	4798      	blx	r3
 80020e8:	e02c      	b.n	8002144 <HAL_DMA_IRQHandler+0x2a0>
 80020ea:	bf00      	nop
 80020ec:	20000000 	.word	0x20000000
 80020f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d023      	beq.n	8002144 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	4798      	blx	r3
 8002104:	e01e      	b.n	8002144 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10f      	bne.n	8002134 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f022 0210 	bic.w	r2, r2, #16
 8002122:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002148:	2b00      	cmp	r3, #0
 800214a:	d032      	beq.n	80021b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002150:	f003 0301 	and.w	r3, r3, #1
 8002154:	2b00      	cmp	r3, #0
 8002156:	d022      	beq.n	800219e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2205      	movs	r2, #5
 800215c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0201 	bic.w	r2, r2, #1
 800216e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	3301      	adds	r3, #1
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	429a      	cmp	r2, r3
 800217a:	d307      	bcc.n	800218c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1f2      	bne.n	8002170 <HAL_DMA_IRQHandler+0x2cc>
 800218a:	e000      	b.n	800218e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800218c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d005      	beq.n	80021b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	4798      	blx	r3
 80021ae:	e000      	b.n	80021b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80021b0:	bf00      	nop
    }
  }
}
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	3b10      	subs	r3, #16
 80021c8:	4a14      	ldr	r2, [pc, #80]	@ (800221c <DMA_CalcBaseAndBitshift+0x64>)
 80021ca:	fba2 2303 	umull	r2, r3, r2, r3
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021d2:	4a13      	ldr	r2, [pc, #76]	@ (8002220 <DMA_CalcBaseAndBitshift+0x68>)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	4413      	add	r3, r2
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	461a      	mov	r2, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2b03      	cmp	r3, #3
 80021e4:	d909      	bls.n	80021fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80021ee:	f023 0303 	bic.w	r3, r3, #3
 80021f2:	1d1a      	adds	r2, r3, #4
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	659a      	str	r2, [r3, #88]	@ 0x58
 80021f8:	e007      	b.n	800220a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002202:	f023 0303 	bic.w	r3, r3, #3
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	aaaaaaab 	.word	0xaaaaaaab
 8002220:	0800c518 	.word	0x0800c518

08002224 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800222c:	2300      	movs	r3, #0
 800222e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002234:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d11f      	bne.n	800227e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	2b03      	cmp	r3, #3
 8002242:	d856      	bhi.n	80022f2 <DMA_CheckFifoParam+0xce>
 8002244:	a201      	add	r2, pc, #4	@ (adr r2, 800224c <DMA_CheckFifoParam+0x28>)
 8002246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224a:	bf00      	nop
 800224c:	0800225d 	.word	0x0800225d
 8002250:	0800226f 	.word	0x0800226f
 8002254:	0800225d 	.word	0x0800225d
 8002258:	080022f3 	.word	0x080022f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002260:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d046      	beq.n	80022f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800226c:	e043      	b.n	80022f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002272:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002276:	d140      	bne.n	80022fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800227c:	e03d      	b.n	80022fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	699b      	ldr	r3, [r3, #24]
 8002282:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002286:	d121      	bne.n	80022cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	2b03      	cmp	r3, #3
 800228c:	d837      	bhi.n	80022fe <DMA_CheckFifoParam+0xda>
 800228e:	a201      	add	r2, pc, #4	@ (adr r2, 8002294 <DMA_CheckFifoParam+0x70>)
 8002290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002294:	080022a5 	.word	0x080022a5
 8002298:	080022ab 	.word	0x080022ab
 800229c:	080022a5 	.word	0x080022a5
 80022a0:	080022bd 	.word	0x080022bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
      break;
 80022a8:	e030      	b.n	800230c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d025      	beq.n	8002302 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022ba:	e022      	b.n	8002302 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80022c4:	d11f      	bne.n	8002306 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ca:	e01c      	b.n	8002306 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d903      	bls.n	80022da <DMA_CheckFifoParam+0xb6>
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	2b03      	cmp	r3, #3
 80022d6:	d003      	beq.n	80022e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022d8:	e018      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	73fb      	strb	r3, [r7, #15]
      break;
 80022de:	e015      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d00e      	beq.n	800230a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	73fb      	strb	r3, [r7, #15]
      break;
 80022f0:	e00b      	b.n	800230a <DMA_CheckFifoParam+0xe6>
      break;
 80022f2:	bf00      	nop
 80022f4:	e00a      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 80022f6:	bf00      	nop
 80022f8:	e008      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 80022fa:	bf00      	nop
 80022fc:	e006      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 80022fe:	bf00      	nop
 8002300:	e004      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 8002302:	bf00      	nop
 8002304:	e002      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;   
 8002306:	bf00      	nop
 8002308:	e000      	b.n	800230c <DMA_CheckFifoParam+0xe8>
      break;
 800230a:	bf00      	nop
    }
  } 
  
  return status; 
 800230c:	7bfb      	ldrb	r3, [r7, #15]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop

0800231c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800231c:	b480      	push	{r7}
 800231e:	b089      	sub	sp, #36	@ 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002326:	2300      	movs	r3, #0
 8002328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800232a:	2300      	movs	r3, #0
 800232c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800232e:	2300      	movs	r3, #0
 8002330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
 8002336:	e16b      	b.n	8002610 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002338:	2201      	movs	r2, #1
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	697a      	ldr	r2, [r7, #20]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800234c:	693a      	ldr	r2, [r7, #16]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	429a      	cmp	r2, r3
 8002352:	f040 815a 	bne.w	800260a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	2b01      	cmp	r3, #1
 8002360:	d005      	beq.n	800236e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800236a:	2b02      	cmp	r3, #2
 800236c:	d130      	bne.n	80023d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	2203      	movs	r2, #3
 800237a:	fa02 f303 	lsl.w	r3, r2, r3
 800237e:	43db      	mvns	r3, r3
 8002380:	69ba      	ldr	r2, [r7, #24]
 8002382:	4013      	ands	r3, r2
 8002384:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4313      	orrs	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	69ba      	ldr	r2, [r7, #24]
 800239c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023a4:	2201      	movs	r2, #1
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	091b      	lsrs	r3, r3, #4
 80023ba:	f003 0201 	and.w	r2, r3, #1
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	fa02 f303 	lsl.w	r3, r2, r3
 80023c4:	69ba      	ldr	r2, [r7, #24]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	69ba      	ldr	r2, [r7, #24]
 80023ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0303 	and.w	r3, r3, #3
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d017      	beq.n	800240c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	2203      	movs	r2, #3
 80023e8:	fa02 f303 	lsl.w	r3, r2, r3
 80023ec:	43db      	mvns	r3, r3
 80023ee:	69ba      	ldr	r2, [r7, #24]
 80023f0:	4013      	ands	r3, r2
 80023f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	69ba      	ldr	r2, [r7, #24]
 8002402:	4313      	orrs	r3, r2
 8002404:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f003 0303 	and.w	r3, r3, #3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d123      	bne.n	8002460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	08da      	lsrs	r2, r3, #3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	3208      	adds	r2, #8
 8002420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	220f      	movs	r2, #15
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	69ba      	ldr	r2, [r7, #24]
 8002438:	4013      	ands	r3, r2
 800243a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	69ba      	ldr	r2, [r7, #24]
 800244e:	4313      	orrs	r3, r2
 8002450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	08da      	lsrs	r2, r3, #3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3208      	adds	r2, #8
 800245a:	69b9      	ldr	r1, [r7, #24]
 800245c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	2203      	movs	r2, #3
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	4013      	ands	r3, r2
 8002476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0203 	and.w	r2, r3, #3
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	005b      	lsls	r3, r3, #1
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4313      	orrs	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800249c:	2b00      	cmp	r3, #0
 800249e:	f000 80b4 	beq.w	800260a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
 80024a6:	4b60      	ldr	r3, [pc, #384]	@ (8002628 <HAL_GPIO_Init+0x30c>)
 80024a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024aa:	4a5f      	ldr	r2, [pc, #380]	@ (8002628 <HAL_GPIO_Init+0x30c>)
 80024ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80024b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002628 <HAL_GPIO_Init+0x30c>)
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ba:	60fb      	str	r3, [r7, #12]
 80024bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024be:	4a5b      	ldr	r2, [pc, #364]	@ (800262c <HAL_GPIO_Init+0x310>)
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	089b      	lsrs	r3, r3, #2
 80024c4:	3302      	adds	r3, #2
 80024c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	f003 0303 	and.w	r3, r3, #3
 80024d2:	009b      	lsls	r3, r3, #2
 80024d4:	220f      	movs	r2, #15
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43db      	mvns	r3, r3
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	4013      	ands	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a52      	ldr	r2, [pc, #328]	@ (8002630 <HAL_GPIO_Init+0x314>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d02b      	beq.n	8002542 <HAL_GPIO_Init+0x226>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a51      	ldr	r2, [pc, #324]	@ (8002634 <HAL_GPIO_Init+0x318>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d025      	beq.n	800253e <HAL_GPIO_Init+0x222>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a50      	ldr	r2, [pc, #320]	@ (8002638 <HAL_GPIO_Init+0x31c>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d01f      	beq.n	800253a <HAL_GPIO_Init+0x21e>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a4f      	ldr	r2, [pc, #316]	@ (800263c <HAL_GPIO_Init+0x320>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d019      	beq.n	8002536 <HAL_GPIO_Init+0x21a>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a4e      	ldr	r2, [pc, #312]	@ (8002640 <HAL_GPIO_Init+0x324>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d013      	beq.n	8002532 <HAL_GPIO_Init+0x216>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a4d      	ldr	r2, [pc, #308]	@ (8002644 <HAL_GPIO_Init+0x328>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d00d      	beq.n	800252e <HAL_GPIO_Init+0x212>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a4c      	ldr	r2, [pc, #304]	@ (8002648 <HAL_GPIO_Init+0x32c>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d007      	beq.n	800252a <HAL_GPIO_Init+0x20e>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a4b      	ldr	r2, [pc, #300]	@ (800264c <HAL_GPIO_Init+0x330>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d101      	bne.n	8002526 <HAL_GPIO_Init+0x20a>
 8002522:	2307      	movs	r3, #7
 8002524:	e00e      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002526:	2308      	movs	r3, #8
 8002528:	e00c      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800252a:	2306      	movs	r3, #6
 800252c:	e00a      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800252e:	2305      	movs	r3, #5
 8002530:	e008      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002532:	2304      	movs	r3, #4
 8002534:	e006      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002536:	2303      	movs	r3, #3
 8002538:	e004      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800253a:	2302      	movs	r3, #2
 800253c:	e002      	b.n	8002544 <HAL_GPIO_Init+0x228>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <HAL_GPIO_Init+0x228>
 8002542:	2300      	movs	r3, #0
 8002544:	69fa      	ldr	r2, [r7, #28]
 8002546:	f002 0203 	and.w	r2, r2, #3
 800254a:	0092      	lsls	r2, r2, #2
 800254c:	4093      	lsls	r3, r2
 800254e:	69ba      	ldr	r2, [r7, #24]
 8002550:	4313      	orrs	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002554:	4935      	ldr	r1, [pc, #212]	@ (800262c <HAL_GPIO_Init+0x310>)
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	089b      	lsrs	r3, r3, #2
 800255a:	3302      	adds	r3, #2
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002562:	4b3b      	ldr	r3, [pc, #236]	@ (8002650 <HAL_GPIO_Init+0x334>)
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002568:	693b      	ldr	r3, [r7, #16]
 800256a:	43db      	mvns	r3, r3
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	4013      	ands	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d003      	beq.n	8002586 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800257e:	69ba      	ldr	r2, [r7, #24]
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	4313      	orrs	r3, r2
 8002584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002586:	4a32      	ldr	r2, [pc, #200]	@ (8002650 <HAL_GPIO_Init+0x334>)
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800258c:	4b30      	ldr	r3, [pc, #192]	@ (8002650 <HAL_GPIO_Init+0x334>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d003      	beq.n	80025b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4313      	orrs	r3, r2
 80025ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025b0:	4a27      	ldr	r2, [pc, #156]	@ (8002650 <HAL_GPIO_Init+0x334>)
 80025b2:	69bb      	ldr	r3, [r7, #24]
 80025b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80025b6:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <HAL_GPIO_Init+0x334>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	43db      	mvns	r3, r3
 80025c0:	69ba      	ldr	r2, [r7, #24]
 80025c2:	4013      	ands	r3, r2
 80025c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d003      	beq.n	80025da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025da:	4a1d      	ldr	r2, [pc, #116]	@ (8002650 <HAL_GPIO_Init+0x334>)
 80025dc:	69bb      	ldr	r3, [r7, #24]
 80025de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002650 <HAL_GPIO_Init+0x334>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	43db      	mvns	r3, r3
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4013      	ands	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80025fc:	69ba      	ldr	r2, [r7, #24]
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4313      	orrs	r3, r2
 8002602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002604:	4a12      	ldr	r2, [pc, #72]	@ (8002650 <HAL_GPIO_Init+0x334>)
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	3301      	adds	r3, #1
 800260e:	61fb      	str	r3, [r7, #28]
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	2b0f      	cmp	r3, #15
 8002614:	f67f ae90 	bls.w	8002338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002618:	bf00      	nop
 800261a:	bf00      	nop
 800261c:	3724      	adds	r7, #36	@ 0x24
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	40023800 	.word	0x40023800
 800262c:	40013800 	.word	0x40013800
 8002630:	40020000 	.word	0x40020000
 8002634:	40020400 	.word	0x40020400
 8002638:	40020800 	.word	0x40020800
 800263c:	40020c00 	.word	0x40020c00
 8002640:	40021000 	.word	0x40021000
 8002644:	40021400 	.word	0x40021400
 8002648:	40021800 	.word	0x40021800
 800264c:	40021c00 	.word	0x40021c00
 8002650:	40013c00 	.word	0x40013c00

08002654 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
 800265c:	460b      	mov	r3, r1
 800265e:	807b      	strh	r3, [r7, #2]
 8002660:	4613      	mov	r3, r2
 8002662:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002664:	787b      	ldrb	r3, [r7, #1]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800266a:	887a      	ldrh	r2, [r7, #2]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002670:	e003      	b.n	800267a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002672:	887b      	ldrh	r3, [r7, #2]
 8002674:	041a      	lsls	r2, r3, #16
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	619a      	str	r2, [r3, #24]
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002684:	4770      	bx	lr

08002686 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002686:	b480      	push	{r7}
 8002688:	b085      	sub	sp, #20
 800268a:	af00      	add	r7, sp, #0
 800268c:	6078      	str	r0, [r7, #4]
 800268e:	460b      	mov	r3, r1
 8002690:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002698:	887a      	ldrh	r2, [r7, #2]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	4013      	ands	r3, r2
 800269e:	041a      	lsls	r2, r3, #16
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	43d9      	mvns	r1, r3
 80026a4:	887b      	ldrh	r3, [r7, #2]
 80026a6:	400b      	ands	r3, r1
 80026a8:	431a      	orrs	r2, r3
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	619a      	str	r2, [r3, #24]
}
 80026ae:	bf00      	nop
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr

080026ba <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b086      	sub	sp, #24
 80026be:	af02      	add	r7, sp, #8
 80026c0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e101      	b.n	80028d0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d106      	bne.n	80026ec <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f009 fa88 	bl	800bbfc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2203      	movs	r2, #3
 80026f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026fa:	d102      	bne.n	8002702 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f002 febf 	bl	800548a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6818      	ldr	r0, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	7c1a      	ldrb	r2, [r3, #16]
 8002714:	f88d 2000 	strb.w	r2, [sp]
 8002718:	3304      	adds	r3, #4
 800271a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800271c:	f002 fd9e 	bl	800525c <USB_CoreInit>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d005      	beq.n	8002732 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2202      	movs	r2, #2
 800272a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e0ce      	b.n	80028d0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2100      	movs	r1, #0
 8002738:	4618      	mov	r0, r3
 800273a:	f002 feb7 	bl	80054ac <USB_SetCurrentMode>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d005      	beq.n	8002750 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2202      	movs	r2, #2
 8002748:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e0bf      	b.n	80028d0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002750:	2300      	movs	r3, #0
 8002752:	73fb      	strb	r3, [r7, #15]
 8002754:	e04a      	b.n	80027ec <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002756:	7bfa      	ldrb	r2, [r7, #15]
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	4613      	mov	r3, r2
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	3315      	adds	r3, #21
 8002766:	2201      	movs	r2, #1
 8002768:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800276a:	7bfa      	ldrb	r2, [r7, #15]
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	4613      	mov	r3, r2
 8002770:	00db      	lsls	r3, r3, #3
 8002772:	4413      	add	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	440b      	add	r3, r1
 8002778:	3314      	adds	r3, #20
 800277a:	7bfa      	ldrb	r2, [r7, #15]
 800277c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800277e:	7bfa      	ldrb	r2, [r7, #15]
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	b298      	uxth	r0, r3
 8002784:	6879      	ldr	r1, [r7, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4413      	add	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	440b      	add	r3, r1
 8002790:	332e      	adds	r3, #46	@ 0x2e
 8002792:	4602      	mov	r2, r0
 8002794:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002796:	7bfa      	ldrb	r2, [r7, #15]
 8002798:	6879      	ldr	r1, [r7, #4]
 800279a:	4613      	mov	r3, r2
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	4413      	add	r3, r2
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	440b      	add	r3, r1
 80027a4:	3318      	adds	r3, #24
 80027a6:	2200      	movs	r2, #0
 80027a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80027aa:	7bfa      	ldrb	r2, [r7, #15]
 80027ac:	6879      	ldr	r1, [r7, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4413      	add	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	440b      	add	r3, r1
 80027b8:	331c      	adds	r3, #28
 80027ba:	2200      	movs	r2, #0
 80027bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80027be:	7bfa      	ldrb	r2, [r7, #15]
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	3320      	adds	r3, #32
 80027ce:	2200      	movs	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80027d2:	7bfa      	ldrb	r2, [r7, #15]
 80027d4:	6879      	ldr	r1, [r7, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	4413      	add	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	440b      	add	r3, r1
 80027e0:	3324      	adds	r3, #36	@ 0x24
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	3301      	adds	r3, #1
 80027ea:	73fb      	strb	r3, [r7, #15]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	791b      	ldrb	r3, [r3, #4]
 80027f0:	7bfa      	ldrb	r2, [r7, #15]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d3af      	bcc.n	8002756 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027f6:	2300      	movs	r3, #0
 80027f8:	73fb      	strb	r3, [r7, #15]
 80027fa:	e044      	b.n	8002886 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80027fc:	7bfa      	ldrb	r2, [r7, #15]
 80027fe:	6879      	ldr	r1, [r7, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	00db      	lsls	r3, r3, #3
 8002804:	4413      	add	r3, r2
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	440b      	add	r3, r1
 800280a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800280e:	2200      	movs	r2, #0
 8002810:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002812:	7bfa      	ldrb	r2, [r7, #15]
 8002814:	6879      	ldr	r1, [r7, #4]
 8002816:	4613      	mov	r3, r2
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	4413      	add	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	440b      	add	r3, r1
 8002820:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002824:	7bfa      	ldrb	r2, [r7, #15]
 8002826:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002828:	7bfa      	ldrb	r2, [r7, #15]
 800282a:	6879      	ldr	r1, [r7, #4]
 800282c:	4613      	mov	r3, r2
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	4413      	add	r3, r2
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	440b      	add	r3, r1
 8002836:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800283a:	2200      	movs	r2, #0
 800283c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800283e:	7bfa      	ldrb	r2, [r7, #15]
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	00db      	lsls	r3, r3, #3
 8002846:	4413      	add	r3, r2
 8002848:	009b      	lsls	r3, r3, #2
 800284a:	440b      	add	r3, r1
 800284c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002854:	7bfa      	ldrb	r2, [r7, #15]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	00db      	lsls	r3, r3, #3
 800285c:	4413      	add	r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002866:	2200      	movs	r2, #0
 8002868:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800286a:	7bfa      	ldrb	r2, [r7, #15]
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	4613      	mov	r3, r2
 8002870:	00db      	lsls	r3, r3, #3
 8002872:	4413      	add	r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	440b      	add	r3, r1
 8002878:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002880:	7bfb      	ldrb	r3, [r7, #15]
 8002882:	3301      	adds	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	791b      	ldrb	r3, [r3, #4]
 800288a:	7bfa      	ldrb	r2, [r7, #15]
 800288c:	429a      	cmp	r2, r3
 800288e:	d3b5      	bcc.n	80027fc <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6818      	ldr	r0, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	7c1a      	ldrb	r2, [r3, #16]
 8002898:	f88d 2000 	strb.w	r2, [sp]
 800289c:	3304      	adds	r3, #4
 800289e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028a0:	f002 fe50 	bl	8005544 <USB_DevInit>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d005      	beq.n	80028b6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2202      	movs	r2, #2
 80028ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e00c      	b.n	80028d0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f003 fe9a 	bl	8006602 <USB_DevDisconnect>

  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d101      	bne.n	80028f4 <HAL_PCD_Start+0x1c>
 80028f0:	2302      	movs	r3, #2
 80028f2:	e022      	b.n	800293a <HAL_PCD_Start+0x62>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2201      	movs	r2, #1
 80028f8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	68db      	ldr	r3, [r3, #12]
 8002900:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002904:	2b00      	cmp	r3, #0
 8002906:	d009      	beq.n	800291c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800290c:	2b01      	cmp	r3, #1
 800290e:	d105      	bne.n	800291c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002914:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f002 fda1 	bl	8005468 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f003 fe48 	bl	80065c0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}

08002942 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002942:	b590      	push	{r4, r7, lr}
 8002944:	b08d      	sub	sp, #52	@ 0x34
 8002946:	af00      	add	r7, sp, #0
 8002948:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002950:	6a3b      	ldr	r3, [r7, #32]
 8002952:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4618      	mov	r0, r3
 800295a:	f003 ff06 	bl	800676a <USB_GetMode>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	f040 848c 	bne.w	800327e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f003 fe6a 	bl	8006644 <USB_ReadInterrupts>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	f000 8482 	beq.w	800327c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	0a1b      	lsrs	r3, r3, #8
 8002982:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4618      	mov	r0, r3
 8002992:	f003 fe57 	bl	8006644 <USB_ReadInterrupts>
 8002996:	4603      	mov	r3, r0
 8002998:	f003 0302 	and.w	r3, r3, #2
 800299c:	2b02      	cmp	r3, #2
 800299e:	d107      	bne.n	80029b0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f002 0202 	and.w	r2, r2, #2
 80029ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f003 fe45 	bl	8006644 <USB_ReadInterrupts>
 80029ba:	4603      	mov	r3, r0
 80029bc:	f003 0310 	and.w	r3, r3, #16
 80029c0:	2b10      	cmp	r3, #16
 80029c2:	d161      	bne.n	8002a88 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	699a      	ldr	r2, [r3, #24]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f022 0210 	bic.w	r2, r2, #16
 80029d2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80029d4:	6a3b      	ldr	r3, [r7, #32]
 80029d6:	6a1b      	ldr	r3, [r3, #32]
 80029d8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	f003 020f 	and.w	r2, r3, #15
 80029e0:	4613      	mov	r3, r2
 80029e2:	00db      	lsls	r3, r3, #3
 80029e4:	4413      	add	r3, r2
 80029e6:	009b      	lsls	r3, r3, #2
 80029e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	4413      	add	r3, r2
 80029f0:	3304      	adds	r3, #4
 80029f2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80029f4:	69bb      	ldr	r3, [r7, #24]
 80029f6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80029fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80029fe:	d124      	bne.n	8002a4a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d035      	beq.n	8002a78 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	091b      	lsrs	r3, r3, #4
 8002a14:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002a16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	6a38      	ldr	r0, [r7, #32]
 8002a20:	f003 fc7c 	bl	800631c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	68da      	ldr	r2, [r3, #12]
 8002a28:	69bb      	ldr	r3, [r7, #24]
 8002a2a:	091b      	lsrs	r3, r3, #4
 8002a2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a30:	441a      	add	r2, r3
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	695a      	ldr	r2, [r3, #20]
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a42:	441a      	add	r2, r3
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	615a      	str	r2, [r3, #20]
 8002a48:	e016      	b.n	8002a78 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002a4a:	69bb      	ldr	r3, [r7, #24]
 8002a4c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002a50:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a54:	d110      	bne.n	8002a78 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a5c:	2208      	movs	r2, #8
 8002a5e:	4619      	mov	r1, r3
 8002a60:	6a38      	ldr	r0, [r7, #32]
 8002a62:	f003 fc5b 	bl	800631c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	695a      	ldr	r2, [r3, #20]
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	091b      	lsrs	r3, r3, #4
 8002a6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002a72:	441a      	add	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699a      	ldr	r2, [r3, #24]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f042 0210 	orr.w	r2, r2, #16
 8002a86:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f003 fdd9 	bl	8006644 <USB_ReadInterrupts>
 8002a92:	4603      	mov	r3, r0
 8002a94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a98:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a9c:	f040 80a7 	bne.w	8002bee <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f003 fdde 	bl	800666a <USB_ReadDevAllOutEpInterrupt>
 8002aae:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002ab0:	e099      	b.n	8002be6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab4:	f003 0301 	and.w	r3, r3, #1
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 808e 	beq.w	8002bda <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f003 fe02 	bl	80066d2 <USB_ReadDevOutEPInterrupt>
 8002ace:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002ad0:	693b      	ldr	r3, [r7, #16]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00c      	beq.n	8002af4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	015a      	lsls	r2, r3, #5
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2301      	movs	r3, #1
 8002aea:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002aec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fea4 	bl	800383c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	f003 0308 	and.w	r3, r3, #8
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d00c      	beq.n	8002b18 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b00:	015a      	lsls	r2, r3, #5
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	4413      	add	r3, r2
 8002b06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	2308      	movs	r3, #8
 8002b0e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002b10:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002b12:	6878      	ldr	r0, [r7, #4]
 8002b14:	f000 ff7a 	bl	8003a0c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	f003 0310 	and.w	r3, r3, #16
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d008      	beq.n	8002b34 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b24:	015a      	lsls	r2, r3, #5
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	4413      	add	r3, r2
 8002b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2310      	movs	r3, #16
 8002b32:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d030      	beq.n	8002ba0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	695b      	ldr	r3, [r3, #20]
 8002b42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b46:	2b80      	cmp	r3, #128	@ 0x80
 8002b48:	d109      	bne.n	8002b5e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	69fa      	ldr	r2, [r7, #28]
 8002b54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b58:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b5c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b60:	4613      	mov	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	4413      	add	r3, r2
 8002b70:	3304      	adds	r3, #4
 8002b72:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	78db      	ldrb	r3, [r3, #3]
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d108      	bne.n	8002b8e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	2200      	movs	r2, #0
 8002b80:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	4619      	mov	r1, r3
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f009 f93d 	bl	800be08 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b90:	015a      	lsls	r2, r3, #5
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	4413      	add	r3, r2
 8002b96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f003 0320 	and.w	r3, r3, #32
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d008      	beq.n	8002bbc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	015a      	lsls	r2, r3, #5
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	2320      	movs	r3, #32
 8002bba:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d009      	beq.n	8002bda <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc8:	015a      	lsls	r2, r3, #5
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	4413      	add	r3, r2
 8002bce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bd8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	3301      	adds	r3, #1
 8002bde:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be2:	085b      	lsrs	r3, r3, #1
 8002be4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f47f af62 	bne.w	8002ab2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f003 fd26 	bl	8006644 <USB_ReadInterrupts>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bfe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002c02:	f040 80db 	bne.w	8002dbc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f003 fd47 	bl	800669e <USB_ReadDevAllInEpInterrupt>
 8002c10:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002c16:	e0cd      	b.n	8002db4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 80c2 	beq.w	8002da8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	4611      	mov	r1, r2
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f003 fd6d 	bl	800670e <USB_ReadDevInEPInterrupt>
 8002c34:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d057      	beq.n	8002cf0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c42:	f003 030f 	and.w	r3, r3, #15
 8002c46:	2201      	movs	r2, #1
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69f9      	ldr	r1, [r7, #28]
 8002c5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002c60:	4013      	ands	r3, r2
 8002c62:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c66:	015a      	lsls	r2, r3, #5
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002c70:	461a      	mov	r2, r3
 8002c72:	2301      	movs	r3, #1
 8002c74:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	799b      	ldrb	r3, [r3, #6]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d132      	bne.n	8002ce4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c82:	4613      	mov	r3, r2
 8002c84:	00db      	lsls	r3, r3, #3
 8002c86:	4413      	add	r3, r2
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	440b      	add	r3, r1
 8002c8c:	3320      	adds	r3, #32
 8002c8e:	6819      	ldr	r1, [r3, #0]
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c94:	4613      	mov	r3, r2
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	4413      	add	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	4403      	add	r3, r0
 8002c9e:	331c      	adds	r3, #28
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4419      	add	r1, r3
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ca8:	4613      	mov	r3, r2
 8002caa:	00db      	lsls	r3, r3, #3
 8002cac:	4413      	add	r3, r2
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	4403      	add	r3, r0
 8002cb2:	3320      	adds	r3, #32
 8002cb4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d113      	bne.n	8002ce4 <HAL_PCD_IRQHandler+0x3a2>
 8002cbc:	6879      	ldr	r1, [r7, #4]
 8002cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	440b      	add	r3, r1
 8002cca:	3324      	adds	r3, #36	@ 0x24
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d108      	bne.n	8002ce4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6818      	ldr	r0, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002cdc:	461a      	mov	r2, r3
 8002cde:	2101      	movs	r1, #1
 8002ce0:	f003 fd74 	bl	80067cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	4619      	mov	r1, r3
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f009 f807 	bl	800bcfe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	f003 0308 	and.w	r3, r3, #8
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d008      	beq.n	8002d0c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfc:	015a      	lsls	r2, r3, #5
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	4413      	add	r3, r2
 8002d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d06:	461a      	mov	r2, r3
 8002d08:	2308      	movs	r3, #8
 8002d0a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	f003 0310 	and.w	r3, r3, #16
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d008      	beq.n	8002d28 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d18:	015a      	lsls	r2, r3, #5
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d22:	461a      	mov	r2, r3
 8002d24:	2310      	movs	r3, #16
 8002d26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d008      	beq.n	8002d44 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d34:	015a      	lsls	r2, r3, #5
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	4413      	add	r3, r2
 8002d3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d3e:	461a      	mov	r2, r3
 8002d40:	2340      	movs	r3, #64	@ 0x40
 8002d42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d023      	beq.n	8002d96 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8002d4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d50:	6a38      	ldr	r0, [r7, #32]
 8002d52:	f002 fd5b 	bl	800580c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d58:	4613      	mov	r3, r2
 8002d5a:	00db      	lsls	r3, r3, #3
 8002d5c:	4413      	add	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	3310      	adds	r3, #16
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	4413      	add	r3, r2
 8002d66:	3304      	adds	r3, #4
 8002d68:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	78db      	ldrb	r3, [r3, #3]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d108      	bne.n	8002d84 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	2200      	movs	r2, #0
 8002d76:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f009 f854 	bl	800be2c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d86:	015a      	lsls	r2, r3, #5
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d90:	461a      	mov	r2, r3
 8002d92:	2302      	movs	r3, #2
 8002d94:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d003      	beq.n	8002da8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002da0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f000 fcbd 	bl	8003722 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002daa:	3301      	adds	r3, #1
 8002dac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002dae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002db0:	085b      	lsrs	r3, r3, #1
 8002db2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f47f af2e 	bne.w	8002c18 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f003 fc3f 	bl	8006644 <USB_ReadInterrupts>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002dcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002dd0:	d122      	bne.n	8002e18 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	69fa      	ldr	r2, [r7, #28]
 8002ddc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002de0:	f023 0301 	bic.w	r3, r3, #1
 8002de4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d108      	bne.n	8002e02 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002df8:	2100      	movs	r1, #0
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fea4 	bl	8003b48 <HAL_PCDEx_LPM_Callback>
 8002e00:	e002      	b.n	8002e08 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f008 fff2 	bl	800bdec <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002e16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f003 fc11 	bl	8006644 <USB_ReadInterrupts>
 8002e22:	4603      	mov	r3, r0
 8002e24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e2c:	d112      	bne.n	8002e54 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d102      	bne.n	8002e44 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f008 ffae 	bl	800bda0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	695a      	ldr	r2, [r3, #20]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002e52:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f003 fbf3 	bl	8006644 <USB_ReadInterrupts>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e68:	f040 80b7 	bne.w	8002fda <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	69fa      	ldr	r2, [r7, #28]
 8002e76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e7a:	f023 0301 	bic.w	r3, r3, #1
 8002e7e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2110      	movs	r1, #16
 8002e86:	4618      	mov	r0, r3
 8002e88:	f002 fcc0 	bl	800580c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e90:	e046      	b.n	8002f20 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e94:	015a      	lsls	r2, r3, #5
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	4413      	add	r3, r2
 8002e9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002e9e:	461a      	mov	r2, r3
 8002ea0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ea4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ea8:	015a      	lsls	r2, r3, #5
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	4413      	add	r3, r2
 8002eae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eb6:	0151      	lsls	r1, r2, #5
 8002eb8:	69fa      	ldr	r2, [r7, #28]
 8002eba:	440a      	add	r2, r1
 8002ebc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002ec0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ec4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec8:	015a      	lsls	r2, r3, #5
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	4413      	add	r3, r2
 8002ece:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ed2:	461a      	mov	r2, r3
 8002ed4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002ed8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002eda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002edc:	015a      	lsls	r2, r3, #5
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eea:	0151      	lsls	r1, r2, #5
 8002eec:	69fa      	ldr	r2, [r7, #28]
 8002eee:	440a      	add	r2, r1
 8002ef0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002ef4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ef8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002efc:	015a      	lsls	r2, r3, #5
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	4413      	add	r3, r2
 8002f02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f0a:	0151      	lsls	r1, r2, #5
 8002f0c:	69fa      	ldr	r2, [r7, #28]
 8002f0e:	440a      	add	r2, r1
 8002f10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002f14:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002f18:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	791b      	ldrb	r3, [r3, #4]
 8002f24:	461a      	mov	r2, r3
 8002f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d3b2      	bcc.n	8002e92 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f32:	69db      	ldr	r3, [r3, #28]
 8002f34:	69fa      	ldr	r2, [r7, #28]
 8002f36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f3a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002f3e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	7bdb      	ldrb	r3, [r3, #15]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d016      	beq.n	8002f76 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002f48:	69fb      	ldr	r3, [r7, #28]
 8002f4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f52:	69fa      	ldr	r2, [r7, #28]
 8002f54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f58:	f043 030b 	orr.w	r3, r3, #11
 8002f5c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f6e:	f043 030b 	orr.w	r3, r3, #11
 8002f72:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f74:	e015      	b.n	8002fa2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002f76:	69fb      	ldr	r3, [r7, #28]
 8002f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f7c:	695b      	ldr	r3, [r3, #20]
 8002f7e:	69fa      	ldr	r2, [r7, #28]
 8002f80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f84:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f88:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002f8c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	69fa      	ldr	r2, [r7, #28]
 8002f98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002f9c:	f043 030b 	orr.w	r3, r3, #11
 8002fa0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	69fa      	ldr	r2, [r7, #28]
 8002fac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fb0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002fb4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6818      	ldr	r0, [r3, #0]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	f003 fc01 	bl	80067cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695a      	ldr	r2, [r3, #20]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002fd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f003 fb30 	bl	8006644 <USB_ReadInterrupts>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fee:	d123      	bne.n	8003038 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f003 fbc6 	bl	8006786 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4618      	mov	r0, r3
 8003000:	f002 fc7d 	bl	80058fe <USB_GetDevSpeed>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681c      	ldr	r4, [r3, #0]
 8003010:	f001 fa0a 	bl	8004428 <HAL_RCC_GetHCLKFreq>
 8003014:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800301a:	461a      	mov	r2, r3
 800301c:	4620      	mov	r0, r4
 800301e:	f002 f981 	bl	8005324 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f008 fe93 	bl	800bd4e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003036:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4618      	mov	r0, r3
 800303e:	f003 fb01 	bl	8006644 <USB_ReadInterrupts>
 8003042:	4603      	mov	r3, r0
 8003044:	f003 0308 	and.w	r3, r3, #8
 8003048:	2b08      	cmp	r3, #8
 800304a:	d10a      	bne.n	8003062 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f008 fe70 	bl	800bd32 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	695a      	ldr	r2, [r3, #20]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f002 0208 	and.w	r2, r2, #8
 8003060:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4618      	mov	r0, r3
 8003068:	f003 faec 	bl	8006644 <USB_ReadInterrupts>
 800306c:	4603      	mov	r3, r0
 800306e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003072:	2b80      	cmp	r3, #128	@ 0x80
 8003074:	d123      	bne.n	80030be <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003076:	6a3b      	ldr	r3, [r7, #32]
 8003078:	699b      	ldr	r3, [r3, #24]
 800307a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800307e:	6a3b      	ldr	r3, [r7, #32]
 8003080:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003082:	2301      	movs	r3, #1
 8003084:	627b      	str	r3, [r7, #36]	@ 0x24
 8003086:	e014      	b.n	80030b2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800308c:	4613      	mov	r3, r2
 800308e:	00db      	lsls	r3, r3, #3
 8003090:	4413      	add	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d105      	bne.n	80030ac <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80030a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	4619      	mov	r1, r3
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	f000 fb0a 	bl	80036c0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	3301      	adds	r3, #1
 80030b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	791b      	ldrb	r3, [r3, #4]
 80030b6:	461a      	mov	r2, r3
 80030b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d3e4      	bcc.n	8003088 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4618      	mov	r0, r3
 80030c4:	f003 fabe 	bl	8006644 <USB_ReadInterrupts>
 80030c8:	4603      	mov	r3, r0
 80030ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80030d2:	d13c      	bne.n	800314e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80030d4:	2301      	movs	r3, #1
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80030d8:	e02b      	b.n	8003132 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80030da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030dc:	015a      	lsls	r2, r3, #5
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	4413      	add	r3, r2
 80030e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030ee:	4613      	mov	r3, r2
 80030f0:	00db      	lsls	r3, r3, #3
 80030f2:	4413      	add	r3, r2
 80030f4:	009b      	lsls	r3, r3, #2
 80030f6:	440b      	add	r3, r1
 80030f8:	3318      	adds	r3, #24
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d115      	bne.n	800312c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003100:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003102:	2b00      	cmp	r3, #0
 8003104:	da12      	bge.n	800312c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800310a:	4613      	mov	r3, r2
 800310c:	00db      	lsls	r3, r3, #3
 800310e:	4413      	add	r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	440b      	add	r3, r1
 8003114:	3317      	adds	r3, #23
 8003116:	2201      	movs	r2, #1
 8003118:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800311a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800311c:	b2db      	uxtb	r3, r3
 800311e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003122:	b2db      	uxtb	r3, r3
 8003124:	4619      	mov	r1, r3
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f000 faca 	bl	80036c0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800312c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800312e:	3301      	adds	r3, #1
 8003130:	627b      	str	r3, [r7, #36]	@ 0x24
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	791b      	ldrb	r3, [r3, #4]
 8003136:	461a      	mov	r2, r3
 8003138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800313a:	4293      	cmp	r3, r2
 800313c:	d3cd      	bcc.n	80030da <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	695a      	ldr	r2, [r3, #20]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800314c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f003 fa76 	bl	8006644 <USB_ReadInterrupts>
 8003158:	4603      	mov	r3, r0
 800315a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800315e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003162:	d156      	bne.n	8003212 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003164:	2301      	movs	r3, #1
 8003166:	627b      	str	r3, [r7, #36]	@ 0x24
 8003168:	e045      	b.n	80031f6 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	015a      	lsls	r2, r3, #5
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	4413      	add	r3, r2
 8003172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800317a:	6879      	ldr	r1, [r7, #4]
 800317c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800317e:	4613      	mov	r3, r2
 8003180:	00db      	lsls	r3, r3, #3
 8003182:	4413      	add	r3, r2
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	440b      	add	r3, r1
 8003188:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d12e      	bne.n	80031f0 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003192:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003194:	2b00      	cmp	r3, #0
 8003196:	da2b      	bge.n	80031f0 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	0c1a      	lsrs	r2, r3, #16
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80031a2:	4053      	eors	r3, r2
 80031a4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d121      	bne.n	80031f0 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b0:	4613      	mov	r3, r2
 80031b2:	00db      	lsls	r3, r3, #3
 80031b4:	4413      	add	r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80031be:	2201      	movs	r2, #1
 80031c0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80031c2:	6a3b      	ldr	r3, [r7, #32]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80031ce:	6a3b      	ldr	r3, [r7, #32]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10a      	bne.n	80031f0 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	69fa      	ldr	r2, [r7, #28]
 80031e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80031e8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031ec:	6053      	str	r3, [r2, #4]
            break;
 80031ee:	e008      	b.n	8003202 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	3301      	adds	r3, #1
 80031f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	791b      	ldrb	r3, [r3, #4]
 80031fa:	461a      	mov	r2, r3
 80031fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fe:	4293      	cmp	r3, r2
 8003200:	d3b3      	bcc.n	800316a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695a      	ldr	r2, [r3, #20]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003210:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f003 fa14 	bl	8006644 <USB_ReadInterrupts>
 800321c:	4603      	mov	r3, r0
 800321e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003226:	d10a      	bne.n	800323e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f008 fe11 	bl	800be50 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	695a      	ldr	r2, [r3, #20]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800323c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f003 f9fe 	bl	8006644 <USB_ReadInterrupts>
 8003248:	4603      	mov	r3, r0
 800324a:	f003 0304 	and.w	r3, r3, #4
 800324e:	2b04      	cmp	r3, #4
 8003250:	d115      	bne.n	800327e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	f003 0304 	and.w	r3, r3, #4
 8003260:	2b00      	cmp	r3, #0
 8003262:	d002      	beq.n	800326a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003264:	6878      	ldr	r0, [r7, #4]
 8003266:	f008 fe01 	bl	800be6c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	430a      	orrs	r2, r1
 8003278:	605a      	str	r2, [r3, #4]
 800327a:	e000      	b.n	800327e <HAL_PCD_IRQHandler+0x93c>
      return;
 800327c:	bf00      	nop
    }
  }
}
 800327e:	3734      	adds	r7, #52	@ 0x34
 8003280:	46bd      	mov	sp, r7
 8003282:	bd90      	pop	{r4, r7, pc}

08003284 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	460b      	mov	r3, r1
 800328e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_PCD_SetAddress+0x1a>
 800329a:	2302      	movs	r3, #2
 800329c:	e012      	b.n	80032c4 <HAL_PCD_SetAddress+0x40>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	78fa      	ldrb	r2, [r7, #3]
 80032aa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	78fa      	ldrb	r2, [r7, #3]
 80032b2:	4611      	mov	r1, r2
 80032b4:	4618      	mov	r0, r3
 80032b6:	f003 f95d 	bl	8006574 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	4608      	mov	r0, r1
 80032d6:	4611      	mov	r1, r2
 80032d8:	461a      	mov	r2, r3
 80032da:	4603      	mov	r3, r0
 80032dc:	70fb      	strb	r3, [r7, #3]
 80032de:	460b      	mov	r3, r1
 80032e0:	803b      	strh	r3, [r7, #0]
 80032e2:	4613      	mov	r3, r2
 80032e4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80032e6:	2300      	movs	r3, #0
 80032e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80032ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	da0f      	bge.n	8003312 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032f2:	78fb      	ldrb	r3, [r7, #3]
 80032f4:	f003 020f 	and.w	r2, r3, #15
 80032f8:	4613      	mov	r3, r2
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4413      	add	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	3310      	adds	r3, #16
 8003302:	687a      	ldr	r2, [r7, #4]
 8003304:	4413      	add	r3, r2
 8003306:	3304      	adds	r3, #4
 8003308:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	705a      	strb	r2, [r3, #1]
 8003310:	e00f      	b.n	8003332 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003312:	78fb      	ldrb	r3, [r7, #3]
 8003314:	f003 020f 	and.w	r2, r3, #15
 8003318:	4613      	mov	r3, r2
 800331a:	00db      	lsls	r3, r3, #3
 800331c:	4413      	add	r3, r2
 800331e:	009b      	lsls	r3, r3, #2
 8003320:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	4413      	add	r3, r2
 8003328:	3304      	adds	r3, #4
 800332a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003332:	78fb      	ldrb	r3, [r7, #3]
 8003334:	f003 030f 	and.w	r3, r3, #15
 8003338:	b2da      	uxtb	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800333e:	883b      	ldrh	r3, [r7, #0]
 8003340:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	78ba      	ldrb	r2, [r7, #2]
 800334c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	785b      	ldrb	r3, [r3, #1]
 8003352:	2b00      	cmp	r3, #0
 8003354:	d004      	beq.n	8003360 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	781b      	ldrb	r3, [r3, #0]
 800335a:	461a      	mov	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003360:	78bb      	ldrb	r3, [r7, #2]
 8003362:	2b02      	cmp	r3, #2
 8003364:	d102      	bne.n	800336c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2200      	movs	r2, #0
 800336a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003372:	2b01      	cmp	r3, #1
 8003374:	d101      	bne.n	800337a <HAL_PCD_EP_Open+0xae>
 8003376:	2302      	movs	r3, #2
 8003378:	e00e      	b.n	8003398 <HAL_PCD_EP_Open+0xcc>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2201      	movs	r2, #1
 800337e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68f9      	ldr	r1, [r7, #12]
 8003388:	4618      	mov	r0, r3
 800338a:	f002 fadd 	bl	8005948 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2200      	movs	r2, #0
 8003392:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003396:	7afb      	ldrb	r3, [r7, #11]
}
 8003398:	4618      	mov	r0, r3
 800339a:	3710      	adds	r7, #16
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}

080033a0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b084      	sub	sp, #16
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	460b      	mov	r3, r1
 80033aa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80033ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	da0f      	bge.n	80033d4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033b4:	78fb      	ldrb	r3, [r7, #3]
 80033b6:	f003 020f 	and.w	r2, r3, #15
 80033ba:	4613      	mov	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	4413      	add	r3, r2
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	3310      	adds	r3, #16
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	4413      	add	r3, r2
 80033c8:	3304      	adds	r3, #4
 80033ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2201      	movs	r2, #1
 80033d0:	705a      	strb	r2, [r3, #1]
 80033d2:	e00f      	b.n	80033f4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033d4:	78fb      	ldrb	r3, [r7, #3]
 80033d6:	f003 020f 	and.w	r2, r3, #15
 80033da:	4613      	mov	r3, r2
 80033dc:	00db      	lsls	r3, r3, #3
 80033de:	4413      	add	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	4413      	add	r3, r2
 80033ea:	3304      	adds	r3, #4
 80033ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80033f4:	78fb      	ldrb	r3, [r7, #3]
 80033f6:	f003 030f 	and.w	r3, r3, #15
 80033fa:	b2da      	uxtb	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003406:	2b01      	cmp	r3, #1
 8003408:	d101      	bne.n	800340e <HAL_PCD_EP_Close+0x6e>
 800340a:	2302      	movs	r3, #2
 800340c:	e00e      	b.n	800342c <HAL_PCD_EP_Close+0x8c>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68f9      	ldr	r1, [r7, #12]
 800341c:	4618      	mov	r0, r3
 800341e:	f002 fb1b 	bl	8005a58 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	607a      	str	r2, [r7, #4]
 800343e:	603b      	str	r3, [r7, #0]
 8003440:	460b      	mov	r3, r1
 8003442:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003444:	7afb      	ldrb	r3, [r7, #11]
 8003446:	f003 020f 	and.w	r2, r3, #15
 800344a:	4613      	mov	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4413      	add	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	4413      	add	r3, r2
 800345a:	3304      	adds	r3, #4
 800345c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	683a      	ldr	r2, [r7, #0]
 8003468:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2200      	movs	r2, #0
 800346e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2200      	movs	r2, #0
 8003474:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003476:	7afb      	ldrb	r3, [r7, #11]
 8003478:	f003 030f 	and.w	r3, r3, #15
 800347c:	b2da      	uxtb	r2, r3
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	799b      	ldrb	r3, [r3, #6]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d102      	bne.n	8003490 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	6818      	ldr	r0, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	799b      	ldrb	r3, [r3, #6]
 8003498:	461a      	mov	r2, r3
 800349a:	6979      	ldr	r1, [r7, #20]
 800349c:	f002 fbb8 	bl	8005c10 <USB_EPStartXfer>

  return HAL_OK;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80034aa:	b480      	push	{r7}
 80034ac:	b083      	sub	sp, #12
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
 80034b2:	460b      	mov	r3, r1
 80034b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80034b6:	78fb      	ldrb	r3, [r7, #3]
 80034b8:	f003 020f 	and.w	r2, r3, #15
 80034bc:	6879      	ldr	r1, [r7, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	00db      	lsls	r3, r3, #3
 80034c2:	4413      	add	r3, r2
 80034c4:	009b      	lsls	r3, r3, #2
 80034c6:	440b      	add	r3, r1
 80034c8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80034cc:	681b      	ldr	r3, [r3, #0]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr

080034da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b086      	sub	sp, #24
 80034de:	af00      	add	r7, sp, #0
 80034e0:	60f8      	str	r0, [r7, #12]
 80034e2:	607a      	str	r2, [r7, #4]
 80034e4:	603b      	str	r3, [r7, #0]
 80034e6:	460b      	mov	r3, r1
 80034e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80034ea:	7afb      	ldrb	r3, [r7, #11]
 80034ec:	f003 020f 	and.w	r2, r3, #15
 80034f0:	4613      	mov	r3, r2
 80034f2:	00db      	lsls	r3, r3, #3
 80034f4:	4413      	add	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	3310      	adds	r3, #16
 80034fa:	68fa      	ldr	r2, [r7, #12]
 80034fc:	4413      	add	r3, r2
 80034fe:	3304      	adds	r3, #4
 8003500:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	687a      	ldr	r2, [r7, #4]
 8003506:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2200      	movs	r2, #0
 8003512:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2201      	movs	r2, #1
 8003518:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800351a:	7afb      	ldrb	r3, [r7, #11]
 800351c:	f003 030f 	and.w	r3, r3, #15
 8003520:	b2da      	uxtb	r2, r3
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	799b      	ldrb	r3, [r3, #6]
 800352a:	2b01      	cmp	r3, #1
 800352c:	d102      	bne.n	8003534 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	6818      	ldr	r0, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	799b      	ldrb	r3, [r3, #6]
 800353c:	461a      	mov	r2, r3
 800353e:	6979      	ldr	r1, [r7, #20]
 8003540:	f002 fb66 	bl	8005c10 <USB_EPStartXfer>

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b084      	sub	sp, #16
 8003552:	af00      	add	r7, sp, #0
 8003554:	6078      	str	r0, [r7, #4]
 8003556:	460b      	mov	r3, r1
 8003558:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800355a:	78fb      	ldrb	r3, [r7, #3]
 800355c:	f003 030f 	and.w	r3, r3, #15
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	7912      	ldrb	r2, [r2, #4]
 8003564:	4293      	cmp	r3, r2
 8003566:	d901      	bls.n	800356c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e04f      	b.n	800360c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800356c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003570:	2b00      	cmp	r3, #0
 8003572:	da0f      	bge.n	8003594 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003574:	78fb      	ldrb	r3, [r7, #3]
 8003576:	f003 020f 	and.w	r2, r3, #15
 800357a:	4613      	mov	r3, r2
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	4413      	add	r3, r2
 8003580:	009b      	lsls	r3, r3, #2
 8003582:	3310      	adds	r3, #16
 8003584:	687a      	ldr	r2, [r7, #4]
 8003586:	4413      	add	r3, r2
 8003588:	3304      	adds	r3, #4
 800358a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2201      	movs	r2, #1
 8003590:	705a      	strb	r2, [r3, #1]
 8003592:	e00d      	b.n	80035b0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	4613      	mov	r3, r2
 8003598:	00db      	lsls	r3, r3, #3
 800359a:	4413      	add	r3, r2
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	4413      	add	r3, r2
 80035a6:	3304      	adds	r3, #4
 80035a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2201      	movs	r2, #1
 80035b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035b6:	78fb      	ldrb	r3, [r7, #3]
 80035b8:	f003 030f 	and.w	r3, r3, #15
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d101      	bne.n	80035d0 <HAL_PCD_EP_SetStall+0x82>
 80035cc:	2302      	movs	r3, #2
 80035ce:	e01d      	b.n	800360c <HAL_PCD_EP_SetStall+0xbe>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68f9      	ldr	r1, [r7, #12]
 80035de:	4618      	mov	r0, r3
 80035e0:	f002 fef4 	bl	80063cc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80035e4:	78fb      	ldrb	r3, [r7, #3]
 80035e6:	f003 030f 	and.w	r3, r3, #15
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d109      	bne.n	8003602 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6818      	ldr	r0, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	7999      	ldrb	r1, [r3, #6]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035fc:	461a      	mov	r2, r3
 80035fe:	f003 f8e5 	bl	80067cc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	460b      	mov	r3, r1
 800361e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003620:	78fb      	ldrb	r3, [r7, #3]
 8003622:	f003 030f 	and.w	r3, r3, #15
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	7912      	ldrb	r2, [r2, #4]
 800362a:	4293      	cmp	r3, r2
 800362c:	d901      	bls.n	8003632 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e042      	b.n	80036b8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003632:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003636:	2b00      	cmp	r3, #0
 8003638:	da0f      	bge.n	800365a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800363a:	78fb      	ldrb	r3, [r7, #3]
 800363c:	f003 020f 	and.w	r2, r3, #15
 8003640:	4613      	mov	r3, r2
 8003642:	00db      	lsls	r3, r3, #3
 8003644:	4413      	add	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	3310      	adds	r3, #16
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	4413      	add	r3, r2
 800364e:	3304      	adds	r3, #4
 8003650:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2201      	movs	r2, #1
 8003656:	705a      	strb	r2, [r3, #1]
 8003658:	e00f      	b.n	800367a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800365a:	78fb      	ldrb	r3, [r7, #3]
 800365c:	f003 020f 	and.w	r2, r3, #15
 8003660:	4613      	mov	r3, r2
 8003662:	00db      	lsls	r3, r3, #3
 8003664:	4413      	add	r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	4413      	add	r3, r2
 8003670:	3304      	adds	r3, #4
 8003672:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003680:	78fb      	ldrb	r3, [r7, #3]
 8003682:	f003 030f 	and.w	r3, r3, #15
 8003686:	b2da      	uxtb	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003692:	2b01      	cmp	r3, #1
 8003694:	d101      	bne.n	800369a <HAL_PCD_EP_ClrStall+0x86>
 8003696:	2302      	movs	r3, #2
 8003698:	e00e      	b.n	80036b8 <HAL_PCD_EP_ClrStall+0xa4>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2201      	movs	r2, #1
 800369e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68f9      	ldr	r1, [r7, #12]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f002 fefd 	bl	80064a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	460b      	mov	r3, r1
 80036ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80036cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	da0c      	bge.n	80036ee <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036d4:	78fb      	ldrb	r3, [r7, #3]
 80036d6:	f003 020f 	and.w	r2, r3, #15
 80036da:	4613      	mov	r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	3310      	adds	r3, #16
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	4413      	add	r3, r2
 80036e8:	3304      	adds	r3, #4
 80036ea:	60fb      	str	r3, [r7, #12]
 80036ec:	e00c      	b.n	8003708 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036ee:	78fb      	ldrb	r3, [r7, #3]
 80036f0:	f003 020f 	and.w	r2, r3, #15
 80036f4:	4613      	mov	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	4413      	add	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	4413      	add	r3, r2
 8003704:	3304      	adds	r3, #4
 8003706:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68f9      	ldr	r1, [r7, #12]
 800370e:	4618      	mov	r0, r3
 8003710:	f002 fd1c 	bl	800614c <USB_EPStopXfer>
 8003714:	4603      	mov	r3, r0
 8003716:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003718:	7afb      	ldrb	r3, [r7, #11]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b08a      	sub	sp, #40	@ 0x28
 8003726:	af02      	add	r7, sp, #8
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	4613      	mov	r3, r2
 800373a:	00db      	lsls	r3, r3, #3
 800373c:	4413      	add	r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	3310      	adds	r3, #16
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	4413      	add	r3, r2
 8003746:	3304      	adds	r3, #4
 8003748:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	695a      	ldr	r2, [r3, #20]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	429a      	cmp	r2, r3
 8003754:	d901      	bls.n	800375a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e06b      	b.n	8003832 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	69fa      	ldr	r2, [r7, #28]
 800376c:	429a      	cmp	r2, r3
 800376e:	d902      	bls.n	8003776 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	3303      	adds	r3, #3
 800377a:	089b      	lsrs	r3, r3, #2
 800377c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800377e:	e02a      	b.n	80037d6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	695b      	ldr	r3, [r3, #20]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	69fa      	ldr	r2, [r7, #28]
 8003792:	429a      	cmp	r2, r3
 8003794:	d902      	bls.n	800379c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	3303      	adds	r3, #3
 80037a0:	089b      	lsrs	r3, r3, #2
 80037a2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	68d9      	ldr	r1, [r3, #12]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	b2da      	uxtb	r2, r3
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	4603      	mov	r3, r0
 80037b8:	6978      	ldr	r0, [r7, #20]
 80037ba:	f002 fd71 	bl	80062a0 <USB_WritePacket>

    ep->xfer_buff  += len;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	441a      	add	r2, r3
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	695a      	ldr	r2, [r3, #20]
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	441a      	add	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	015a      	lsls	r2, r3, #5
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	4413      	add	r3, r2
 80037de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d809      	bhi.n	8003800 <PCD_WriteEmptyTxFifo+0xde>
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	695a      	ldr	r2, [r3, #20]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d203      	bcs.n	8003800 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1bf      	bne.n	8003780 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	691a      	ldr	r2, [r3, #16]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	429a      	cmp	r2, r3
 800380a:	d811      	bhi.n	8003830 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	f003 030f 	and.w	r3, r3, #15
 8003812:	2201      	movs	r2, #1
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800381a:	693b      	ldr	r3, [r7, #16]
 800381c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	43db      	mvns	r3, r3
 8003826:	6939      	ldr	r1, [r7, #16]
 8003828:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800382c:	4013      	ands	r3, r2
 800382e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3720      	adds	r7, #32
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
	...

0800383c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b088      	sub	sp, #32
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	333c      	adds	r3, #60	@ 0x3c
 8003854:	3304      	adds	r3, #4
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	015a      	lsls	r2, r3, #5
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	4413      	add	r3, r2
 8003862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	799b      	ldrb	r3, [r3, #6]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d17b      	bne.n	800396a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f003 0308 	and.w	r3, r3, #8
 8003878:	2b00      	cmp	r3, #0
 800387a:	d015      	beq.n	80038a8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	4a61      	ldr	r2, [pc, #388]	@ (8003a04 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003880:	4293      	cmp	r3, r2
 8003882:	f240 80b9 	bls.w	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 80b3 	beq.w	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	015a      	lsls	r2, r3, #5
 8003896:	69bb      	ldr	r3, [r7, #24]
 8003898:	4413      	add	r3, r2
 800389a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800389e:	461a      	mov	r2, r3
 80038a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038a4:	6093      	str	r3, [r2, #8]
 80038a6:	e0a7      	b.n	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	f003 0320 	and.w	r3, r3, #32
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d009      	beq.n	80038c6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	015a      	lsls	r2, r3, #5
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	4413      	add	r3, r2
 80038ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038be:	461a      	mov	r2, r3
 80038c0:	2320      	movs	r3, #32
 80038c2:	6093      	str	r3, [r2, #8]
 80038c4:	e098      	b.n	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	f040 8093 	bne.w	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	4a4b      	ldr	r2, [pc, #300]	@ (8003a04 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d90f      	bls.n	80038fa <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00a      	beq.n	80038fa <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	015a      	lsls	r2, r3, #5
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	4413      	add	r3, r2
 80038ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038f0:	461a      	mov	r2, r3
 80038f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038f6:	6093      	str	r3, [r2, #8]
 80038f8:	e07e      	b.n	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80038fa:	683a      	ldr	r2, [r7, #0]
 80038fc:	4613      	mov	r3, r2
 80038fe:	00db      	lsls	r3, r3, #3
 8003900:	4413      	add	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	4413      	add	r3, r2
 800390c:	3304      	adds	r3, #4
 800390e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6a1a      	ldr	r2, [r3, #32]
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	0159      	lsls	r1, r3, #5
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	440b      	add	r3, r1
 800391c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003926:	1ad2      	subs	r2, r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d114      	bne.n	800395c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	691b      	ldr	r3, [r3, #16]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d109      	bne.n	800394e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6818      	ldr	r0, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003944:	461a      	mov	r2, r3
 8003946:	2101      	movs	r1, #1
 8003948:	f002 ff40 	bl	80067cc <USB_EP0_OutStart>
 800394c:	e006      	b.n	800395c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	441a      	add	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	b2db      	uxtb	r3, r3
 8003960:	4619      	mov	r1, r3
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f008 f9b0 	bl	800bcc8 <HAL_PCD_DataOutStageCallback>
 8003968:	e046      	b.n	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	4a26      	ldr	r2, [pc, #152]	@ (8003a08 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d124      	bne.n	80039bc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00a      	beq.n	8003992 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	015a      	lsls	r2, r3, #5
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	4413      	add	r3, r2
 8003984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003988:	461a      	mov	r2, r3
 800398a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800398e:	6093      	str	r3, [r2, #8]
 8003990:	e032      	b.n	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f003 0320 	and.w	r3, r3, #32
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	015a      	lsls	r2, r3, #5
 80039a0:	69bb      	ldr	r3, [r7, #24]
 80039a2:	4413      	add	r3, r2
 80039a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80039a8:	461a      	mov	r2, r3
 80039aa:	2320      	movs	r3, #32
 80039ac:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	4619      	mov	r1, r3
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f008 f987 	bl	800bcc8 <HAL_PCD_DataOutStageCallback>
 80039ba:	e01d      	b.n	80039f8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d114      	bne.n	80039ec <PCD_EP_OutXfrComplete_int+0x1b0>
 80039c2:	6879      	ldr	r1, [r7, #4]
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	4613      	mov	r3, r2
 80039c8:	00db      	lsls	r3, r3, #3
 80039ca:	4413      	add	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	440b      	add	r3, r1
 80039d0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d108      	bne.n	80039ec <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80039e4:	461a      	mov	r2, r3
 80039e6:	2100      	movs	r1, #0
 80039e8:	f002 fef0 	bl	80067cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	4619      	mov	r1, r3
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f008 f968 	bl	800bcc8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	4f54300a 	.word	0x4f54300a
 8003a08:	4f54310a 	.word	0x4f54310a

08003a0c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a1c:	697b      	ldr	r3, [r7, #20]
 8003a1e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	333c      	adds	r3, #60	@ 0x3c
 8003a24:	3304      	adds	r3, #4
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	015a      	lsls	r2, r3, #5
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	4413      	add	r3, r2
 8003a32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4a15      	ldr	r2, [pc, #84]	@ (8003a94 <PCD_EP_OutSetupPacket_int+0x88>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d90e      	bls.n	8003a60 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d009      	beq.n	8003a60 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4413      	add	r3, r2
 8003a54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a58:	461a      	mov	r2, r3
 8003a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a5e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f008 f91f 	bl	800bca4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4a0a      	ldr	r2, [pc, #40]	@ (8003a94 <PCD_EP_OutSetupPacket_int+0x88>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d90c      	bls.n	8003a88 <PCD_EP_OutSetupPacket_int+0x7c>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	799b      	ldrb	r3, [r3, #6]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d108      	bne.n	8003a88 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6818      	ldr	r0, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a80:	461a      	mov	r2, r3
 8003a82:	2101      	movs	r1, #1
 8003a84:	f002 fea2 	bl	80067cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3718      	adds	r7, #24
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	4f54300a 	.word	0x4f54300a

08003a98 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	460b      	mov	r3, r1
 8003aa2:	70fb      	strb	r3, [r7, #3]
 8003aa4:	4613      	mov	r3, r2
 8003aa6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003ab0:	78fb      	ldrb	r3, [r7, #3]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d107      	bne.n	8003ac6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003ab6:	883b      	ldrh	r3, [r7, #0]
 8003ab8:	0419      	lsls	r1, r3, #16
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ac4:	e028      	b.n	8003b18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003acc:	0c1b      	lsrs	r3, r3, #16
 8003ace:	68ba      	ldr	r2, [r7, #8]
 8003ad0:	4413      	add	r3, r2
 8003ad2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	73fb      	strb	r3, [r7, #15]
 8003ad8:	e00d      	b.n	8003af6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	7bfb      	ldrb	r3, [r7, #15]
 8003ae0:	3340      	adds	r3, #64	@ 0x40
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	0c1b      	lsrs	r3, r3, #16
 8003aea:	68ba      	ldr	r2, [r7, #8]
 8003aec:	4413      	add	r3, r2
 8003aee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003af0:	7bfb      	ldrb	r3, [r7, #15]
 8003af2:	3301      	adds	r3, #1
 8003af4:	73fb      	strb	r3, [r7, #15]
 8003af6:	7bfa      	ldrb	r2, [r7, #15]
 8003af8:	78fb      	ldrb	r3, [r7, #3]
 8003afa:	3b01      	subs	r3, #1
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d3ec      	bcc.n	8003ada <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003b00:	883b      	ldrh	r3, [r7, #0]
 8003b02:	0418      	lsls	r0, r3, #16
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6819      	ldr	r1, [r3, #0]
 8003b08:	78fb      	ldrb	r3, [r7, #3]
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	4302      	orrs	r2, r0
 8003b10:	3340      	adds	r3, #64	@ 0x40
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	460b      	mov	r3, r1
 8003b30:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	887a      	ldrh	r2, [r7, #2]
 8003b38:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	460b      	mov	r3, r1
 8003b52:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003b54:	bf00      	nop
 8003b56:	370c      	adds	r7, #12
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b086      	sub	sp, #24
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d101      	bne.n	8003b72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e267      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d075      	beq.n	8003c6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b7e:	4b88      	ldr	r3, [pc, #544]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 030c 	and.w	r3, r3, #12
 8003b86:	2b04      	cmp	r3, #4
 8003b88:	d00c      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b8a:	4b85      	ldr	r3, [pc, #532]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d112      	bne.n	8003bbc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003b96:	4b82      	ldr	r3, [pc, #520]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ba2:	d10b      	bne.n	8003bbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba4:	4b7e      	ldr	r3, [pc, #504]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d05b      	beq.n	8003c68 <HAL_RCC_OscConfig+0x108>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d157      	bne.n	8003c68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e242      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bc4:	d106      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x74>
 8003bc6:	4b76      	ldr	r3, [pc, #472]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a75      	ldr	r2, [pc, #468]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bd0:	6013      	str	r3, [r2, #0]
 8003bd2:	e01d      	b.n	8003c10 <HAL_RCC_OscConfig+0xb0>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bdc:	d10c      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x98>
 8003bde:	4b70      	ldr	r3, [pc, #448]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a6f      	ldr	r2, [pc, #444]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003be4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	4b6d      	ldr	r3, [pc, #436]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a6c      	ldr	r2, [pc, #432]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003bf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bf4:	6013      	str	r3, [r2, #0]
 8003bf6:	e00b      	b.n	8003c10 <HAL_RCC_OscConfig+0xb0>
 8003bf8:	4b69      	ldr	r3, [pc, #420]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a68      	ldr	r2, [pc, #416]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003bfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c02:	6013      	str	r3, [r2, #0]
 8003c04:	4b66      	ldr	r3, [pc, #408]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a65      	ldr	r2, [pc, #404]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d013      	beq.n	8003c40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c18:	f7fd fd22 	bl	8001660 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c20:	f7fd fd1e 	bl	8001660 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b64      	cmp	r3, #100	@ 0x64
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e207      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c32:	4b5b      	ldr	r3, [pc, #364]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0f0      	beq.n	8003c20 <HAL_RCC_OscConfig+0xc0>
 8003c3e:	e014      	b.n	8003c6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c40:	f7fd fd0e 	bl	8001660 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c48:	f7fd fd0a 	bl	8001660 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b64      	cmp	r3, #100	@ 0x64
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e1f3      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5a:	4b51      	ldr	r3, [pc, #324]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1f0      	bne.n	8003c48 <HAL_RCC_OscConfig+0xe8>
 8003c66:	e000      	b.n	8003c6a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d063      	beq.n	8003d3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c76:	4b4a      	ldr	r3, [pc, #296]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f003 030c 	and.w	r3, r3, #12
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00b      	beq.n	8003c9a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c82:	4b47      	ldr	r3, [pc, #284]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003c8a:	2b08      	cmp	r3, #8
 8003c8c:	d11c      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c8e:	4b44      	ldr	r3, [pc, #272]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d116      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c9a:	4b41      	ldr	r3, [pc, #260]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d005      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x152>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	2b01      	cmp	r3, #1
 8003cac:	d001      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e1c7      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cb2:	4b3b      	ldr	r3, [pc, #236]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	691b      	ldr	r3, [r3, #16]
 8003cbe:	00db      	lsls	r3, r3, #3
 8003cc0:	4937      	ldr	r1, [pc, #220]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cc6:	e03a      	b.n	8003d3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68db      	ldr	r3, [r3, #12]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d020      	beq.n	8003d12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003cd0:	4b34      	ldr	r3, [pc, #208]	@ (8003da4 <HAL_RCC_OscConfig+0x244>)
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cd6:	f7fd fcc3 	bl	8001660 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003cde:	f7fd fcbf 	bl	8001660 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b02      	cmp	r3, #2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e1a8      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf0:	4b2b      	ldr	r3, [pc, #172]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cfc:	4b28      	ldr	r3, [pc, #160]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4925      	ldr	r1, [pc, #148]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	600b      	str	r3, [r1, #0]
 8003d10:	e015      	b.n	8003d3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d12:	4b24      	ldr	r3, [pc, #144]	@ (8003da4 <HAL_RCC_OscConfig+0x244>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d18:	f7fd fca2 	bl	8001660 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d20:	f7fd fc9e 	bl	8001660 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e187      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d32:	4b1b      	ldr	r3, [pc, #108]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0302 	and.w	r3, r3, #2
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0308 	and.w	r3, r3, #8
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d036      	beq.n	8003db8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d016      	beq.n	8003d80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d52:	4b15      	ldr	r3, [pc, #84]	@ (8003da8 <HAL_RCC_OscConfig+0x248>)
 8003d54:	2201      	movs	r2, #1
 8003d56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d58:	f7fd fc82 	bl	8001660 <HAL_GetTick>
 8003d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d5e:	e008      	b.n	8003d72 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d60:	f7fd fc7e 	bl	8001660 <HAL_GetTick>
 8003d64:	4602      	mov	r2, r0
 8003d66:	693b      	ldr	r3, [r7, #16]
 8003d68:	1ad3      	subs	r3, r2, r3
 8003d6a:	2b02      	cmp	r3, #2
 8003d6c:	d901      	bls.n	8003d72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d6e:	2303      	movs	r3, #3
 8003d70:	e167      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d72:	4b0b      	ldr	r3, [pc, #44]	@ (8003da0 <HAL_RCC_OscConfig+0x240>)
 8003d74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d0f0      	beq.n	8003d60 <HAL_RCC_OscConfig+0x200>
 8003d7e:	e01b      	b.n	8003db8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d80:	4b09      	ldr	r3, [pc, #36]	@ (8003da8 <HAL_RCC_OscConfig+0x248>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d86:	f7fd fc6b 	bl	8001660 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d8c:	e00e      	b.n	8003dac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d8e:	f7fd fc67 	bl	8001660 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d907      	bls.n	8003dac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e150      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
 8003da0:	40023800 	.word	0x40023800
 8003da4:	42470000 	.word	0x42470000
 8003da8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dac:	4b88      	ldr	r3, [pc, #544]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003dae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1ea      	bne.n	8003d8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0304 	and.w	r3, r3, #4
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f000 8097 	beq.w	8003ef4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dca:	4b81      	ldr	r3, [pc, #516]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d10f      	bne.n	8003df6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	60bb      	str	r3, [r7, #8]
 8003dda:	4b7d      	ldr	r3, [pc, #500]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dde:	4a7c      	ldr	r2, [pc, #496]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003de0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003de4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003de6:	4b7a      	ldr	r3, [pc, #488]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003dee:	60bb      	str	r3, [r7, #8]
 8003df0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003df2:	2301      	movs	r3, #1
 8003df4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003df6:	4b77      	ldr	r3, [pc, #476]	@ (8003fd4 <HAL_RCC_OscConfig+0x474>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d118      	bne.n	8003e34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e02:	4b74      	ldr	r3, [pc, #464]	@ (8003fd4 <HAL_RCC_OscConfig+0x474>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a73      	ldr	r2, [pc, #460]	@ (8003fd4 <HAL_RCC_OscConfig+0x474>)
 8003e08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e0e:	f7fd fc27 	bl	8001660 <HAL_GetTick>
 8003e12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e14:	e008      	b.n	8003e28 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e16:	f7fd fc23 	bl	8001660 <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	693b      	ldr	r3, [r7, #16]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	d901      	bls.n	8003e28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e10c      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e28:	4b6a      	ldr	r3, [pc, #424]	@ (8003fd4 <HAL_RCC_OscConfig+0x474>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d0f0      	beq.n	8003e16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d106      	bne.n	8003e4a <HAL_RCC_OscConfig+0x2ea>
 8003e3c:	4b64      	ldr	r3, [pc, #400]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e40:	4a63      	ldr	r2, [pc, #396]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e42:	f043 0301 	orr.w	r3, r3, #1
 8003e46:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e48:	e01c      	b.n	8003e84 <HAL_RCC_OscConfig+0x324>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	2b05      	cmp	r3, #5
 8003e50:	d10c      	bne.n	8003e6c <HAL_RCC_OscConfig+0x30c>
 8003e52:	4b5f      	ldr	r3, [pc, #380]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e56:	4a5e      	ldr	r2, [pc, #376]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e58:	f043 0304 	orr.w	r3, r3, #4
 8003e5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e5e:	4b5c      	ldr	r3, [pc, #368]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e62:	4a5b      	ldr	r2, [pc, #364]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e64:	f043 0301 	orr.w	r3, r3, #1
 8003e68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e6a:	e00b      	b.n	8003e84 <HAL_RCC_OscConfig+0x324>
 8003e6c:	4b58      	ldr	r3, [pc, #352]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e70:	4a57      	ldr	r2, [pc, #348]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e72:	f023 0301 	bic.w	r3, r3, #1
 8003e76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e78:	4b55      	ldr	r3, [pc, #340]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e7c:	4a54      	ldr	r2, [pc, #336]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003e7e:	f023 0304 	bic.w	r3, r3, #4
 8003e82:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d015      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e8c:	f7fd fbe8 	bl	8001660 <HAL_GetTick>
 8003e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e92:	e00a      	b.n	8003eaa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e94:	f7fd fbe4 	bl	8001660 <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e0cb      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eaa:	4b49      	ldr	r3, [pc, #292]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d0ee      	beq.n	8003e94 <HAL_RCC_OscConfig+0x334>
 8003eb6:	e014      	b.n	8003ee2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb8:	f7fd fbd2 	bl	8001660 <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ebe:	e00a      	b.n	8003ed6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ec0:	f7fd fbce 	bl	8001660 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e0b5      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d1ee      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003ee2:	7dfb      	ldrb	r3, [r7, #23]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d105      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ee8:	4b39      	ldr	r3, [pc, #228]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eec:	4a38      	ldr	r2, [pc, #224]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003eee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ef2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 80a1 	beq.w	8004040 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003efe:	4b34      	ldr	r3, [pc, #208]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f003 030c 	and.w	r3, r3, #12
 8003f06:	2b08      	cmp	r3, #8
 8003f08:	d05c      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d141      	bne.n	8003f96 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f12:	4b31      	ldr	r3, [pc, #196]	@ (8003fd8 <HAL_RCC_OscConfig+0x478>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f18:	f7fd fba2 	bl	8001660 <HAL_GetTick>
 8003f1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f1e:	e008      	b.n	8003f32 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f20:	f7fd fb9e 	bl	8001660 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e087      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f32:	4b27      	ldr	r3, [pc, #156]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d1f0      	bne.n	8003f20 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69da      	ldr	r2, [r3, #28]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a1b      	ldr	r3, [r3, #32]
 8003f46:	431a      	orrs	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f4c:	019b      	lsls	r3, r3, #6
 8003f4e:	431a      	orrs	r2, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f54:	085b      	lsrs	r3, r3, #1
 8003f56:	3b01      	subs	r3, #1
 8003f58:	041b      	lsls	r3, r3, #16
 8003f5a:	431a      	orrs	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f60:	061b      	lsls	r3, r3, #24
 8003f62:	491b      	ldr	r1, [pc, #108]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f68:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd8 <HAL_RCC_OscConfig+0x478>)
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f6e:	f7fd fb77 	bl	8001660 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f76:	f7fd fb73 	bl	8001660 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e05c      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f88:	4b11      	ldr	r3, [pc, #68]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0f0      	beq.n	8003f76 <HAL_RCC_OscConfig+0x416>
 8003f94:	e054      	b.n	8004040 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f96:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <HAL_RCC_OscConfig+0x478>)
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f9c:	f7fd fb60 	bl	8001660 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fa2:	e008      	b.n	8003fb6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fa4:	f7fd fb5c 	bl	8001660 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	2b02      	cmp	r3, #2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e045      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb6:	4b06      	ldr	r3, [pc, #24]	@ (8003fd0 <HAL_RCC_OscConfig+0x470>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d1f0      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x444>
 8003fc2:	e03d      	b.n	8004040 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	699b      	ldr	r3, [r3, #24]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d107      	bne.n	8003fdc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e038      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
 8003fd0:	40023800 	.word	0x40023800
 8003fd4:	40007000 	.word	0x40007000
 8003fd8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800404c <HAL_RCC_OscConfig+0x4ec>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d028      	beq.n	800403c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d121      	bne.n	800403c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004002:	429a      	cmp	r2, r3
 8004004:	d11a      	bne.n	800403c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800400c:	4013      	ands	r3, r2
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004012:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004014:	4293      	cmp	r3, r2
 8004016:	d111      	bne.n	800403c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004022:	085b      	lsrs	r3, r3, #1
 8004024:	3b01      	subs	r3, #1
 8004026:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004028:	429a      	cmp	r2, r3
 800402a:	d107      	bne.n	800403c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004036:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004038:	429a      	cmp	r2, r3
 800403a:	d001      	beq.n	8004040 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	e000      	b.n	8004042 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004040:	2300      	movs	r3, #0
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	40023800 	.word	0x40023800

08004050 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d101      	bne.n	8004064 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e0cc      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004064:	4b68      	ldr	r3, [pc, #416]	@ (8004208 <HAL_RCC_ClockConfig+0x1b8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0307 	and.w	r3, r3, #7
 800406c:	683a      	ldr	r2, [r7, #0]
 800406e:	429a      	cmp	r2, r3
 8004070:	d90c      	bls.n	800408c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004072:	4b65      	ldr	r3, [pc, #404]	@ (8004208 <HAL_RCC_ClockConfig+0x1b8>)
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	b2d2      	uxtb	r2, r2
 8004078:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800407a:	4b63      	ldr	r3, [pc, #396]	@ (8004208 <HAL_RCC_ClockConfig+0x1b8>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f003 0307 	and.w	r3, r3, #7
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	429a      	cmp	r2, r3
 8004086:	d001      	beq.n	800408c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e0b8      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d020      	beq.n	80040da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d005      	beq.n	80040b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040a4:	4b59      	ldr	r3, [pc, #356]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	4a58      	ldr	r2, [pc, #352]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80040ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0308 	and.w	r3, r3, #8
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040bc:	4b53      	ldr	r3, [pc, #332]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	4a52      	ldr	r2, [pc, #328]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80040c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040c8:	4b50      	ldr	r3, [pc, #320]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	689b      	ldr	r3, [r3, #8]
 80040d4:	494d      	ldr	r1, [pc, #308]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d044      	beq.n	8004170 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d107      	bne.n	80040fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ee:	4b47      	ldr	r3, [pc, #284]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d119      	bne.n	800412e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e07f      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b02      	cmp	r3, #2
 8004104:	d003      	beq.n	800410e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800410a:	2b03      	cmp	r3, #3
 800410c:	d107      	bne.n	800411e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800410e:	4b3f      	ldr	r3, [pc, #252]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	d109      	bne.n	800412e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e06f      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800411e:	4b3b      	ldr	r3, [pc, #236]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e067      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800412e:	4b37      	ldr	r3, [pc, #220]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f023 0203 	bic.w	r2, r3, #3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	4934      	ldr	r1, [pc, #208]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 800413c:	4313      	orrs	r3, r2
 800413e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004140:	f7fd fa8e 	bl	8001660 <HAL_GetTick>
 8004144:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004146:	e00a      	b.n	800415e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004148:	f7fd fa8a 	bl	8001660 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004156:	4293      	cmp	r3, r2
 8004158:	d901      	bls.n	800415e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e04f      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415e:	4b2b      	ldr	r3, [pc, #172]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 020c 	and.w	r2, r3, #12
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	429a      	cmp	r2, r3
 800416e:	d1eb      	bne.n	8004148 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004170:	4b25      	ldr	r3, [pc, #148]	@ (8004208 <HAL_RCC_ClockConfig+0x1b8>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	683a      	ldr	r2, [r7, #0]
 800417a:	429a      	cmp	r2, r3
 800417c:	d20c      	bcs.n	8004198 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800417e:	4b22      	ldr	r3, [pc, #136]	@ (8004208 <HAL_RCC_ClockConfig+0x1b8>)
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	b2d2      	uxtb	r2, r2
 8004184:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004186:	4b20      	ldr	r3, [pc, #128]	@ (8004208 <HAL_RCC_ClockConfig+0x1b8>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 0307 	and.w	r3, r3, #7
 800418e:	683a      	ldr	r2, [r7, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d001      	beq.n	8004198 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	e032      	b.n	80041fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0304 	and.w	r3, r3, #4
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d008      	beq.n	80041b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041a4:	4b19      	ldr	r3, [pc, #100]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	4916      	ldr	r1, [pc, #88]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80041b2:	4313      	orrs	r3, r2
 80041b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d009      	beq.n	80041d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041c2:	4b12      	ldr	r3, [pc, #72]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	691b      	ldr	r3, [r3, #16]
 80041ce:	00db      	lsls	r3, r3, #3
 80041d0:	490e      	ldr	r1, [pc, #56]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80041d2:	4313      	orrs	r3, r2
 80041d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80041d6:	f000 f821 	bl	800421c <HAL_RCC_GetSysClockFreq>
 80041da:	4602      	mov	r2, r0
 80041dc:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <HAL_RCC_ClockConfig+0x1bc>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	f003 030f 	and.w	r3, r3, #15
 80041e6:	490a      	ldr	r1, [pc, #40]	@ (8004210 <HAL_RCC_ClockConfig+0x1c0>)
 80041e8:	5ccb      	ldrb	r3, [r1, r3]
 80041ea:	fa22 f303 	lsr.w	r3, r2, r3
 80041ee:	4a09      	ldr	r2, [pc, #36]	@ (8004214 <HAL_RCC_ClockConfig+0x1c4>)
 80041f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80041f2:	4b09      	ldr	r3, [pc, #36]	@ (8004218 <HAL_RCC_ClockConfig+0x1c8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7fd f90a 	bl	8001410 <HAL_InitTick>

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3710      	adds	r7, #16
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	40023c00 	.word	0x40023c00
 800420c:	40023800 	.word	0x40023800
 8004210:	0800c500 	.word	0x0800c500
 8004214:	20000000 	.word	0x20000000
 8004218:	20000004 	.word	0x20000004

0800421c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800421c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004220:	b094      	sub	sp, #80	@ 0x50
 8004222:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004224:	2300      	movs	r3, #0
 8004226:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800422c:	2300      	movs	r3, #0
 800422e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004230:	2300      	movs	r3, #0
 8004232:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004234:	4b79      	ldr	r3, [pc, #484]	@ (800441c <HAL_RCC_GetSysClockFreq+0x200>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f003 030c 	and.w	r3, r3, #12
 800423c:	2b08      	cmp	r3, #8
 800423e:	d00d      	beq.n	800425c <HAL_RCC_GetSysClockFreq+0x40>
 8004240:	2b08      	cmp	r3, #8
 8004242:	f200 80e1 	bhi.w	8004408 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_RCC_GetSysClockFreq+0x34>
 800424a:	2b04      	cmp	r3, #4
 800424c:	d003      	beq.n	8004256 <HAL_RCC_GetSysClockFreq+0x3a>
 800424e:	e0db      	b.n	8004408 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004250:	4b73      	ldr	r3, [pc, #460]	@ (8004420 <HAL_RCC_GetSysClockFreq+0x204>)
 8004252:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004254:	e0db      	b.n	800440e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004256:	4b73      	ldr	r3, [pc, #460]	@ (8004424 <HAL_RCC_GetSysClockFreq+0x208>)
 8004258:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800425a:	e0d8      	b.n	800440e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800425c:	4b6f      	ldr	r3, [pc, #444]	@ (800441c <HAL_RCC_GetSysClockFreq+0x200>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004264:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004266:	4b6d      	ldr	r3, [pc, #436]	@ (800441c <HAL_RCC_GetSysClockFreq+0x200>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d063      	beq.n	800433a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004272:	4b6a      	ldr	r3, [pc, #424]	@ (800441c <HAL_RCC_GetSysClockFreq+0x200>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	099b      	lsrs	r3, r3, #6
 8004278:	2200      	movs	r2, #0
 800427a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800427c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800427e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004280:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004284:	633b      	str	r3, [r7, #48]	@ 0x30
 8004286:	2300      	movs	r3, #0
 8004288:	637b      	str	r3, [r7, #52]	@ 0x34
 800428a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800428e:	4622      	mov	r2, r4
 8004290:	462b      	mov	r3, r5
 8004292:	f04f 0000 	mov.w	r0, #0
 8004296:	f04f 0100 	mov.w	r1, #0
 800429a:	0159      	lsls	r1, r3, #5
 800429c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80042a0:	0150      	lsls	r0, r2, #5
 80042a2:	4602      	mov	r2, r0
 80042a4:	460b      	mov	r3, r1
 80042a6:	4621      	mov	r1, r4
 80042a8:	1a51      	subs	r1, r2, r1
 80042aa:	6139      	str	r1, [r7, #16]
 80042ac:	4629      	mov	r1, r5
 80042ae:	eb63 0301 	sbc.w	r3, r3, r1
 80042b2:	617b      	str	r3, [r7, #20]
 80042b4:	f04f 0200 	mov.w	r2, #0
 80042b8:	f04f 0300 	mov.w	r3, #0
 80042bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80042c0:	4659      	mov	r1, fp
 80042c2:	018b      	lsls	r3, r1, #6
 80042c4:	4651      	mov	r1, sl
 80042c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80042ca:	4651      	mov	r1, sl
 80042cc:	018a      	lsls	r2, r1, #6
 80042ce:	4651      	mov	r1, sl
 80042d0:	ebb2 0801 	subs.w	r8, r2, r1
 80042d4:	4659      	mov	r1, fp
 80042d6:	eb63 0901 	sbc.w	r9, r3, r1
 80042da:	f04f 0200 	mov.w	r2, #0
 80042de:	f04f 0300 	mov.w	r3, #0
 80042e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80042e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80042ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80042ee:	4690      	mov	r8, r2
 80042f0:	4699      	mov	r9, r3
 80042f2:	4623      	mov	r3, r4
 80042f4:	eb18 0303 	adds.w	r3, r8, r3
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	462b      	mov	r3, r5
 80042fc:	eb49 0303 	adc.w	r3, r9, r3
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	f04f 0200 	mov.w	r2, #0
 8004306:	f04f 0300 	mov.w	r3, #0
 800430a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800430e:	4629      	mov	r1, r5
 8004310:	024b      	lsls	r3, r1, #9
 8004312:	4621      	mov	r1, r4
 8004314:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004318:	4621      	mov	r1, r4
 800431a:	024a      	lsls	r2, r1, #9
 800431c:	4610      	mov	r0, r2
 800431e:	4619      	mov	r1, r3
 8004320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004322:	2200      	movs	r2, #0
 8004324:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004326:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004328:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800432c:	f7fb ff50 	bl	80001d0 <__aeabi_uldivmod>
 8004330:	4602      	mov	r2, r0
 8004332:	460b      	mov	r3, r1
 8004334:	4613      	mov	r3, r2
 8004336:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004338:	e058      	b.n	80043ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433a:	4b38      	ldr	r3, [pc, #224]	@ (800441c <HAL_RCC_GetSysClockFreq+0x200>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	099b      	lsrs	r3, r3, #6
 8004340:	2200      	movs	r2, #0
 8004342:	4618      	mov	r0, r3
 8004344:	4611      	mov	r1, r2
 8004346:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800434a:	623b      	str	r3, [r7, #32]
 800434c:	2300      	movs	r3, #0
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004350:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004354:	4642      	mov	r2, r8
 8004356:	464b      	mov	r3, r9
 8004358:	f04f 0000 	mov.w	r0, #0
 800435c:	f04f 0100 	mov.w	r1, #0
 8004360:	0159      	lsls	r1, r3, #5
 8004362:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004366:	0150      	lsls	r0, r2, #5
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4641      	mov	r1, r8
 800436e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004372:	4649      	mov	r1, r9
 8004374:	eb63 0b01 	sbc.w	fp, r3, r1
 8004378:	f04f 0200 	mov.w	r2, #0
 800437c:	f04f 0300 	mov.w	r3, #0
 8004380:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004384:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004388:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800438c:	ebb2 040a 	subs.w	r4, r2, sl
 8004390:	eb63 050b 	sbc.w	r5, r3, fp
 8004394:	f04f 0200 	mov.w	r2, #0
 8004398:	f04f 0300 	mov.w	r3, #0
 800439c:	00eb      	lsls	r3, r5, #3
 800439e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80043a2:	00e2      	lsls	r2, r4, #3
 80043a4:	4614      	mov	r4, r2
 80043a6:	461d      	mov	r5, r3
 80043a8:	4643      	mov	r3, r8
 80043aa:	18e3      	adds	r3, r4, r3
 80043ac:	603b      	str	r3, [r7, #0]
 80043ae:	464b      	mov	r3, r9
 80043b0:	eb45 0303 	adc.w	r3, r5, r3
 80043b4:	607b      	str	r3, [r7, #4]
 80043b6:	f04f 0200 	mov.w	r2, #0
 80043ba:	f04f 0300 	mov.w	r3, #0
 80043be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80043c2:	4629      	mov	r1, r5
 80043c4:	028b      	lsls	r3, r1, #10
 80043c6:	4621      	mov	r1, r4
 80043c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80043cc:	4621      	mov	r1, r4
 80043ce:	028a      	lsls	r2, r1, #10
 80043d0:	4610      	mov	r0, r2
 80043d2:	4619      	mov	r1, r3
 80043d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043d6:	2200      	movs	r2, #0
 80043d8:	61bb      	str	r3, [r7, #24]
 80043da:	61fa      	str	r2, [r7, #28]
 80043dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043e0:	f7fb fef6 	bl	80001d0 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4613      	mov	r3, r2
 80043ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80043ec:	4b0b      	ldr	r3, [pc, #44]	@ (800441c <HAL_RCC_GetSysClockFreq+0x200>)
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	0c1b      	lsrs	r3, r3, #16
 80043f2:	f003 0303 	and.w	r3, r3, #3
 80043f6:	3301      	adds	r3, #1
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80043fc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80043fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004400:	fbb2 f3f3 	udiv	r3, r2, r3
 8004404:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004406:	e002      	b.n	800440e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004408:	4b05      	ldr	r3, [pc, #20]	@ (8004420 <HAL_RCC_GetSysClockFreq+0x204>)
 800440a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800440c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800440e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004410:	4618      	mov	r0, r3
 8004412:	3750      	adds	r7, #80	@ 0x50
 8004414:	46bd      	mov	sp, r7
 8004416:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800441a:	bf00      	nop
 800441c:	40023800 	.word	0x40023800
 8004420:	00f42400 	.word	0x00f42400
 8004424:	007a1200 	.word	0x007a1200

08004428 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800442c:	4b03      	ldr	r3, [pc, #12]	@ (800443c <HAL_RCC_GetHCLKFreq+0x14>)
 800442e:	681b      	ldr	r3, [r3, #0]
}
 8004430:	4618      	mov	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr
 800443a:	bf00      	nop
 800443c:	20000000 	.word	0x20000000

08004440 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004444:	f7ff fff0 	bl	8004428 <HAL_RCC_GetHCLKFreq>
 8004448:	4602      	mov	r2, r0
 800444a:	4b05      	ldr	r3, [pc, #20]	@ (8004460 <HAL_RCC_GetPCLK1Freq+0x20>)
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	0a9b      	lsrs	r3, r3, #10
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	4903      	ldr	r1, [pc, #12]	@ (8004464 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004456:	5ccb      	ldrb	r3, [r1, r3]
 8004458:	fa22 f303 	lsr.w	r3, r2, r3
}
 800445c:	4618      	mov	r0, r3
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40023800 	.word	0x40023800
 8004464:	0800c510 	.word	0x0800c510

08004468 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	220f      	movs	r2, #15
 8004476:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004478:	4b12      	ldr	r3, [pc, #72]	@ (80044c4 <HAL_RCC_GetClockConfig+0x5c>)
 800447a:	689b      	ldr	r3, [r3, #8]
 800447c:	f003 0203 	and.w	r2, r3, #3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004484:	4b0f      	ldr	r3, [pc, #60]	@ (80044c4 <HAL_RCC_GetClockConfig+0x5c>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004490:	4b0c      	ldr	r3, [pc, #48]	@ (80044c4 <HAL_RCC_GetClockConfig+0x5c>)
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800449c:	4b09      	ldr	r3, [pc, #36]	@ (80044c4 <HAL_RCC_GetClockConfig+0x5c>)
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	08db      	lsrs	r3, r3, #3
 80044a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80044aa:	4b07      	ldr	r3, [pc, #28]	@ (80044c8 <HAL_RCC_GetClockConfig+0x60>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0207 	and.w	r2, r3, #7
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	601a      	str	r2, [r3, #0]
}
 80044b6:	bf00      	nop
 80044b8:	370c      	adds	r7, #12
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	40023800 	.word	0x40023800
 80044c8:	40023c00 	.word	0x40023c00

080044cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e041      	b.n	8004562 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fc ff30 	bl	8001358 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f000 fb6e 	bl	8004bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d001      	beq.n	8004584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e04e      	b.n	8004622 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0201 	orr.w	r2, r2, #1
 800459a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a23      	ldr	r2, [pc, #140]	@ (8004630 <HAL_TIM_Base_Start_IT+0xc4>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d022      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ae:	d01d      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a1f      	ldr	r2, [pc, #124]	@ (8004634 <HAL_TIM_Base_Start_IT+0xc8>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d018      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a1e      	ldr	r2, [pc, #120]	@ (8004638 <HAL_TIM_Base_Start_IT+0xcc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d013      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a1c      	ldr	r2, [pc, #112]	@ (800463c <HAL_TIM_Base_Start_IT+0xd0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d00e      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004640 <HAL_TIM_Base_Start_IT+0xd4>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d009      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a19      	ldr	r2, [pc, #100]	@ (8004644 <HAL_TIM_Base_Start_IT+0xd8>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d004      	beq.n	80045ec <HAL_TIM_Base_Start_IT+0x80>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a18      	ldr	r2, [pc, #96]	@ (8004648 <HAL_TIM_Base_Start_IT+0xdc>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d111      	bne.n	8004610 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 0307 	and.w	r3, r3, #7
 80045f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b06      	cmp	r3, #6
 80045fc:	d010      	beq.n	8004620 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f042 0201 	orr.w	r2, r2, #1
 800460c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800460e:	e007      	b.n	8004620 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f042 0201 	orr.w	r2, r2, #1
 800461e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004620:	2300      	movs	r3, #0
}
 8004622:	4618      	mov	r0, r3
 8004624:	3714      	adds	r7, #20
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr
 800462e:	bf00      	nop
 8004630:	40010000 	.word	0x40010000
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800
 800463c:	40000c00 	.word	0x40000c00
 8004640:	40010400 	.word	0x40010400
 8004644:	40014000 	.word	0x40014000
 8004648:	40001800 	.word	0x40001800

0800464c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e041      	b.n	80046e2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f7fc fd7c 	bl	8001170 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2202      	movs	r2, #2
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	3304      	adds	r3, #4
 8004688:	4619      	mov	r1, r3
 800468a:	4610      	mov	r0, r2
 800468c:	f000 faae 	bl	8004bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80046ea:	b580      	push	{r7, lr}
 80046ec:	b086      	sub	sp, #24
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
 80046f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e097      	b.n	800482e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fc fd4e 	bl	80011b4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6812      	ldr	r2, [r2, #0]
 800472a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800472e:	f023 0307 	bic.w	r3, r3, #7
 8004732:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	3304      	adds	r3, #4
 800473c:	4619      	mov	r1, r3
 800473e:	4610      	mov	r0, r2
 8004740:	f000 fa54 	bl	8004bec <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	4313      	orrs	r3, r2
 8004764:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800476c:	f023 0303 	bic.w	r3, r3, #3
 8004770:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	689a      	ldr	r2, [r3, #8]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	699b      	ldr	r3, [r3, #24]
 800477a:	021b      	lsls	r3, r3, #8
 800477c:	4313      	orrs	r3, r2
 800477e:	693a      	ldr	r2, [r7, #16]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800478a:	f023 030c 	bic.w	r3, r3, #12
 800478e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004796:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800479a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	68da      	ldr	r2, [r3, #12]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	021b      	lsls	r3, r3, #8
 80047a6:	4313      	orrs	r3, r2
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	691b      	ldr	r3, [r3, #16]
 80047b2:	011a      	lsls	r2, r3, #4
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	031b      	lsls	r3, r3, #12
 80047ba:	4313      	orrs	r3, r2
 80047bc:	693a      	ldr	r2, [r7, #16]
 80047be:	4313      	orrs	r3, r2
 80047c0:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80047c8:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80047d0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	011b      	lsls	r3, r3, #4
 80047dc:	4313      	orrs	r3, r2
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3718      	adds	r7, #24
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}

08004836 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004836:	b580      	push	{r7, lr}
 8004838:	b084      	sub	sp, #16
 800483a:	af00      	add	r7, sp, #0
 800483c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	691b      	ldr	r3, [r3, #16]
 800484c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	f003 0302 	and.w	r3, r3, #2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d020      	beq.n	800489a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f003 0302 	and.w	r3, r3, #2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d01b      	beq.n	800489a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f06f 0202 	mvn.w	r2, #2
 800486a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	f003 0303 	and.w	r3, r3, #3
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 f995 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 8004886:	e005      	b.n	8004894 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004888:	6878      	ldr	r0, [r7, #4]
 800488a:	f000 f987 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f998 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	f003 0304 	and.w	r3, r3, #4
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d020      	beq.n	80048e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f003 0304 	and.w	r3, r3, #4
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d01b      	beq.n	80048e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f06f 0204 	mvn.w	r2, #4
 80048b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2202      	movs	r2, #2
 80048bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	699b      	ldr	r3, [r3, #24]
 80048c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d003      	beq.n	80048d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f96f 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 80048d2:	e005      	b.n	80048e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048d4:	6878      	ldr	r0, [r7, #4]
 80048d6:	f000 f961 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 f972 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f003 0308 	and.w	r3, r3, #8
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d020      	beq.n	8004932 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f003 0308 	and.w	r3, r3, #8
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d01b      	beq.n	8004932 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f06f 0208 	mvn.w	r2, #8
 8004902:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2204      	movs	r2, #4
 8004908:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	69db      	ldr	r3, [r3, #28]
 8004910:	f003 0303 	and.w	r3, r3, #3
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f000 f949 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 800491e:	e005      	b.n	800492c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f93b 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f000 f94c 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	f003 0310 	and.w	r3, r3, #16
 8004938:	2b00      	cmp	r3, #0
 800493a:	d020      	beq.n	800497e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f003 0310 	and.w	r3, r3, #16
 8004942:	2b00      	cmp	r3, #0
 8004944:	d01b      	beq.n	800497e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f06f 0210 	mvn.w	r2, #16
 800494e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2208      	movs	r2, #8
 8004954:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	69db      	ldr	r3, [r3, #28]
 800495c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004960:	2b00      	cmp	r3, #0
 8004962:	d003      	beq.n	800496c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 f923 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 800496a:	e005      	b.n	8004978 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f915 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f926 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2200      	movs	r2, #0
 800497c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b00      	cmp	r3, #0
 8004986:	d00c      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d007      	beq.n	80049a2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f06f 0201 	mvn.w	r2, #1
 800499a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f7fc fa93 	bl	8000ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00c      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80049be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 fc41 	bl	8005248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00c      	beq.n	80049ea <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d007      	beq.n	80049ea <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f000 f8f7 	bl	8004bd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	f003 0320 	and.w	r3, r3, #32
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d00c      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f003 0320 	and.w	r3, r3, #32
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d007      	beq.n	8004a0e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f06f 0220 	mvn.w	r2, #32
 8004a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f000 fc13 	bl	8005234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a0e:	bf00      	nop
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}
	...

08004a18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a24:	2300      	movs	r3, #0
 8004a26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d101      	bne.n	8004a36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004a32:	2302      	movs	r3, #2
 8004a34:	e0ae      	b.n	8004b94 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2b0c      	cmp	r3, #12
 8004a42:	f200 809f 	bhi.w	8004b84 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004a46:	a201      	add	r2, pc, #4	@ (adr r2, 8004a4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4c:	08004a81 	.word	0x08004a81
 8004a50:	08004b85 	.word	0x08004b85
 8004a54:	08004b85 	.word	0x08004b85
 8004a58:	08004b85 	.word	0x08004b85
 8004a5c:	08004ac1 	.word	0x08004ac1
 8004a60:	08004b85 	.word	0x08004b85
 8004a64:	08004b85 	.word	0x08004b85
 8004a68:	08004b85 	.word	0x08004b85
 8004a6c:	08004b03 	.word	0x08004b03
 8004a70:	08004b85 	.word	0x08004b85
 8004a74:	08004b85 	.word	0x08004b85
 8004a78:	08004b85 	.word	0x08004b85
 8004a7c:	08004b43 	.word	0x08004b43
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68b9      	ldr	r1, [r7, #8]
 8004a86:	4618      	mov	r0, r3
 8004a88:	f000 f956 	bl	8004d38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699a      	ldr	r2, [r3, #24]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f042 0208 	orr.w	r2, r2, #8
 8004a9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	699a      	ldr	r2, [r3, #24]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0204 	bic.w	r2, r2, #4
 8004aaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6999      	ldr	r1, [r3, #24]
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	691a      	ldr	r2, [r3, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	619a      	str	r2, [r3, #24]
      break;
 8004abe:	e064      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68b9      	ldr	r1, [r7, #8]
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	f000 f9a6 	bl	8004e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ada:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	699a      	ldr	r2, [r3, #24]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004aea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6999      	ldr	r1, [r3, #24]
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	021a      	lsls	r2, r3, #8
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	430a      	orrs	r2, r1
 8004afe:	619a      	str	r2, [r3, #24]
      break;
 8004b00:	e043      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68b9      	ldr	r1, [r7, #8]
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f000 f9fb 	bl	8004f04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	69da      	ldr	r2, [r3, #28]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f042 0208 	orr.w	r2, r2, #8
 8004b1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	69da      	ldr	r2, [r3, #28]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 0204 	bic.w	r2, r2, #4
 8004b2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	69d9      	ldr	r1, [r3, #28]
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	691a      	ldr	r2, [r3, #16]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	61da      	str	r2, [r3, #28]
      break;
 8004b40:	e023      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68b9      	ldr	r1, [r7, #8]
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f000 fa4f 	bl	8004fec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	69da      	ldr	r2, [r3, #28]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b5c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	69da      	ldr	r2, [r3, #28]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b6c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	69d9      	ldr	r1, [r3, #28]
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	691b      	ldr	r3, [r3, #16]
 8004b78:	021a      	lsls	r2, r3, #8
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	61da      	str	r2, [r3, #28]
      break;
 8004b82:	e002      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	75fb      	strb	r3, [r7, #23]
      break;
 8004b88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b92:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3718      	adds	r7, #24
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a43      	ldr	r2, [pc, #268]	@ (8004d0c <TIM_Base_SetConfig+0x120>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d013      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0a:	d00f      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a40      	ldr	r2, [pc, #256]	@ (8004d10 <TIM_Base_SetConfig+0x124>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d00b      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a3f      	ldr	r2, [pc, #252]	@ (8004d14 <TIM_Base_SetConfig+0x128>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d007      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a3e      	ldr	r2, [pc, #248]	@ (8004d18 <TIM_Base_SetConfig+0x12c>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d003      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a3d      	ldr	r2, [pc, #244]	@ (8004d1c <TIM_Base_SetConfig+0x130>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d108      	bne.n	8004c3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a32      	ldr	r2, [pc, #200]	@ (8004d0c <TIM_Base_SetConfig+0x120>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d02b      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c4c:	d027      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a2f      	ldr	r2, [pc, #188]	@ (8004d10 <TIM_Base_SetConfig+0x124>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d023      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a2e      	ldr	r2, [pc, #184]	@ (8004d14 <TIM_Base_SetConfig+0x128>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01f      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a2d      	ldr	r2, [pc, #180]	@ (8004d18 <TIM_Base_SetConfig+0x12c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d01b      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a2c      	ldr	r2, [pc, #176]	@ (8004d1c <TIM_Base_SetConfig+0x130>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d017      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a2b      	ldr	r2, [pc, #172]	@ (8004d20 <TIM_Base_SetConfig+0x134>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d013      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a2a      	ldr	r2, [pc, #168]	@ (8004d24 <TIM_Base_SetConfig+0x138>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d00f      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a29      	ldr	r2, [pc, #164]	@ (8004d28 <TIM_Base_SetConfig+0x13c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00b      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a28      	ldr	r2, [pc, #160]	@ (8004d2c <TIM_Base_SetConfig+0x140>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d007      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a27      	ldr	r2, [pc, #156]	@ (8004d30 <TIM_Base_SetConfig+0x144>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d003      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a26      	ldr	r2, [pc, #152]	@ (8004d34 <TIM_Base_SetConfig+0x148>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d108      	bne.n	8004cb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	689a      	ldr	r2, [r3, #8]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	4a0e      	ldr	r2, [pc, #56]	@ (8004d0c <TIM_Base_SetConfig+0x120>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d003      	beq.n	8004cde <TIM_Base_SetConfig+0xf2>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4a10      	ldr	r2, [pc, #64]	@ (8004d1c <TIM_Base_SetConfig+0x130>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d103      	bne.n	8004ce6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	691a      	ldr	r2, [r3, #16]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f043 0204 	orr.w	r2, r3, #4
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]
}
 8004cfe:	bf00      	nop
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40010000 	.word	0x40010000
 8004d10:	40000400 	.word	0x40000400
 8004d14:	40000800 	.word	0x40000800
 8004d18:	40000c00 	.word	0x40000c00
 8004d1c:	40010400 	.word	0x40010400
 8004d20:	40014000 	.word	0x40014000
 8004d24:	40014400 	.word	0x40014400
 8004d28:	40014800 	.word	0x40014800
 8004d2c:	40001800 	.word	0x40001800
 8004d30:	40001c00 	.word	0x40001c00
 8004d34:	40002000 	.word	0x40002000

08004d38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b087      	sub	sp, #28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	f023 0201 	bic.w	r2, r3, #1
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f023 0303 	bic.w	r3, r3, #3
 8004d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f023 0302 	bic.w	r3, r3, #2
 8004d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	697a      	ldr	r2, [r7, #20]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4a20      	ldr	r2, [pc, #128]	@ (8004e10 <TIM_OC1_SetConfig+0xd8>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d003      	beq.n	8004d9c <TIM_OC1_SetConfig+0x64>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a1f      	ldr	r2, [pc, #124]	@ (8004e14 <TIM_OC1_SetConfig+0xdc>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d10c      	bne.n	8004db6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	f023 0308 	bic.w	r3, r3, #8
 8004da2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	68db      	ldr	r3, [r3, #12]
 8004da8:	697a      	ldr	r2, [r7, #20]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f023 0304 	bic.w	r3, r3, #4
 8004db4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	4a15      	ldr	r2, [pc, #84]	@ (8004e10 <TIM_OC1_SetConfig+0xd8>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d003      	beq.n	8004dc6 <TIM_OC1_SetConfig+0x8e>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	4a14      	ldr	r2, [pc, #80]	@ (8004e14 <TIM_OC1_SetConfig+0xdc>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d111      	bne.n	8004dea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	695b      	ldr	r3, [r3, #20]
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	697a      	ldr	r2, [r7, #20]
 8004e02:	621a      	str	r2, [r3, #32]
}
 8004e04:	bf00      	nop
 8004e06:	371c      	adds	r7, #28
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	40010000 	.word	0x40010000
 8004e14:	40010400 	.word	0x40010400

08004e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b087      	sub	sp, #28
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	f023 0210 	bic.w	r2, r3, #16
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	021b      	lsls	r3, r3, #8
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	f023 0320 	bic.w	r3, r3, #32
 8004e62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	011b      	lsls	r3, r3, #4
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a22      	ldr	r2, [pc, #136]	@ (8004efc <TIM_OC2_SetConfig+0xe4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d003      	beq.n	8004e80 <TIM_OC2_SetConfig+0x68>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	4a21      	ldr	r2, [pc, #132]	@ (8004f00 <TIM_OC2_SetConfig+0xe8>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d10d      	bne.n	8004e9c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	011b      	lsls	r3, r3, #4
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e9a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a17      	ldr	r2, [pc, #92]	@ (8004efc <TIM_OC2_SetConfig+0xe4>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d003      	beq.n	8004eac <TIM_OC2_SetConfig+0x94>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a16      	ldr	r2, [pc, #88]	@ (8004f00 <TIM_OC2_SetConfig+0xe8>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d113      	bne.n	8004ed4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004eb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004eba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	699b      	ldr	r3, [r3, #24]
 8004ecc:	009b      	lsls	r3, r3, #2
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	68fa      	ldr	r2, [r7, #12]
 8004ede:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	621a      	str	r2, [r3, #32]
}
 8004eee:	bf00      	nop
 8004ef0:	371c      	adds	r7, #28
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	40010000 	.word	0x40010000
 8004f00:	40010400 	.word	0x40010400

08004f04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b087      	sub	sp, #28
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	f023 0303 	bic.w	r3, r3, #3
 8004f3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	021b      	lsls	r3, r3, #8
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a21      	ldr	r2, [pc, #132]	@ (8004fe4 <TIM_OC3_SetConfig+0xe0>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d003      	beq.n	8004f6a <TIM_OC3_SetConfig+0x66>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	4a20      	ldr	r2, [pc, #128]	@ (8004fe8 <TIM_OC3_SetConfig+0xe4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d10d      	bne.n	8004f86 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a16      	ldr	r2, [pc, #88]	@ (8004fe4 <TIM_OC3_SetConfig+0xe0>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d003      	beq.n	8004f96 <TIM_OC3_SetConfig+0x92>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a15      	ldr	r2, [pc, #84]	@ (8004fe8 <TIM_OC3_SetConfig+0xe4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d113      	bne.n	8004fbe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004f9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f9e:	693b      	ldr	r3, [r7, #16]
 8004fa0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	695b      	ldr	r3, [r3, #20]
 8004faa:	011b      	lsls	r3, r3, #4
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	693a      	ldr	r2, [r7, #16]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	68fa      	ldr	r2, [r7, #12]
 8004fc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	685a      	ldr	r2, [r3, #4]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	697a      	ldr	r2, [r7, #20]
 8004fd6:	621a      	str	r2, [r3, #32]
}
 8004fd8:	bf00      	nop
 8004fda:	371c      	adds	r7, #28
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr
 8004fe4:	40010000 	.word	0x40010000
 8004fe8:	40010400 	.word	0x40010400

08004fec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b087      	sub	sp, #28
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	69db      	ldr	r3, [r3, #28]
 8005012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800501a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	021b      	lsls	r3, r3, #8
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	4313      	orrs	r3, r2
 800502e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	031b      	lsls	r3, r3, #12
 800503e:	693a      	ldr	r2, [r7, #16]
 8005040:	4313      	orrs	r3, r2
 8005042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a12      	ldr	r2, [pc, #72]	@ (8005090 <TIM_OC4_SetConfig+0xa4>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d003      	beq.n	8005054 <TIM_OC4_SetConfig+0x68>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a11      	ldr	r2, [pc, #68]	@ (8005094 <TIM_OC4_SetConfig+0xa8>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d109      	bne.n	8005068 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800505a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	695b      	ldr	r3, [r3, #20]
 8005060:	019b      	lsls	r3, r3, #6
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	4313      	orrs	r3, r2
 8005066:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68fa      	ldr	r2, [r7, #12]
 8005072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	621a      	str	r2, [r3, #32]
}
 8005082:	bf00      	nop
 8005084:	371c      	adds	r7, #28
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40010000 	.word	0x40010000
 8005094:	40010400 	.word	0x40010400

08005098 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e05a      	b.n	8005166 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2202      	movs	r2, #2
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	4313      	orrs	r3, r2
 80050e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a21      	ldr	r2, [pc, #132]	@ (8005174 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d022      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80050fc:	d01d      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a1d      	ldr	r2, [pc, #116]	@ (8005178 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d018      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a1b      	ldr	r2, [pc, #108]	@ (800517c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d013      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a1a      	ldr	r2, [pc, #104]	@ (8005180 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d00e      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a18      	ldr	r2, [pc, #96]	@ (8005184 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d009      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a17      	ldr	r2, [pc, #92]	@ (8005188 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d004      	beq.n	800513a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a15      	ldr	r2, [pc, #84]	@ (800518c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d10c      	bne.n	8005154 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005140:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	68ba      	ldr	r2, [r7, #8]
 8005148:	4313      	orrs	r3, r2
 800514a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68ba      	ldr	r2, [r7, #8]
 8005152:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3714      	adds	r7, #20
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40010000 	.word	0x40010000
 8005178:	40000400 	.word	0x40000400
 800517c:	40000800 	.word	0x40000800
 8005180:	40000c00 	.word	0x40000c00
 8005184:	40010400 	.word	0x40010400
 8005188:	40014000 	.word	0x40014000
 800518c:	40001800 	.word	0x40001800

08005190 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005190:	b480      	push	{r7}
 8005192:	b085      	sub	sp, #20
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
 8005198:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d101      	bne.n	80051ac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80051a8:	2302      	movs	r3, #2
 80051aa:	e03d      	b.n	8005228 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	4313      	orrs	r3, r2
 80051c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	4313      	orrs	r3, r2
 80051dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4313      	orrs	r3, r2
 80051ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	691b      	ldr	r3, [r3, #16]
 80051f6:	4313      	orrs	r3, r2
 80051f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	4313      	orrs	r3, r2
 8005206:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	69db      	ldr	r3, [r3, #28]
 8005212:	4313      	orrs	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005226:	2300      	movs	r3, #0
}
 8005228:	4618      	mov	r0, r3
 800522a:	3714      	adds	r7, #20
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800523c:	bf00      	nop
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr

08005248 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800525c:	b084      	sub	sp, #16
 800525e:	b580      	push	{r7, lr}
 8005260:	b084      	sub	sp, #16
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
 8005266:	f107 001c 	add.w	r0, r7, #28
 800526a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800526e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005272:	2b01      	cmp	r3, #1
 8005274:	d123      	bne.n	80052be <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800527a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800528a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800529e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d105      	bne.n	80052b2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f001 fae8 	bl	8006888 <USB_CoreReset>
 80052b8:	4603      	mov	r3, r0
 80052ba:	73fb      	strb	r3, [r7, #15]
 80052bc:	e01b      	b.n	80052f6 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80052ca:	6878      	ldr	r0, [r7, #4]
 80052cc:	f001 fadc 	bl	8006888 <USB_CoreReset>
 80052d0:	4603      	mov	r3, r0
 80052d2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80052d4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d106      	bne.n	80052ea <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	639a      	str	r2, [r3, #56]	@ 0x38
 80052e8:	e005      	b.n	80052f6 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80052f6:	7fbb      	ldrb	r3, [r7, #30]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d10b      	bne.n	8005314 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f043 0206 	orr.w	r2, r3, #6
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	f043 0220 	orr.w	r2, r3, #32
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005314:	7bfb      	ldrb	r3, [r7, #15]
}
 8005316:	4618      	mov	r0, r3
 8005318:	3710      	adds	r7, #16
 800531a:	46bd      	mov	sp, r7
 800531c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005320:	b004      	add	sp, #16
 8005322:	4770      	bx	lr

08005324 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005324:	b480      	push	{r7}
 8005326:	b087      	sub	sp, #28
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	4613      	mov	r3, r2
 8005330:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005332:	79fb      	ldrb	r3, [r7, #7]
 8005334:	2b02      	cmp	r3, #2
 8005336:	d165      	bne.n	8005404 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4a41      	ldr	r2, [pc, #260]	@ (8005440 <USB_SetTurnaroundTime+0x11c>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d906      	bls.n	800534e <USB_SetTurnaroundTime+0x2a>
 8005340:	68bb      	ldr	r3, [r7, #8]
 8005342:	4a40      	ldr	r2, [pc, #256]	@ (8005444 <USB_SetTurnaroundTime+0x120>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d202      	bcs.n	800534e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005348:	230f      	movs	r3, #15
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	e062      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	4a3c      	ldr	r2, [pc, #240]	@ (8005444 <USB_SetTurnaroundTime+0x120>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d306      	bcc.n	8005364 <USB_SetTurnaroundTime+0x40>
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	4a3b      	ldr	r2, [pc, #236]	@ (8005448 <USB_SetTurnaroundTime+0x124>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d202      	bcs.n	8005364 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800535e:	230e      	movs	r3, #14
 8005360:	617b      	str	r3, [r7, #20]
 8005362:	e057      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	4a38      	ldr	r2, [pc, #224]	@ (8005448 <USB_SetTurnaroundTime+0x124>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d306      	bcc.n	800537a <USB_SetTurnaroundTime+0x56>
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	4a37      	ldr	r2, [pc, #220]	@ (800544c <USB_SetTurnaroundTime+0x128>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d202      	bcs.n	800537a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005374:	230d      	movs	r3, #13
 8005376:	617b      	str	r3, [r7, #20]
 8005378:	e04c      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	4a33      	ldr	r2, [pc, #204]	@ (800544c <USB_SetTurnaroundTime+0x128>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d306      	bcc.n	8005390 <USB_SetTurnaroundTime+0x6c>
 8005382:	68bb      	ldr	r3, [r7, #8]
 8005384:	4a32      	ldr	r2, [pc, #200]	@ (8005450 <USB_SetTurnaroundTime+0x12c>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d802      	bhi.n	8005390 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800538a:	230c      	movs	r3, #12
 800538c:	617b      	str	r3, [r7, #20]
 800538e:	e041      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	4a2f      	ldr	r2, [pc, #188]	@ (8005450 <USB_SetTurnaroundTime+0x12c>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d906      	bls.n	80053a6 <USB_SetTurnaroundTime+0x82>
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	4a2e      	ldr	r2, [pc, #184]	@ (8005454 <USB_SetTurnaroundTime+0x130>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d802      	bhi.n	80053a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80053a0:	230b      	movs	r3, #11
 80053a2:	617b      	str	r3, [r7, #20]
 80053a4:	e036      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	4a2a      	ldr	r2, [pc, #168]	@ (8005454 <USB_SetTurnaroundTime+0x130>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d906      	bls.n	80053bc <USB_SetTurnaroundTime+0x98>
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	4a29      	ldr	r2, [pc, #164]	@ (8005458 <USB_SetTurnaroundTime+0x134>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d802      	bhi.n	80053bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80053b6:	230a      	movs	r3, #10
 80053b8:	617b      	str	r3, [r7, #20]
 80053ba:	e02b      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	4a26      	ldr	r2, [pc, #152]	@ (8005458 <USB_SetTurnaroundTime+0x134>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d906      	bls.n	80053d2 <USB_SetTurnaroundTime+0xae>
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	4a25      	ldr	r2, [pc, #148]	@ (800545c <USB_SetTurnaroundTime+0x138>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d202      	bcs.n	80053d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80053cc:	2309      	movs	r3, #9
 80053ce:	617b      	str	r3, [r7, #20]
 80053d0:	e020      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	4a21      	ldr	r2, [pc, #132]	@ (800545c <USB_SetTurnaroundTime+0x138>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d306      	bcc.n	80053e8 <USB_SetTurnaroundTime+0xc4>
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	4a20      	ldr	r2, [pc, #128]	@ (8005460 <USB_SetTurnaroundTime+0x13c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d802      	bhi.n	80053e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80053e2:	2308      	movs	r3, #8
 80053e4:	617b      	str	r3, [r7, #20]
 80053e6:	e015      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	4a1d      	ldr	r2, [pc, #116]	@ (8005460 <USB_SetTurnaroundTime+0x13c>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d906      	bls.n	80053fe <USB_SetTurnaroundTime+0xda>
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	4a1c      	ldr	r2, [pc, #112]	@ (8005464 <USB_SetTurnaroundTime+0x140>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d202      	bcs.n	80053fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80053f8:	2307      	movs	r3, #7
 80053fa:	617b      	str	r3, [r7, #20]
 80053fc:	e00a      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80053fe:	2306      	movs	r3, #6
 8005400:	617b      	str	r3, [r7, #20]
 8005402:	e007      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005404:	79fb      	ldrb	r3, [r7, #7]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d102      	bne.n	8005410 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800540a:	2309      	movs	r3, #9
 800540c:	617b      	str	r3, [r7, #20]
 800540e:	e001      	b.n	8005414 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005410:	2309      	movs	r3, #9
 8005412:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	68da      	ldr	r2, [r3, #12]
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	029b      	lsls	r3, r3, #10
 8005428:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800542c:	431a      	orrs	r2, r3
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005432:	2300      	movs	r3, #0
}
 8005434:	4618      	mov	r0, r3
 8005436:	371c      	adds	r7, #28
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	00d8acbf 	.word	0x00d8acbf
 8005444:	00e4e1c0 	.word	0x00e4e1c0
 8005448:	00f42400 	.word	0x00f42400
 800544c:	01067380 	.word	0x01067380
 8005450:	011a499f 	.word	0x011a499f
 8005454:	01312cff 	.word	0x01312cff
 8005458:	014ca43f 	.word	0x014ca43f
 800545c:	016e3600 	.word	0x016e3600
 8005460:	01a6ab1f 	.word	0x01a6ab1f
 8005464:	01e84800 	.word	0x01e84800

08005468 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f043 0201 	orr.w	r2, r3, #1
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800547c:	2300      	movs	r3, #0
}
 800547e:	4618      	mov	r0, r3
 8005480:	370c      	adds	r7, #12
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr

0800548a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	f023 0201 	bic.w	r2, r3, #1
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	370c      	adds	r7, #12
 80054a4:	46bd      	mov	sp, r7
 80054a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054aa:	4770      	bx	lr

080054ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b084      	sub	sp, #16
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
 80054b4:	460b      	mov	r3, r1
 80054b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80054b8:	2300      	movs	r3, #0
 80054ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80054c8:	78fb      	ldrb	r3, [r7, #3]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d115      	bne.n	80054fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80054da:	200a      	movs	r0, #10
 80054dc:	f7fc f8cc 	bl	8001678 <HAL_Delay>
      ms += 10U;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	330a      	adds	r3, #10
 80054e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f001 f93f 	bl	800676a <USB_GetMode>
 80054ec:	4603      	mov	r3, r0
 80054ee:	2b01      	cmp	r3, #1
 80054f0:	d01e      	beq.n	8005530 <USB_SetCurrentMode+0x84>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2bc7      	cmp	r3, #199	@ 0xc7
 80054f6:	d9f0      	bls.n	80054da <USB_SetCurrentMode+0x2e>
 80054f8:	e01a      	b.n	8005530 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80054fa:	78fb      	ldrb	r3, [r7, #3]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d115      	bne.n	800552c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800550c:	200a      	movs	r0, #10
 800550e:	f7fc f8b3 	bl	8001678 <HAL_Delay>
      ms += 10U;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	330a      	adds	r3, #10
 8005516:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f001 f926 	bl	800676a <USB_GetMode>
 800551e:	4603      	mov	r3, r0
 8005520:	2b00      	cmp	r3, #0
 8005522:	d005      	beq.n	8005530 <USB_SetCurrentMode+0x84>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2bc7      	cmp	r3, #199	@ 0xc7
 8005528:	d9f0      	bls.n	800550c <USB_SetCurrentMode+0x60>
 800552a:	e001      	b.n	8005530 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e005      	b.n	800553c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2bc8      	cmp	r3, #200	@ 0xc8
 8005534:	d101      	bne.n	800553a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e000      	b.n	800553c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800553a:	2300      	movs	r3, #0
}
 800553c:	4618      	mov	r0, r3
 800553e:	3710      	adds	r7, #16
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}

08005544 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005544:	b084      	sub	sp, #16
 8005546:	b580      	push	{r7, lr}
 8005548:	b086      	sub	sp, #24
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]
 800554e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005552:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005556:	2300      	movs	r3, #0
 8005558:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800555e:	2300      	movs	r3, #0
 8005560:	613b      	str	r3, [r7, #16]
 8005562:	e009      	b.n	8005578 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	3340      	adds	r3, #64	@ 0x40
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	4413      	add	r3, r2
 800556e:	2200      	movs	r2, #0
 8005570:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	3301      	adds	r3, #1
 8005576:	613b      	str	r3, [r7, #16]
 8005578:	693b      	ldr	r3, [r7, #16]
 800557a:	2b0e      	cmp	r3, #14
 800557c:	d9f2      	bls.n	8005564 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800557e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005582:	2b00      	cmp	r3, #0
 8005584:	d11c      	bne.n	80055c0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800558c:	685b      	ldr	r3, [r3, #4]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005594:	f043 0302 	orr.w	r3, r3, #2
 8005598:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800559e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055aa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055b6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80055be:	e00b      	b.n	80055d8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80055de:	461a      	mov	r2, r3
 80055e0:	2300      	movs	r3, #0
 80055e2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80055e4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d10d      	bne.n	8005608 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80055ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d104      	bne.n	80055fe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80055f4:	2100      	movs	r1, #0
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 f968 	bl	80058cc <USB_SetDevSpeed>
 80055fc:	e008      	b.n	8005610 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80055fe:	2101      	movs	r1, #1
 8005600:	6878      	ldr	r0, [r7, #4]
 8005602:	f000 f963 	bl	80058cc <USB_SetDevSpeed>
 8005606:	e003      	b.n	8005610 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005608:	2103      	movs	r1, #3
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f000 f95e 	bl	80058cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005610:	2110      	movs	r1, #16
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 f8fa 	bl	800580c <USB_FlushTxFifo>
 8005618:	4603      	mov	r3, r0
 800561a:	2b00      	cmp	r3, #0
 800561c:	d001      	beq.n	8005622 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 f924 	bl	8005870 <USB_FlushRxFifo>
 8005628:	4603      	mov	r3, r0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d001      	beq.n	8005632 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005638:	461a      	mov	r2, r3
 800563a:	2300      	movs	r3, #0
 800563c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005644:	461a      	mov	r2, r3
 8005646:	2300      	movs	r3, #0
 8005648:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005650:	461a      	mov	r2, r3
 8005652:	2300      	movs	r3, #0
 8005654:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005656:	2300      	movs	r3, #0
 8005658:	613b      	str	r3, [r7, #16]
 800565a:	e043      	b.n	80056e4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	015a      	lsls	r2, r3, #5
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	4413      	add	r3, r2
 8005664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800566e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005672:	d118      	bne.n	80056a6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d10a      	bne.n	8005690 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	015a      	lsls	r2, r3, #5
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	4413      	add	r3, r2
 8005682:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005686:	461a      	mov	r2, r3
 8005688:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800568c:	6013      	str	r3, [r2, #0]
 800568e:	e013      	b.n	80056b8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	015a      	lsls	r2, r3, #5
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	4413      	add	r3, r2
 8005698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800569c:	461a      	mov	r2, r3
 800569e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	e008      	b.n	80056b8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	015a      	lsls	r2, r3, #5
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	4413      	add	r3, r2
 80056ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056b2:	461a      	mov	r2, r3
 80056b4:	2300      	movs	r3, #0
 80056b6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056c4:	461a      	mov	r2, r3
 80056c6:	2300      	movs	r3, #0
 80056c8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	015a      	lsls	r2, r3, #5
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	4413      	add	r3, r2
 80056d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056d6:	461a      	mov	r2, r3
 80056d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80056dc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	3301      	adds	r3, #1
 80056e2:	613b      	str	r3, [r7, #16]
 80056e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80056e8:	461a      	mov	r2, r3
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d3b5      	bcc.n	800565c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056f0:	2300      	movs	r3, #0
 80056f2:	613b      	str	r3, [r7, #16]
 80056f4:	e043      	b.n	800577e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	015a      	lsls	r2, r3, #5
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	4413      	add	r3, r2
 80056fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005708:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800570c:	d118      	bne.n	8005740 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d10a      	bne.n	800572a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4413      	add	r3, r2
 800571c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005720:	461a      	mov	r2, r3
 8005722:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	e013      	b.n	8005752 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005736:	461a      	mov	r2, r3
 8005738:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	e008      	b.n	8005752 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	015a      	lsls	r2, r3, #5
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	4413      	add	r3, r2
 8005748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800574c:	461a      	mov	r2, r3
 800574e:	2300      	movs	r3, #0
 8005750:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	015a      	lsls	r2, r3, #5
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	4413      	add	r3, r2
 800575a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800575e:	461a      	mov	r2, r3
 8005760:	2300      	movs	r3, #0
 8005762:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	015a      	lsls	r2, r3, #5
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	4413      	add	r3, r2
 800576c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005770:	461a      	mov	r2, r3
 8005772:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005776:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	3301      	adds	r3, #1
 800577c:	613b      	str	r3, [r7, #16]
 800577e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005782:	461a      	mov	r2, r3
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	4293      	cmp	r3, r2
 8005788:	d3b5      	bcc.n	80056f6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005798:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800579c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80057aa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80057ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d105      	bne.n	80057c0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	f043 0210 	orr.w	r2, r3, #16
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	699a      	ldr	r2, [r3, #24]
 80057c4:	4b10      	ldr	r3, [pc, #64]	@ (8005808 <USB_DevInit+0x2c4>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80057cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	f043 0208 	orr.w	r2, r3, #8
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80057e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	d107      	bne.n	80057f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	699b      	ldr	r3, [r3, #24]
 80057ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80057f0:	f043 0304 	orr.w	r3, r3, #4
 80057f4:	687a      	ldr	r2, [r7, #4]
 80057f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80057f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005804:	b004      	add	sp, #16
 8005806:	4770      	bx	lr
 8005808:	803c3800 	.word	0x803c3800

0800580c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005816:	2300      	movs	r3, #0
 8005818:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	3301      	adds	r3, #1
 800581e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005826:	d901      	bls.n	800582c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005828:	2303      	movs	r3, #3
 800582a:	e01b      	b.n	8005864 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	2b00      	cmp	r3, #0
 8005832:	daf2      	bge.n	800581a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	019b      	lsls	r3, r3, #6
 800583c:	f043 0220 	orr.w	r2, r3, #32
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3301      	adds	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005850:	d901      	bls.n	8005856 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e006      	b.n	8005864 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	f003 0320 	and.w	r3, r3, #32
 800585e:	2b20      	cmp	r3, #32
 8005860:	d0f0      	beq.n	8005844 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005870:	b480      	push	{r7}
 8005872:	b085      	sub	sp, #20
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005878:	2300      	movs	r3, #0
 800587a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	3301      	adds	r3, #1
 8005880:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005888:	d901      	bls.n	800588e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e018      	b.n	80058c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	2b00      	cmp	r3, #0
 8005894:	daf2      	bge.n	800587c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005896:	2300      	movs	r3, #0
 8005898:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2210      	movs	r2, #16
 800589e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	3301      	adds	r3, #1
 80058a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058ac:	d901      	bls.n	80058b2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80058ae:	2303      	movs	r3, #3
 80058b0:	e006      	b.n	80058c0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	f003 0310 	and.w	r3, r3, #16
 80058ba:	2b10      	cmp	r3, #16
 80058bc:	d0f0      	beq.n	80058a0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3714      	adds	r7, #20
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
 80058d4:	460b      	mov	r3, r1
 80058d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058e2:	681a      	ldr	r2, [r3, #0]
 80058e4:	78fb      	ldrb	r3, [r7, #3]
 80058e6:	68f9      	ldr	r1, [r7, #12]
 80058e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058ec:	4313      	orrs	r3, r2
 80058ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80058f0:	2300      	movs	r3, #0
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3714      	adds	r7, #20
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr

080058fe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80058fe:	b480      	push	{r7}
 8005900:	b087      	sub	sp, #28
 8005902:	af00      	add	r7, sp, #0
 8005904:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f003 0306 	and.w	r3, r3, #6
 8005916:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d102      	bne.n	8005924 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800591e:	2300      	movs	r3, #0
 8005920:	75fb      	strb	r3, [r7, #23]
 8005922:	e00a      	b.n	800593a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b02      	cmp	r3, #2
 8005928:	d002      	beq.n	8005930 <USB_GetDevSpeed+0x32>
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2b06      	cmp	r3, #6
 800592e:	d102      	bne.n	8005936 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005930:	2302      	movs	r3, #2
 8005932:	75fb      	strb	r3, [r7, #23]
 8005934:	e001      	b.n	800593a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005936:	230f      	movs	r3, #15
 8005938:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800593a:	7dfb      	ldrb	r3, [r7, #23]
}
 800593c:	4618      	mov	r0, r3
 800593e:	371c      	adds	r7, #28
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	785b      	ldrb	r3, [r3, #1]
 8005960:	2b01      	cmp	r3, #1
 8005962:	d13a      	bne.n	80059da <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800596a:	69da      	ldr	r2, [r3, #28]
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	f003 030f 	and.w	r3, r3, #15
 8005974:	2101      	movs	r1, #1
 8005976:	fa01 f303 	lsl.w	r3, r1, r3
 800597a:	b29b      	uxth	r3, r3
 800597c:	68f9      	ldr	r1, [r7, #12]
 800597e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005982:	4313      	orrs	r3, r2
 8005984:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	015a      	lsls	r2, r3, #5
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	4413      	add	r3, r2
 800598e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d155      	bne.n	8005a48 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	015a      	lsls	r2, r3, #5
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	4413      	add	r3, r2
 80059a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	791b      	ldrb	r3, [r3, #4]
 80059b6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80059b8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	059b      	lsls	r3, r3, #22
 80059be:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80059c0:	4313      	orrs	r3, r2
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	0151      	lsls	r1, r2, #5
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	440a      	add	r2, r1
 80059ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	e036      	b.n	8005a48 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059e0:	69da      	ldr	r2, [r3, #28]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	2101      	movs	r1, #1
 80059ec:	fa01 f303 	lsl.w	r3, r1, r3
 80059f0:	041b      	lsls	r3, r3, #16
 80059f2:	68f9      	ldr	r1, [r7, #12]
 80059f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80059f8:	4313      	orrs	r3, r2
 80059fa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	015a      	lsls	r2, r3, #5
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	4413      	add	r3, r2
 8005a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d11a      	bne.n	8005a48 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	015a      	lsls	r2, r3, #5
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	4413      	add	r3, r2
 8005a1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	791b      	ldrb	r3, [r3, #4]
 8005a2c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005a2e:	430b      	orrs	r3, r1
 8005a30:	4313      	orrs	r3, r2
 8005a32:	68ba      	ldr	r2, [r7, #8]
 8005a34:	0151      	lsls	r1, r2, #5
 8005a36:	68fa      	ldr	r2, [r7, #12]
 8005a38:	440a      	add	r2, r1
 8005a3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005a3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005a46:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr
	...

08005a58 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b085      	sub	sp, #20
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	785b      	ldrb	r3, [r3, #1]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d161      	bne.n	8005b38 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	015a      	lsls	r2, r3, #5
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4413      	add	r3, r2
 8005a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a8a:	d11f      	bne.n	8005acc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	015a      	lsls	r2, r3, #5
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	4413      	add	r3, r2
 8005a94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	0151      	lsls	r1, r2, #5
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	440a      	add	r2, r1
 8005aa2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aa6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005aaa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	015a      	lsls	r2, r3, #5
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	4413      	add	r3, r2
 8005ab4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	0151      	lsls	r1, r2, #5
 8005abe:	68fa      	ldr	r2, [r7, #12]
 8005ac0:	440a      	add	r2, r1
 8005ac2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ac6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005aca:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ad2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	781b      	ldrb	r3, [r3, #0]
 8005ad8:	f003 030f 	and.w	r3, r3, #15
 8005adc:	2101      	movs	r1, #1
 8005ade:	fa01 f303 	lsl.w	r3, r1, r3
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	43db      	mvns	r3, r3
 8005ae6:	68f9      	ldr	r1, [r7, #12]
 8005ae8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005aec:	4013      	ands	r3, r2
 8005aee:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005af6:	69da      	ldr	r2, [r3, #28]
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	f003 030f 	and.w	r3, r3, #15
 8005b00:	2101      	movs	r1, #1
 8005b02:	fa01 f303 	lsl.w	r3, r1, r3
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	43db      	mvns	r3, r3
 8005b0a:	68f9      	ldr	r1, [r7, #12]
 8005b0c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005b10:	4013      	ands	r3, r2
 8005b12:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	0159      	lsls	r1, r3, #5
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	440b      	add	r3, r1
 8005b2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b2e:	4619      	mov	r1, r3
 8005b30:	4b35      	ldr	r3, [pc, #212]	@ (8005c08 <USB_DeactivateEndpoint+0x1b0>)
 8005b32:	4013      	ands	r3, r2
 8005b34:	600b      	str	r3, [r1, #0]
 8005b36:	e060      	b.n	8005bfa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	015a      	lsls	r2, r3, #5
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	4413      	add	r3, r2
 8005b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b4a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b4e:	d11f      	bne.n	8005b90 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	015a      	lsls	r2, r3, #5
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	4413      	add	r3, r2
 8005b58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	0151      	lsls	r1, r2, #5
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	440a      	add	r2, r1
 8005b66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b6a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005b6e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	015a      	lsls	r2, r3, #5
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	4413      	add	r3, r2
 8005b78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	0151      	lsls	r1, r2, #5
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	440a      	add	r2, r1
 8005b86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b8a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005b8e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba6:	041b      	lsls	r3, r3, #16
 8005ba8:	43db      	mvns	r3, r3
 8005baa:	68f9      	ldr	r1, [r7, #12]
 8005bac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bba:	69da      	ldr	r2, [r3, #28]
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	f003 030f 	and.w	r3, r3, #15
 8005bc4:	2101      	movs	r1, #1
 8005bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bca:	041b      	lsls	r3, r3, #16
 8005bcc:	43db      	mvns	r3, r3
 8005bce:	68f9      	ldr	r1, [r7, #12]
 8005bd0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	0159      	lsls	r1, r3, #5
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	440b      	add	r3, r1
 8005bee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bf2:	4619      	mov	r1, r3
 8005bf4:	4b05      	ldr	r3, [pc, #20]	@ (8005c0c <USB_DeactivateEndpoint+0x1b4>)
 8005bf6:	4013      	ands	r3, r2
 8005bf8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005bfa:	2300      	movs	r3, #0
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	3714      	adds	r7, #20
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr
 8005c08:	ec337800 	.word	0xec337800
 8005c0c:	eff37800 	.word	0xeff37800

08005c10 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08a      	sub	sp, #40	@ 0x28
 8005c14:	af02      	add	r7, sp, #8
 8005c16:	60f8      	str	r0, [r7, #12]
 8005c18:	60b9      	str	r1, [r7, #8]
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	785b      	ldrb	r3, [r3, #1]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	f040 817f 	bne.w	8005f30 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d132      	bne.n	8005ca0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005c3a:	69bb      	ldr	r3, [r7, #24]
 8005c3c:	015a      	lsls	r2, r3, #5
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	4413      	add	r3, r2
 8005c42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	0151      	lsls	r1, r2, #5
 8005c4c:	69fa      	ldr	r2, [r7, #28]
 8005c4e:	440a      	add	r2, r1
 8005c50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c54:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005c58:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005c5c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005c5e:	69bb      	ldr	r3, [r7, #24]
 8005c60:	015a      	lsls	r2, r3, #5
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	4413      	add	r3, r2
 8005c66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	69ba      	ldr	r2, [r7, #24]
 8005c6e:	0151      	lsls	r1, r2, #5
 8005c70:	69fa      	ldr	r2, [r7, #28]
 8005c72:	440a      	add	r2, r1
 8005c74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005c7c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	69ba      	ldr	r2, [r7, #24]
 8005c8e:	0151      	lsls	r1, r2, #5
 8005c90:	69fa      	ldr	r2, [r7, #28]
 8005c92:	440a      	add	r2, r1
 8005c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c98:	0cdb      	lsrs	r3, r3, #19
 8005c9a:	04db      	lsls	r3, r3, #19
 8005c9c:	6113      	str	r3, [r2, #16]
 8005c9e:	e097      	b.n	8005dd0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005ca0:	69bb      	ldr	r3, [r7, #24]
 8005ca2:	015a      	lsls	r2, r3, #5
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	4413      	add	r3, r2
 8005ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	69ba      	ldr	r2, [r7, #24]
 8005cb0:	0151      	lsls	r1, r2, #5
 8005cb2:	69fa      	ldr	r2, [r7, #28]
 8005cb4:	440a      	add	r2, r1
 8005cb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cba:	0cdb      	lsrs	r3, r3, #19
 8005cbc:	04db      	lsls	r3, r3, #19
 8005cbe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	015a      	lsls	r2, r3, #5
 8005cc4:	69fb      	ldr	r3, [r7, #28]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ccc:	691b      	ldr	r3, [r3, #16]
 8005cce:	69ba      	ldr	r2, [r7, #24]
 8005cd0:	0151      	lsls	r1, r2, #5
 8005cd2:	69fa      	ldr	r2, [r7, #28]
 8005cd4:	440a      	add	r2, r1
 8005cd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005cda:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005cde:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005ce2:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d11a      	bne.n	8005d20 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	691a      	ldr	r2, [r3, #16]
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	429a      	cmp	r2, r3
 8005cf4:	d903      	bls.n	8005cfe <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	689a      	ldr	r2, [r3, #8]
 8005cfa:	68bb      	ldr	r3, [r7, #8]
 8005cfc:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005cfe:	69bb      	ldr	r3, [r7, #24]
 8005d00:	015a      	lsls	r2, r3, #5
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	4413      	add	r3, r2
 8005d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	69ba      	ldr	r2, [r7, #24]
 8005d0e:	0151      	lsls	r1, r2, #5
 8005d10:	69fa      	ldr	r2, [r7, #28]
 8005d12:	440a      	add	r2, r1
 8005d14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d18:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d1c:	6113      	str	r3, [r2, #16]
 8005d1e:	e044      	b.n	8005daa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	691a      	ldr	r2, [r3, #16]
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	4413      	add	r3, r2
 8005d2a:	1e5a      	subs	r2, r3, #1
 8005d2c:	68bb      	ldr	r3, [r7, #8]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d34:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005d36:	69bb      	ldr	r3, [r7, #24]
 8005d38:	015a      	lsls	r2, r3, #5
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d42:	691a      	ldr	r2, [r3, #16]
 8005d44:	8afb      	ldrh	r3, [r7, #22]
 8005d46:	04d9      	lsls	r1, r3, #19
 8005d48:	4ba4      	ldr	r3, [pc, #656]	@ (8005fdc <USB_EPStartXfer+0x3cc>)
 8005d4a:	400b      	ands	r3, r1
 8005d4c:	69b9      	ldr	r1, [r7, #24]
 8005d4e:	0148      	lsls	r0, r1, #5
 8005d50:	69f9      	ldr	r1, [r7, #28]
 8005d52:	4401      	add	r1, r0
 8005d54:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	791b      	ldrb	r3, [r3, #4]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d122      	bne.n	8005daa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005d64:	69bb      	ldr	r3, [r7, #24]
 8005d66:	015a      	lsls	r2, r3, #5
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	4413      	add	r3, r2
 8005d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d70:	691b      	ldr	r3, [r3, #16]
 8005d72:	69ba      	ldr	r2, [r7, #24]
 8005d74:	0151      	lsls	r1, r2, #5
 8005d76:	69fa      	ldr	r2, [r7, #28]
 8005d78:	440a      	add	r2, r1
 8005d7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d7e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005d82:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d90:	691a      	ldr	r2, [r3, #16]
 8005d92:	8afb      	ldrh	r3, [r7, #22]
 8005d94:	075b      	lsls	r3, r3, #29
 8005d96:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005d9a:	69b9      	ldr	r1, [r7, #24]
 8005d9c:	0148      	lsls	r0, r1, #5
 8005d9e:	69f9      	ldr	r1, [r7, #28]
 8005da0:	4401      	add	r1, r0
 8005da2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005da6:	4313      	orrs	r3, r2
 8005da8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	691b      	ldr	r3, [r3, #16]
 8005dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dc0:	69b9      	ldr	r1, [r7, #24]
 8005dc2:	0148      	lsls	r0, r1, #5
 8005dc4:	69f9      	ldr	r1, [r7, #28]
 8005dc6:	4401      	add	r1, r0
 8005dc8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005dd0:	79fb      	ldrb	r3, [r7, #7]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d14b      	bne.n	8005e6e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	69db      	ldr	r3, [r3, #28]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d009      	beq.n	8005df2 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005dde:	69bb      	ldr	r3, [r7, #24]
 8005de0:	015a      	lsls	r2, r3, #5
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	4413      	add	r3, r2
 8005de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dea:	461a      	mov	r2, r3
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	69db      	ldr	r3, [r3, #28]
 8005df0:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	791b      	ldrb	r3, [r3, #4]
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d128      	bne.n	8005e4c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d110      	bne.n	8005e2c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005e0a:	69bb      	ldr	r3, [r7, #24]
 8005e0c:	015a      	lsls	r2, r3, #5
 8005e0e:	69fb      	ldr	r3, [r7, #28]
 8005e10:	4413      	add	r3, r2
 8005e12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	0151      	lsls	r1, r2, #5
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	440a      	add	r2, r1
 8005e20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e24:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e28:	6013      	str	r3, [r2, #0]
 8005e2a:	e00f      	b.n	8005e4c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	015a      	lsls	r2, r3, #5
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	4413      	add	r3, r2
 8005e34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	69ba      	ldr	r2, [r7, #24]
 8005e3c:	0151      	lsls	r1, r2, #5
 8005e3e:	69fa      	ldr	r2, [r7, #28]
 8005e40:	440a      	add	r2, r1
 8005e42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e4a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	015a      	lsls	r2, r3, #5
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	4413      	add	r3, r2
 8005e54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	69ba      	ldr	r2, [r7, #24]
 8005e5c:	0151      	lsls	r1, r2, #5
 8005e5e:	69fa      	ldr	r2, [r7, #28]
 8005e60:	440a      	add	r2, r1
 8005e62:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e66:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e6a:	6013      	str	r3, [r2, #0]
 8005e6c:	e166      	b.n	800613c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e6e:	69bb      	ldr	r3, [r7, #24]
 8005e70:	015a      	lsls	r2, r3, #5
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	0151      	lsls	r1, r2, #5
 8005e80:	69fa      	ldr	r2, [r7, #28]
 8005e82:	440a      	add	r2, r1
 8005e84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005e88:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e8c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	791b      	ldrb	r3, [r3, #4]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d015      	beq.n	8005ec2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	f000 814e 	beq.w	800613c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ea6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	2101      	movs	r1, #1
 8005eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb6:	69f9      	ldr	r1, [r7, #28]
 8005eb8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	634b      	str	r3, [r1, #52]	@ 0x34
 8005ec0:	e13c      	b.n	800613c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d110      	bne.n	8005ef4 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ed2:	69bb      	ldr	r3, [r7, #24]
 8005ed4:	015a      	lsls	r2, r3, #5
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	4413      	add	r3, r2
 8005eda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	69ba      	ldr	r2, [r7, #24]
 8005ee2:	0151      	lsls	r1, r2, #5
 8005ee4:	69fa      	ldr	r2, [r7, #28]
 8005ee6:	440a      	add	r2, r1
 8005ee8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005eec:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ef0:	6013      	str	r3, [r2, #0]
 8005ef2:	e00f      	b.n	8005f14 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	015a      	lsls	r2, r3, #5
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	4413      	add	r3, r2
 8005efc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	69ba      	ldr	r2, [r7, #24]
 8005f04:	0151      	lsls	r1, r2, #5
 8005f06:	69fa      	ldr	r2, [r7, #28]
 8005f08:	440a      	add	r2, r1
 8005f0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f12:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	68d9      	ldr	r1, [r3, #12]
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	781a      	ldrb	r2, [r3, #0]
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	691b      	ldr	r3, [r3, #16]
 8005f20:	b298      	uxth	r0, r3
 8005f22:	79fb      	ldrb	r3, [r7, #7]
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	4603      	mov	r3, r0
 8005f28:	68f8      	ldr	r0, [r7, #12]
 8005f2a:	f000 f9b9 	bl	80062a0 <USB_WritePacket>
 8005f2e:	e105      	b.n	800613c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005f30:	69bb      	ldr	r3, [r7, #24]
 8005f32:	015a      	lsls	r2, r3, #5
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	4413      	add	r3, r2
 8005f38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3c:	691b      	ldr	r3, [r3, #16]
 8005f3e:	69ba      	ldr	r2, [r7, #24]
 8005f40:	0151      	lsls	r1, r2, #5
 8005f42:	69fa      	ldr	r2, [r7, #28]
 8005f44:	440a      	add	r2, r1
 8005f46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f4a:	0cdb      	lsrs	r3, r3, #19
 8005f4c:	04db      	lsls	r3, r3, #19
 8005f4e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005f50:	69bb      	ldr	r3, [r7, #24]
 8005f52:	015a      	lsls	r2, r3, #5
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	4413      	add	r3, r2
 8005f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	69ba      	ldr	r2, [r7, #24]
 8005f60:	0151      	lsls	r1, r2, #5
 8005f62:	69fa      	ldr	r2, [r7, #28]
 8005f64:	440a      	add	r2, r1
 8005f66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f6a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005f6e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005f72:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005f74:	69bb      	ldr	r3, [r7, #24]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d132      	bne.n	8005fe0 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	691b      	ldr	r3, [r3, #16]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d003      	beq.n	8005f8a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	689a      	ldr	r2, [r3, #8]
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	015a      	lsls	r2, r3, #5
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	4413      	add	r3, r2
 8005f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f9e:	691a      	ldr	r2, [r3, #16]
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	6a1b      	ldr	r3, [r3, #32]
 8005fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fa8:	69b9      	ldr	r1, [r7, #24]
 8005faa:	0148      	lsls	r0, r1, #5
 8005fac:	69f9      	ldr	r1, [r7, #28]
 8005fae:	4401      	add	r1, r0
 8005fb0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	015a      	lsls	r2, r3, #5
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fc4:	691b      	ldr	r3, [r3, #16]
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	0151      	lsls	r1, r2, #5
 8005fca:	69fa      	ldr	r2, [r7, #28]
 8005fcc:	440a      	add	r2, r1
 8005fce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fd2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005fd6:	6113      	str	r3, [r2, #16]
 8005fd8:	e062      	b.n	80060a0 <USB_EPStartXfer+0x490>
 8005fda:	bf00      	nop
 8005fdc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d123      	bne.n	8006030 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005fe8:	69bb      	ldr	r3, [r7, #24]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ff4:	691a      	ldr	r2, [r3, #16]
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ffe:	69b9      	ldr	r1, [r7, #24]
 8006000:	0148      	lsls	r0, r1, #5
 8006002:	69f9      	ldr	r1, [r7, #28]
 8006004:	4401      	add	r1, r0
 8006006:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800600a:	4313      	orrs	r3, r2
 800600c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800600e:	69bb      	ldr	r3, [r7, #24]
 8006010:	015a      	lsls	r2, r3, #5
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	4413      	add	r3, r2
 8006016:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800601a:	691b      	ldr	r3, [r3, #16]
 800601c:	69ba      	ldr	r2, [r7, #24]
 800601e:	0151      	lsls	r1, r2, #5
 8006020:	69fa      	ldr	r2, [r7, #28]
 8006022:	440a      	add	r2, r1
 8006024:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006028:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800602c:	6113      	str	r3, [r2, #16]
 800602e:	e037      	b.n	80060a0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	691a      	ldr	r2, [r3, #16]
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	4413      	add	r3, r2
 800603a:	1e5a      	subs	r2, r3, #1
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	689b      	ldr	r3, [r3, #8]
 8006040:	fbb2 f3f3 	udiv	r3, r2, r3
 8006044:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	689b      	ldr	r3, [r3, #8]
 800604a:	8afa      	ldrh	r2, [r7, #22]
 800604c:	fb03 f202 	mul.w	r2, r3, r2
 8006050:	68bb      	ldr	r3, [r7, #8]
 8006052:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8006054:	69bb      	ldr	r3, [r7, #24]
 8006056:	015a      	lsls	r2, r3, #5
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	4413      	add	r3, r2
 800605c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006060:	691a      	ldr	r2, [r3, #16]
 8006062:	8afb      	ldrh	r3, [r7, #22]
 8006064:	04d9      	lsls	r1, r3, #19
 8006066:	4b38      	ldr	r3, [pc, #224]	@ (8006148 <USB_EPStartXfer+0x538>)
 8006068:	400b      	ands	r3, r1
 800606a:	69b9      	ldr	r1, [r7, #24]
 800606c:	0148      	lsls	r0, r1, #5
 800606e:	69f9      	ldr	r1, [r7, #28]
 8006070:	4401      	add	r1, r0
 8006072:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006076:	4313      	orrs	r3, r2
 8006078:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	4413      	add	r3, r2
 8006082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006086:	691a      	ldr	r2, [r3, #16]
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006090:	69b9      	ldr	r1, [r7, #24]
 8006092:	0148      	lsls	r0, r1, #5
 8006094:	69f9      	ldr	r1, [r7, #28]
 8006096:	4401      	add	r1, r0
 8006098:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800609c:	4313      	orrs	r3, r2
 800609e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80060a0:	79fb      	ldrb	r3, [r7, #7]
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d10d      	bne.n	80060c2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d009      	beq.n	80060c2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	68d9      	ldr	r1, [r3, #12]
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	015a      	lsls	r2, r3, #5
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	4413      	add	r3, r2
 80060ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060be:	460a      	mov	r2, r1
 80060c0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	791b      	ldrb	r3, [r3, #4]
 80060c6:	2b01      	cmp	r3, #1
 80060c8:	d128      	bne.n	800611c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80060ca:	69fb      	ldr	r3, [r7, #28]
 80060cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d110      	bne.n	80060fc <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	015a      	lsls	r2, r3, #5
 80060de:	69fb      	ldr	r3, [r7, #28]
 80060e0:	4413      	add	r3, r2
 80060e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	69ba      	ldr	r2, [r7, #24]
 80060ea:	0151      	lsls	r1, r2, #5
 80060ec:	69fa      	ldr	r2, [r7, #28]
 80060ee:	440a      	add	r2, r1
 80060f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80060f8:	6013      	str	r3, [r2, #0]
 80060fa:	e00f      	b.n	800611c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	015a      	lsls	r2, r3, #5
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	4413      	add	r3, r2
 8006104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	69ba      	ldr	r2, [r7, #24]
 800610c:	0151      	lsls	r1, r2, #5
 800610e:	69fa      	ldr	r2, [r7, #28]
 8006110:	440a      	add	r2, r1
 8006112:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800611a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	69ba      	ldr	r2, [r7, #24]
 800612c:	0151      	lsls	r1, r2, #5
 800612e:	69fa      	ldr	r2, [r7, #28]
 8006130:	440a      	add	r2, r1
 8006132:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006136:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800613a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800613c:	2300      	movs	r3, #0
}
 800613e:	4618      	mov	r0, r3
 8006140:	3720      	adds	r7, #32
 8006142:	46bd      	mov	sp, r7
 8006144:	bd80      	pop	{r7, pc}
 8006146:	bf00      	nop
 8006148:	1ff80000 	.word	0x1ff80000

0800614c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800614c:	b480      	push	{r7}
 800614e:	b087      	sub	sp, #28
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006156:	2300      	movs	r3, #0
 8006158:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800615a:	2300      	movs	r3, #0
 800615c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	785b      	ldrb	r3, [r3, #1]
 8006166:	2b01      	cmp	r3, #1
 8006168:	d14a      	bne.n	8006200 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	4413      	add	r3, r2
 8006174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800617e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006182:	f040 8086 	bne.w	8006292 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	781b      	ldrb	r3, [r3, #0]
 800618a:	015a      	lsls	r2, r3, #5
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	4413      	add	r3, r2
 8006190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	683a      	ldr	r2, [r7, #0]
 8006198:	7812      	ldrb	r2, [r2, #0]
 800619a:	0151      	lsls	r1, r2, #5
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	440a      	add	r2, r1
 80061a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80061a8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	015a      	lsls	r2, r3, #5
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	4413      	add	r3, r2
 80061b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	683a      	ldr	r2, [r7, #0]
 80061bc:	7812      	ldrb	r2, [r2, #0]
 80061be:	0151      	lsls	r1, r2, #5
 80061c0:	693a      	ldr	r2, [r7, #16]
 80061c2:	440a      	add	r2, r1
 80061c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80061cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	3301      	adds	r3, #1
 80061d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80061da:	4293      	cmp	r3, r2
 80061dc:	d902      	bls.n	80061e4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	75fb      	strb	r3, [r7, #23]
          break;
 80061e2:	e056      	b.n	8006292 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	781b      	ldrb	r3, [r3, #0]
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80061f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80061fc:	d0e7      	beq.n	80061ce <USB_EPStopXfer+0x82>
 80061fe:	e048      	b.n	8006292 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	4413      	add	r3, r2
 800620a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006214:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006218:	d13b      	bne.n	8006292 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	015a      	lsls	r2, r3, #5
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	4413      	add	r3, r2
 8006224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	683a      	ldr	r2, [r7, #0]
 800622c:	7812      	ldrb	r2, [r2, #0]
 800622e:	0151      	lsls	r1, r2, #5
 8006230:	693a      	ldr	r2, [r7, #16]
 8006232:	440a      	add	r2, r1
 8006234:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006238:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800623c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	015a      	lsls	r2, r3, #5
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	4413      	add	r3, r2
 8006248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	7812      	ldrb	r2, [r2, #0]
 8006252:	0151      	lsls	r1, r2, #5
 8006254:	693a      	ldr	r2, [r7, #16]
 8006256:	440a      	add	r2, r1
 8006258:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800625c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006260:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	3301      	adds	r3, #1
 8006266:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800626e:	4293      	cmp	r3, r2
 8006270:	d902      	bls.n	8006278 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	75fb      	strb	r3, [r7, #23]
          break;
 8006276:	e00c      	b.n	8006292 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	4413      	add	r3, r2
 8006282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800628c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006290:	d0e7      	beq.n	8006262 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006292:	7dfb      	ldrb	r3, [r7, #23]
}
 8006294:	4618      	mov	r0, r3
 8006296:	371c      	adds	r7, #28
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b089      	sub	sp, #36	@ 0x24
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	60f8      	str	r0, [r7, #12]
 80062a8:	60b9      	str	r1, [r7, #8]
 80062aa:	4611      	mov	r1, r2
 80062ac:	461a      	mov	r2, r3
 80062ae:	460b      	mov	r3, r1
 80062b0:	71fb      	strb	r3, [r7, #7]
 80062b2:	4613      	mov	r3, r2
 80062b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80062be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d123      	bne.n	800630e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80062c6:	88bb      	ldrh	r3, [r7, #4]
 80062c8:	3303      	adds	r3, #3
 80062ca:	089b      	lsrs	r3, r3, #2
 80062cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80062ce:	2300      	movs	r3, #0
 80062d0:	61bb      	str	r3, [r7, #24]
 80062d2:	e018      	b.n	8006306 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80062d4:	79fb      	ldrb	r3, [r7, #7]
 80062d6:	031a      	lsls	r2, r3, #12
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	4413      	add	r3, r2
 80062dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80062e0:	461a      	mov	r2, r3
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80062e8:	69fb      	ldr	r3, [r7, #28]
 80062ea:	3301      	adds	r3, #1
 80062ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062ee:	69fb      	ldr	r3, [r7, #28]
 80062f0:	3301      	adds	r3, #1
 80062f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062f4:	69fb      	ldr	r3, [r7, #28]
 80062f6:	3301      	adds	r3, #1
 80062f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80062fa:	69fb      	ldr	r3, [r7, #28]
 80062fc:	3301      	adds	r3, #1
 80062fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	3301      	adds	r3, #1
 8006304:	61bb      	str	r3, [r7, #24]
 8006306:	69ba      	ldr	r2, [r7, #24]
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	429a      	cmp	r2, r3
 800630c:	d3e2      	bcc.n	80062d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800630e:	2300      	movs	r3, #0
}
 8006310:	4618      	mov	r0, r3
 8006312:	3724      	adds	r7, #36	@ 0x24
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800631c:	b480      	push	{r7}
 800631e:	b08b      	sub	sp, #44	@ 0x2c
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	4613      	mov	r3, r2
 8006328:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006332:	88fb      	ldrh	r3, [r7, #6]
 8006334:	089b      	lsrs	r3, r3, #2
 8006336:	b29b      	uxth	r3, r3
 8006338:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800633a:	88fb      	ldrh	r3, [r7, #6]
 800633c:	f003 0303 	and.w	r3, r3, #3
 8006340:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006342:	2300      	movs	r3, #0
 8006344:	623b      	str	r3, [r7, #32]
 8006346:	e014      	b.n	8006372 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006348:	69bb      	ldr	r3, [r7, #24]
 800634a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006352:	601a      	str	r2, [r3, #0]
    pDest++;
 8006354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006356:	3301      	adds	r3, #1
 8006358:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800635a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800635c:	3301      	adds	r3, #1
 800635e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006362:	3301      	adds	r3, #1
 8006364:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	3301      	adds	r3, #1
 800636a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800636c:	6a3b      	ldr	r3, [r7, #32]
 800636e:	3301      	adds	r3, #1
 8006370:	623b      	str	r3, [r7, #32]
 8006372:	6a3a      	ldr	r2, [r7, #32]
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	429a      	cmp	r2, r3
 8006378:	d3e6      	bcc.n	8006348 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800637a:	8bfb      	ldrh	r3, [r7, #30]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d01e      	beq.n	80063be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800638a:	461a      	mov	r2, r3
 800638c:	f107 0310 	add.w	r3, r7, #16
 8006390:	6812      	ldr	r2, [r2, #0]
 8006392:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	6a3b      	ldr	r3, [r7, #32]
 8006398:	b2db      	uxtb	r3, r3
 800639a:	00db      	lsls	r3, r3, #3
 800639c:	fa22 f303 	lsr.w	r3, r2, r3
 80063a0:	b2da      	uxtb	r2, r3
 80063a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063a4:	701a      	strb	r2, [r3, #0]
      i++;
 80063a6:	6a3b      	ldr	r3, [r7, #32]
 80063a8:	3301      	adds	r3, #1
 80063aa:	623b      	str	r3, [r7, #32]
      pDest++;
 80063ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ae:	3301      	adds	r3, #1
 80063b0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80063b2:	8bfb      	ldrh	r3, [r7, #30]
 80063b4:	3b01      	subs	r3, #1
 80063b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80063b8:	8bfb      	ldrh	r3, [r7, #30]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1ea      	bne.n	8006394 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80063be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	372c      	adds	r7, #44	@ 0x2c
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr

080063cc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b085      	sub	sp, #20
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	781b      	ldrb	r3, [r3, #0]
 80063de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	785b      	ldrb	r3, [r3, #1]
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d12c      	bne.n	8006442 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	4413      	add	r3, r2
 80063f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	db12      	blt.n	8006420 <USB_EPSetStall+0x54>
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00f      	beq.n	8006420 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	015a      	lsls	r2, r3, #5
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	4413      	add	r3, r2
 8006408:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	0151      	lsls	r1, r2, #5
 8006412:	68fa      	ldr	r2, [r7, #12]
 8006414:	440a      	add	r2, r1
 8006416:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800641a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800641e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	015a      	lsls	r2, r3, #5
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4413      	add	r3, r2
 8006428:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	0151      	lsls	r1, r2, #5
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	440a      	add	r2, r1
 8006436:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800643a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800643e:	6013      	str	r3, [r2, #0]
 8006440:	e02b      	b.n	800649a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	015a      	lsls	r2, r3, #5
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	4413      	add	r3, r2
 800644a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	2b00      	cmp	r3, #0
 8006452:	db12      	blt.n	800647a <USB_EPSetStall+0xae>
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00f      	beq.n	800647a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	015a      	lsls	r2, r3, #5
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	4413      	add	r3, r2
 8006462:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68ba      	ldr	r2, [r7, #8]
 800646a:	0151      	lsls	r1, r2, #5
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	440a      	add	r2, r1
 8006470:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006474:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006478:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	015a      	lsls	r2, r3, #5
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	4413      	add	r3, r2
 8006482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	68ba      	ldr	r2, [r7, #8]
 800648a:	0151      	lsls	r1, r2, #5
 800648c:	68fa      	ldr	r2, [r7, #12]
 800648e:	440a      	add	r2, r1
 8006490:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006494:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006498:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr

080064a8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b085      	sub	sp, #20
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
 80064b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	785b      	ldrb	r3, [r3, #1]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	d128      	bne.n	8006516 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	015a      	lsls	r2, r3, #5
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	4413      	add	r3, r2
 80064cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	0151      	lsls	r1, r2, #5
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	440a      	add	r2, r1
 80064da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80064e2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	791b      	ldrb	r3, [r3, #4]
 80064e8:	2b03      	cmp	r3, #3
 80064ea:	d003      	beq.n	80064f4 <USB_EPClearStall+0x4c>
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	791b      	ldrb	r3, [r3, #4]
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	d138      	bne.n	8006566 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	015a      	lsls	r2, r3, #5
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	0151      	lsls	r1, r2, #5
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	440a      	add	r2, r1
 800650a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800650e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	e027      	b.n	8006566 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	015a      	lsls	r2, r3, #5
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	4413      	add	r3, r2
 800651e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	0151      	lsls	r1, r2, #5
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	440a      	add	r2, r1
 800652c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006530:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006534:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	791b      	ldrb	r3, [r3, #4]
 800653a:	2b03      	cmp	r3, #3
 800653c:	d003      	beq.n	8006546 <USB_EPClearStall+0x9e>
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	791b      	ldrb	r3, [r3, #4]
 8006542:	2b02      	cmp	r3, #2
 8006544:	d10f      	bne.n	8006566 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006546:	68bb      	ldr	r3, [r7, #8]
 8006548:	015a      	lsls	r2, r3, #5
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	4413      	add	r3, r2
 800654e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	0151      	lsls	r1, r2, #5
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	440a      	add	r2, r1
 800655c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006560:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006564:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	460b      	mov	r3, r1
 800657e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006592:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006596:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800659e:	681a      	ldr	r2, [r3, #0]
 80065a0:	78fb      	ldrb	r3, [r7, #3]
 80065a2:	011b      	lsls	r3, r3, #4
 80065a4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80065a8:	68f9      	ldr	r1, [r7, #12]
 80065aa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80065ae:	4313      	orrs	r3, r2
 80065b0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80065b2:	2300      	movs	r3, #0
}
 80065b4:	4618      	mov	r0, r3
 80065b6:	3714      	adds	r7, #20
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80065da:	f023 0303 	bic.w	r3, r3, #3
 80065de:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80065ee:	f023 0302 	bic.w	r3, r3, #2
 80065f2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065f4:	2300      	movs	r3, #0
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr

08006602 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006602:	b480      	push	{r7}
 8006604:	b085      	sub	sp, #20
 8006606:	af00      	add	r7, sp, #0
 8006608:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	68fa      	ldr	r2, [r7, #12]
 8006618:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800661c:	f023 0303 	bic.w	r3, r3, #3
 8006620:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006630:	f043 0302 	orr.w	r3, r3, #2
 8006634:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006636:	2300      	movs	r3, #0
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr

08006644 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006644:	b480      	push	{r7}
 8006646:	b085      	sub	sp, #20
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	695b      	ldr	r3, [r3, #20]
 8006650:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	68fa      	ldr	r2, [r7, #12]
 8006658:	4013      	ands	r3, r2
 800665a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800665c:	68fb      	ldr	r3, [r7, #12]
}
 800665e:	4618      	mov	r0, r3
 8006660:	3714      	adds	r7, #20
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800666a:	b480      	push	{r7}
 800666c:	b085      	sub	sp, #20
 800666e:	af00      	add	r7, sp, #0
 8006670:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800667c:	699b      	ldr	r3, [r3, #24]
 800667e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006686:	69db      	ldr	r3, [r3, #28]
 8006688:	68ba      	ldr	r2, [r7, #8]
 800668a:	4013      	ands	r3, r2
 800668c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	0c1b      	lsrs	r3, r3, #16
}
 8006692:	4618      	mov	r0, r3
 8006694:	3714      	adds	r7, #20
 8006696:	46bd      	mov	sp, r7
 8006698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669c:	4770      	bx	lr

0800669e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800669e:	b480      	push	{r7}
 80066a0:	b085      	sub	sp, #20
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066ba:	69db      	ldr	r3, [r3, #28]
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	4013      	ands	r3, r2
 80066c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	b29b      	uxth	r3, r3
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3714      	adds	r7, #20
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b085      	sub	sp, #20
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	460b      	mov	r3, r1
 80066dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80066e2:	78fb      	ldrb	r3, [r7, #3]
 80066e4:	015a      	lsls	r2, r3, #5
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	4413      	add	r3, r2
 80066ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066f8:	695b      	ldr	r3, [r3, #20]
 80066fa:	68ba      	ldr	r2, [r7, #8]
 80066fc:	4013      	ands	r3, r2
 80066fe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006700:	68bb      	ldr	r3, [r7, #8]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3714      	adds	r7, #20
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800670e:	b480      	push	{r7}
 8006710:	b087      	sub	sp, #28
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	460b      	mov	r3, r1
 8006718:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006724:	691b      	ldr	r3, [r3, #16]
 8006726:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800672e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006730:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006732:	78fb      	ldrb	r3, [r7, #3]
 8006734:	f003 030f 	and.w	r3, r3, #15
 8006738:	68fa      	ldr	r2, [r7, #12]
 800673a:	fa22 f303 	lsr.w	r3, r2, r3
 800673e:	01db      	lsls	r3, r3, #7
 8006740:	b2db      	uxtb	r3, r3
 8006742:	693a      	ldr	r2, [r7, #16]
 8006744:	4313      	orrs	r3, r2
 8006746:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006748:	78fb      	ldrb	r3, [r7, #3]
 800674a:	015a      	lsls	r2, r3, #5
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	4413      	add	r3, r2
 8006750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006754:	689b      	ldr	r3, [r3, #8]
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	4013      	ands	r3, r2
 800675a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800675c:	68bb      	ldr	r3, [r7, #8]
}
 800675e:	4618      	mov	r0, r3
 8006760:	371c      	adds	r7, #28
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr

0800676a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800676a:	b480      	push	{r7}
 800676c:	b083      	sub	sp, #12
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	f003 0301 	and.w	r3, r3, #1
}
 800677a:	4618      	mov	r0, r3
 800677c:	370c      	adds	r7, #12
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006786:	b480      	push	{r7}
 8006788:	b085      	sub	sp, #20
 800678a:	af00      	add	r7, sp, #0
 800678c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80067a0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80067a4:	f023 0307 	bic.w	r3, r3, #7
 80067a8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	68fa      	ldr	r2, [r7, #12]
 80067b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067bc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80067be:	2300      	movs	r3, #0
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3714      	adds	r7, #20
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	460b      	mov	r3, r1
 80067d6:	607a      	str	r2, [r7, #4]
 80067d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	333c      	adds	r3, #60	@ 0x3c
 80067e2:	3304      	adds	r3, #4
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	4a26      	ldr	r2, [pc, #152]	@ (8006884 <USB_EP0_OutStart+0xb8>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d90a      	bls.n	8006806 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006800:	d101      	bne.n	8006806 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006802:	2300      	movs	r3, #0
 8006804:	e037      	b.n	8006876 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800680c:	461a      	mov	r2, r3
 800680e:	2300      	movs	r3, #0
 8006810:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	697a      	ldr	r2, [r7, #20]
 800681c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006820:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006824:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006834:	f043 0318 	orr.w	r3, r3, #24
 8006838:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	697a      	ldr	r2, [r7, #20]
 8006844:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006848:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800684c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800684e:	7afb      	ldrb	r3, [r7, #11]
 8006850:	2b01      	cmp	r3, #1
 8006852:	d10f      	bne.n	8006874 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800685a:	461a      	mov	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800686e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006872:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	371c      	adds	r7, #28
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	4f54300a 	.word	0x4f54300a

08006888 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006888:	b480      	push	{r7}
 800688a:	b085      	sub	sp, #20
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	3301      	adds	r3, #1
 8006898:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068a0:	d901      	bls.n	80068a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e022      	b.n	80068ec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	daf2      	bge.n	8006894 <USB_CoreReset+0xc>

  count = 10U;
 80068ae:	230a      	movs	r3, #10
 80068b0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80068b2:	e002      	b.n	80068ba <USB_CoreReset+0x32>
  {
    count--;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	3b01      	subs	r3, #1
 80068b8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d1f9      	bne.n	80068b4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	691b      	ldr	r3, [r3, #16]
 80068c4:	f043 0201 	orr.w	r2, r3, #1
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	3301      	adds	r3, #1
 80068d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80068d8:	d901      	bls.n	80068de <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e006      	b.n	80068ec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	691b      	ldr	r3, [r3, #16]
 80068e2:	f003 0301 	and.w	r3, r3, #1
 80068e6:	2b01      	cmp	r3, #1
 80068e8:	d0f0      	beq.n	80068cc <USB_CoreReset+0x44>

  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3714      	adds	r7, #20
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b084      	sub	sp, #16
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	460b      	mov	r3, r1
 8006902:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006904:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006908:	f005 fc48 	bl	800c19c <USBD_static_malloc>
 800690c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d109      	bne.n	8006928 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	32b0      	adds	r2, #176	@ 0xb0
 800691e:	2100      	movs	r1, #0
 8006920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006924:	2302      	movs	r3, #2
 8006926:	e0d4      	b.n	8006ad2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006928:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800692c:	2100      	movs	r1, #0
 800692e:	68f8      	ldr	r0, [r7, #12]
 8006930:	f005 fc78 	bl	800c224 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	32b0      	adds	r2, #176	@ 0xb0
 800693e:	68f9      	ldr	r1, [r7, #12]
 8006940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	32b0      	adds	r2, #176	@ 0xb0
 800694e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	7c1b      	ldrb	r3, [r3, #16]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d138      	bne.n	80069d2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006960:	4b5e      	ldr	r3, [pc, #376]	@ (8006adc <USBD_CDC_Init+0x1e4>)
 8006962:	7819      	ldrb	r1, [r3, #0]
 8006964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006968:	2202      	movs	r2, #2
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f005 faf3 	bl	800bf56 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006970:	4b5a      	ldr	r3, [pc, #360]	@ (8006adc <USBD_CDC_Init+0x1e4>)
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	f003 020f 	and.w	r2, r3, #15
 8006978:	6879      	ldr	r1, [r7, #4]
 800697a:	4613      	mov	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	4413      	add	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	440b      	add	r3, r1
 8006984:	3323      	adds	r3, #35	@ 0x23
 8006986:	2201      	movs	r2, #1
 8006988:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800698a:	4b55      	ldr	r3, [pc, #340]	@ (8006ae0 <USBD_CDC_Init+0x1e8>)
 800698c:	7819      	ldrb	r1, [r3, #0]
 800698e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006992:	2202      	movs	r2, #2
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f005 fade 	bl	800bf56 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800699a:	4b51      	ldr	r3, [pc, #324]	@ (8006ae0 <USBD_CDC_Init+0x1e8>)
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	f003 020f 	and.w	r2, r3, #15
 80069a2:	6879      	ldr	r1, [r7, #4]
 80069a4:	4613      	mov	r3, r2
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	4413      	add	r3, r2
 80069aa:	009b      	lsls	r3, r3, #2
 80069ac:	440b      	add	r3, r1
 80069ae:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80069b2:	2201      	movs	r2, #1
 80069b4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80069b6:	4b4b      	ldr	r3, [pc, #300]	@ (8006ae4 <USBD_CDC_Init+0x1ec>)
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	f003 020f 	and.w	r2, r3, #15
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	4613      	mov	r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	440b      	add	r3, r1
 80069ca:	331c      	adds	r3, #28
 80069cc:	2210      	movs	r2, #16
 80069ce:	601a      	str	r2, [r3, #0]
 80069d0:	e035      	b.n	8006a3e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80069d2:	4b42      	ldr	r3, [pc, #264]	@ (8006adc <USBD_CDC_Init+0x1e4>)
 80069d4:	7819      	ldrb	r1, [r3, #0]
 80069d6:	2340      	movs	r3, #64	@ 0x40
 80069d8:	2202      	movs	r2, #2
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f005 fabb 	bl	800bf56 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80069e0:	4b3e      	ldr	r3, [pc, #248]	@ (8006adc <USBD_CDC_Init+0x1e4>)
 80069e2:	781b      	ldrb	r3, [r3, #0]
 80069e4:	f003 020f 	and.w	r2, r3, #15
 80069e8:	6879      	ldr	r1, [r7, #4]
 80069ea:	4613      	mov	r3, r2
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	4413      	add	r3, r2
 80069f0:	009b      	lsls	r3, r3, #2
 80069f2:	440b      	add	r3, r1
 80069f4:	3323      	adds	r3, #35	@ 0x23
 80069f6:	2201      	movs	r2, #1
 80069f8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80069fa:	4b39      	ldr	r3, [pc, #228]	@ (8006ae0 <USBD_CDC_Init+0x1e8>)
 80069fc:	7819      	ldrb	r1, [r3, #0]
 80069fe:	2340      	movs	r3, #64	@ 0x40
 8006a00:	2202      	movs	r2, #2
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f005 faa7 	bl	800bf56 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006a08:	4b35      	ldr	r3, [pc, #212]	@ (8006ae0 <USBD_CDC_Init+0x1e8>)
 8006a0a:	781b      	ldrb	r3, [r3, #0]
 8006a0c:	f003 020f 	and.w	r2, r3, #15
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	4613      	mov	r3, r2
 8006a14:	009b      	lsls	r3, r3, #2
 8006a16:	4413      	add	r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	440b      	add	r3, r1
 8006a1c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006a20:	2201      	movs	r2, #1
 8006a22:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006a24:	4b2f      	ldr	r3, [pc, #188]	@ (8006ae4 <USBD_CDC_Init+0x1ec>)
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	f003 020f 	and.w	r2, r3, #15
 8006a2c:	6879      	ldr	r1, [r7, #4]
 8006a2e:	4613      	mov	r3, r2
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	4413      	add	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	440b      	add	r3, r1
 8006a38:	331c      	adds	r3, #28
 8006a3a:	2210      	movs	r2, #16
 8006a3c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006a3e:	4b29      	ldr	r3, [pc, #164]	@ (8006ae4 <USBD_CDC_Init+0x1ec>)
 8006a40:	7819      	ldrb	r1, [r3, #0]
 8006a42:	2308      	movs	r3, #8
 8006a44:	2203      	movs	r2, #3
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f005 fa85 	bl	800bf56 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006a4c:	4b25      	ldr	r3, [pc, #148]	@ (8006ae4 <USBD_CDC_Init+0x1ec>)
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	f003 020f 	and.w	r2, r3, #15
 8006a54:	6879      	ldr	r1, [r7, #4]
 8006a56:	4613      	mov	r3, r2
 8006a58:	009b      	lsls	r3, r3, #2
 8006a5a:	4413      	add	r3, r2
 8006a5c:	009b      	lsls	r3, r3, #2
 8006a5e:	440b      	add	r3, r1
 8006a60:	3323      	adds	r3, #35	@ 0x23
 8006a62:	2201      	movs	r2, #1
 8006a64:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	33b0      	adds	r3, #176	@ 0xb0
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4413      	add	r3, r2
 8006a7c:	685b      	ldr	r3, [r3, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d101      	bne.n	8006aa0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006a9c:	2302      	movs	r3, #2
 8006a9e:	e018      	b.n	8006ad2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	7c1b      	ldrb	r3, [r3, #16]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d10a      	bne.n	8006abe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <USBD_CDC_Init+0x1e8>)
 8006aaa:	7819      	ldrb	r1, [r3, #0]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006ab2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006ab6:	6878      	ldr	r0, [r7, #4]
 8006ab8:	f005 fb3c 	bl	800c134 <USBD_LL_PrepareReceive>
 8006abc:	e008      	b.n	8006ad0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006abe:	4b08      	ldr	r3, [pc, #32]	@ (8006ae0 <USBD_CDC_Init+0x1e8>)
 8006ac0:	7819      	ldrb	r1, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006ac8:	2340      	movs	r3, #64	@ 0x40
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f005 fb32 	bl	800c134 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	20000093 	.word	0x20000093
 8006ae0:	20000094 	.word	0x20000094
 8006ae4:	20000095 	.word	0x20000095

08006ae8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b082      	sub	sp, #8
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	460b      	mov	r3, r1
 8006af2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006af4:	4b3a      	ldr	r3, [pc, #232]	@ (8006be0 <USBD_CDC_DeInit+0xf8>)
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	4619      	mov	r1, r3
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f005 fa51 	bl	800bfa2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006b00:	4b37      	ldr	r3, [pc, #220]	@ (8006be0 <USBD_CDC_DeInit+0xf8>)
 8006b02:	781b      	ldrb	r3, [r3, #0]
 8006b04:	f003 020f 	and.w	r2, r3, #15
 8006b08:	6879      	ldr	r1, [r7, #4]
 8006b0a:	4613      	mov	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	4413      	add	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	440b      	add	r3, r1
 8006b14:	3323      	adds	r3, #35	@ 0x23
 8006b16:	2200      	movs	r2, #0
 8006b18:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006b1a:	4b32      	ldr	r3, [pc, #200]	@ (8006be4 <USBD_CDC_DeInit+0xfc>)
 8006b1c:	781b      	ldrb	r3, [r3, #0]
 8006b1e:	4619      	mov	r1, r3
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f005 fa3e 	bl	800bfa2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006b26:	4b2f      	ldr	r3, [pc, #188]	@ (8006be4 <USBD_CDC_DeInit+0xfc>)
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	f003 020f 	and.w	r2, r3, #15
 8006b2e:	6879      	ldr	r1, [r7, #4]
 8006b30:	4613      	mov	r3, r2
 8006b32:	009b      	lsls	r3, r3, #2
 8006b34:	4413      	add	r3, r2
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	440b      	add	r3, r1
 8006b3a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006b3e:	2200      	movs	r2, #0
 8006b40:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006b42:	4b29      	ldr	r3, [pc, #164]	@ (8006be8 <USBD_CDC_DeInit+0x100>)
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	4619      	mov	r1, r3
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	f005 fa2a 	bl	800bfa2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006b4e:	4b26      	ldr	r3, [pc, #152]	@ (8006be8 <USBD_CDC_DeInit+0x100>)
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	f003 020f 	and.w	r2, r3, #15
 8006b56:	6879      	ldr	r1, [r7, #4]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	4413      	add	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	440b      	add	r3, r1
 8006b62:	3323      	adds	r3, #35	@ 0x23
 8006b64:	2200      	movs	r2, #0
 8006b66:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006b68:	4b1f      	ldr	r3, [pc, #124]	@ (8006be8 <USBD_CDC_DeInit+0x100>)
 8006b6a:	781b      	ldrb	r3, [r3, #0]
 8006b6c:	f003 020f 	and.w	r2, r3, #15
 8006b70:	6879      	ldr	r1, [r7, #4]
 8006b72:	4613      	mov	r3, r2
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4413      	add	r3, r2
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	440b      	add	r3, r1
 8006b7c:	331c      	adds	r3, #28
 8006b7e:	2200      	movs	r2, #0
 8006b80:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	32b0      	adds	r2, #176	@ 0xb0
 8006b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d01f      	beq.n	8006bd4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b9a:	687a      	ldr	r2, [r7, #4]
 8006b9c:	33b0      	adds	r3, #176	@ 0xb0
 8006b9e:	009b      	lsls	r3, r3, #2
 8006ba0:	4413      	add	r3, r2
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	32b0      	adds	r2, #176	@ 0xb0
 8006bb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	f005 fafe 	bl	800c1b8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	32b0      	adds	r2, #176	@ 0xb0
 8006bc6:	2100      	movs	r1, #0
 8006bc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3708      	adds	r7, #8
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	20000093 	.word	0x20000093
 8006be4:	20000094 	.word	0x20000094
 8006be8:	20000095 	.word	0x20000095

08006bec <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006bec:	b580      	push	{r7, lr}
 8006bee:	b086      	sub	sp, #24
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
 8006bf4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	32b0      	adds	r2, #176	@ 0xb0
 8006c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c04:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006c06:	2300      	movs	r3, #0
 8006c08:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d101      	bne.n	8006c1c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	e0bf      	b.n	8006d9c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d050      	beq.n	8006cca <USBD_CDC_Setup+0xde>
 8006c28:	2b20      	cmp	r3, #32
 8006c2a:	f040 80af 	bne.w	8006d8c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006c2e:	683b      	ldr	r3, [r7, #0]
 8006c30:	88db      	ldrh	r3, [r3, #6]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d03a      	beq.n	8006cac <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	b25b      	sxtb	r3, r3
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	da1b      	bge.n	8006c78 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	33b0      	adds	r3, #176	@ 0xb0
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	4413      	add	r3, r2
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	683a      	ldr	r2, [r7, #0]
 8006c54:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006c56:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	88d2      	ldrh	r2, [r2, #6]
 8006c5c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	88db      	ldrh	r3, [r3, #6]
 8006c62:	2b07      	cmp	r3, #7
 8006c64:	bf28      	it	cs
 8006c66:	2307      	movcs	r3, #7
 8006c68:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	89fa      	ldrh	r2, [r7, #14]
 8006c6e:	4619      	mov	r1, r3
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f001 fd69 	bl	8008748 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006c76:	e090      	b.n	8006d9a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	785a      	ldrb	r2, [r3, #1]
 8006c7c:	693b      	ldr	r3, [r7, #16]
 8006c7e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	88db      	ldrh	r3, [r3, #6]
 8006c86:	2b3f      	cmp	r3, #63	@ 0x3f
 8006c88:	d803      	bhi.n	8006c92 <USBD_CDC_Setup+0xa6>
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	88db      	ldrh	r3, [r3, #6]
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	e000      	b.n	8006c94 <USBD_CDC_Setup+0xa8>
 8006c92:	2240      	movs	r2, #64	@ 0x40
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006c9a:	6939      	ldr	r1, [r7, #16]
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f001 fd7e 	bl	80087a6 <USBD_CtlPrepareRx>
      break;
 8006caa:	e076      	b.n	8006d9a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cb2:	687a      	ldr	r2, [r7, #4]
 8006cb4:	33b0      	adds	r3, #176	@ 0xb0
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	4413      	add	r3, r2
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	7850      	ldrb	r0, [r2, #1]
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	6839      	ldr	r1, [r7, #0]
 8006cc6:	4798      	blx	r3
      break;
 8006cc8:	e067      	b.n	8006d9a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	785b      	ldrb	r3, [r3, #1]
 8006cce:	2b0b      	cmp	r3, #11
 8006cd0:	d851      	bhi.n	8006d76 <USBD_CDC_Setup+0x18a>
 8006cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd8 <USBD_CDC_Setup+0xec>)
 8006cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd8:	08006d09 	.word	0x08006d09
 8006cdc:	08006d85 	.word	0x08006d85
 8006ce0:	08006d77 	.word	0x08006d77
 8006ce4:	08006d77 	.word	0x08006d77
 8006ce8:	08006d77 	.word	0x08006d77
 8006cec:	08006d77 	.word	0x08006d77
 8006cf0:	08006d77 	.word	0x08006d77
 8006cf4:	08006d77 	.word	0x08006d77
 8006cf8:	08006d77 	.word	0x08006d77
 8006cfc:	08006d77 	.word	0x08006d77
 8006d00:	08006d33 	.word	0x08006d33
 8006d04:	08006d5d 	.word	0x08006d5d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	2b03      	cmp	r3, #3
 8006d12:	d107      	bne.n	8006d24 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006d14:	f107 030a 	add.w	r3, r7, #10
 8006d18:	2202      	movs	r2, #2
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f001 fd13 	bl	8008748 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006d22:	e032      	b.n	8006d8a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006d24:	6839      	ldr	r1, [r7, #0]
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f001 fc91 	bl	800864e <USBD_CtlError>
            ret = USBD_FAIL;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	75fb      	strb	r3, [r7, #23]
          break;
 8006d30:	e02b      	b.n	8006d8a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d38:	b2db      	uxtb	r3, r3
 8006d3a:	2b03      	cmp	r3, #3
 8006d3c:	d107      	bne.n	8006d4e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006d3e:	f107 030d 	add.w	r3, r7, #13
 8006d42:	2201      	movs	r2, #1
 8006d44:	4619      	mov	r1, r3
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f001 fcfe 	bl	8008748 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006d4c:	e01d      	b.n	8006d8a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006d4e:	6839      	ldr	r1, [r7, #0]
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f001 fc7c 	bl	800864e <USBD_CtlError>
            ret = USBD_FAIL;
 8006d56:	2303      	movs	r3, #3
 8006d58:	75fb      	strb	r3, [r7, #23]
          break;
 8006d5a:	e016      	b.n	8006d8a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d62:	b2db      	uxtb	r3, r3
 8006d64:	2b03      	cmp	r3, #3
 8006d66:	d00f      	beq.n	8006d88 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006d68:	6839      	ldr	r1, [r7, #0]
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f001 fc6f 	bl	800864e <USBD_CtlError>
            ret = USBD_FAIL;
 8006d70:	2303      	movs	r3, #3
 8006d72:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006d74:	e008      	b.n	8006d88 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006d76:	6839      	ldr	r1, [r7, #0]
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 fc68 	bl	800864e <USBD_CtlError>
          ret = USBD_FAIL;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	75fb      	strb	r3, [r7, #23]
          break;
 8006d82:	e002      	b.n	8006d8a <USBD_CDC_Setup+0x19e>
          break;
 8006d84:	bf00      	nop
 8006d86:	e008      	b.n	8006d9a <USBD_CDC_Setup+0x1ae>
          break;
 8006d88:	bf00      	nop
      }
      break;
 8006d8a:	e006      	b.n	8006d9a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006d8c:	6839      	ldr	r1, [r7, #0]
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f001 fc5d 	bl	800864e <USBD_CtlError>
      ret = USBD_FAIL;
 8006d94:	2303      	movs	r3, #3
 8006d96:	75fb      	strb	r3, [r7, #23]
      break;
 8006d98:	bf00      	nop
  }

  return (uint8_t)ret;
 8006d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3718      	adds	r7, #24
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b084      	sub	sp, #16
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
 8006dac:	460b      	mov	r3, r1
 8006dae:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006db6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	32b0      	adds	r2, #176	@ 0xb0
 8006dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d101      	bne.n	8006dce <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e065      	b.n	8006e9a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	32b0      	adds	r2, #176	@ 0xb0
 8006dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ddc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006dde:	78fb      	ldrb	r3, [r7, #3]
 8006de0:	f003 020f 	and.w	r2, r3, #15
 8006de4:	6879      	ldr	r1, [r7, #4]
 8006de6:	4613      	mov	r3, r2
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	4413      	add	r3, r2
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	440b      	add	r3, r1
 8006df0:	3314      	adds	r3, #20
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d02f      	beq.n	8006e58 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006df8:	78fb      	ldrb	r3, [r7, #3]
 8006dfa:	f003 020f 	and.w	r2, r3, #15
 8006dfe:	6879      	ldr	r1, [r7, #4]
 8006e00:	4613      	mov	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4413      	add	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	440b      	add	r3, r1
 8006e0a:	3314      	adds	r3, #20
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	f003 010f 	and.w	r1, r3, #15
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	460b      	mov	r3, r1
 8006e18:	00db      	lsls	r3, r3, #3
 8006e1a:	440b      	add	r3, r1
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4403      	add	r3, r0
 8006e20:	331c      	adds	r3, #28
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	fbb2 f1f3 	udiv	r1, r2, r3
 8006e28:	fb01 f303 	mul.w	r3, r1, r3
 8006e2c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d112      	bne.n	8006e58 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006e32:	78fb      	ldrb	r3, [r7, #3]
 8006e34:	f003 020f 	and.w	r2, r3, #15
 8006e38:	6879      	ldr	r1, [r7, #4]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	009b      	lsls	r3, r3, #2
 8006e3e:	4413      	add	r3, r2
 8006e40:	009b      	lsls	r3, r3, #2
 8006e42:	440b      	add	r3, r1
 8006e44:	3314      	adds	r3, #20
 8006e46:	2200      	movs	r2, #0
 8006e48:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006e4a:	78f9      	ldrb	r1, [r7, #3]
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	2200      	movs	r2, #0
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f005 f94e 	bl	800c0f2 <USBD_LL_Transmit>
 8006e56:	e01f      	b.n	8006e98 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	33b0      	adds	r3, #176	@ 0xb0
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4413      	add	r3, r2
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d010      	beq.n	8006e98 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	33b0      	adds	r3, #176	@ 0xb0
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	4413      	add	r3, r2
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	691b      	ldr	r3, [r3, #16]
 8006e88:	68ba      	ldr	r2, [r7, #8]
 8006e8a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006e8e:	68ba      	ldr	r2, [r7, #8]
 8006e90:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006e94:	78fa      	ldrb	r2, [r7, #3]
 8006e96:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}

08006ea2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ea2:	b580      	push	{r7, lr}
 8006ea4:	b084      	sub	sp, #16
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	6078      	str	r0, [r7, #4]
 8006eaa:	460b      	mov	r3, r1
 8006eac:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	32b0      	adds	r2, #176	@ 0xb0
 8006eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ebc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	32b0      	adds	r2, #176	@ 0xb0
 8006ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d101      	bne.n	8006ed4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006ed0:	2303      	movs	r3, #3
 8006ed2:	e01a      	b.n	8006f0a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006ed4:	78fb      	ldrb	r3, [r7, #3]
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	6878      	ldr	r0, [r7, #4]
 8006eda:	f005 f94c 	bl	800c176 <USBD_LL_GetRxDataSize>
 8006ede:	4602      	mov	r2, r0
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	33b0      	adds	r3, #176	@ 0xb0
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	4413      	add	r3, r2
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	68fa      	ldr	r2, [r7, #12]
 8006efa:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006efe:	68fa      	ldr	r2, [r7, #12]
 8006f00:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006f04:	4611      	mov	r1, r2
 8006f06:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3710      	adds	r7, #16
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b084      	sub	sp, #16
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	32b0      	adds	r2, #176	@ 0xb0
 8006f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f28:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006f30:	2303      	movs	r3, #3
 8006f32:	e024      	b.n	8006f7e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	33b0      	adds	r3, #176	@ 0xb0
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	4413      	add	r3, r2
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d019      	beq.n	8006f7c <USBD_CDC_EP0_RxReady+0x6a>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006f4e:	2bff      	cmp	r3, #255	@ 0xff
 8006f50:	d014      	beq.n	8006f7c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006f58:	687a      	ldr	r2, [r7, #4]
 8006f5a:	33b0      	adds	r3, #176	@ 0xb0
 8006f5c:	009b      	lsls	r3, r3, #2
 8006f5e:	4413      	add	r3, r2
 8006f60:	685b      	ldr	r3, [r3, #4]
 8006f62:	689b      	ldr	r3, [r3, #8]
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006f6a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006f72:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	22ff      	movs	r2, #255	@ 0xff
 8006f78:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3710      	adds	r7, #16
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}
	...

08006f88 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b086      	sub	sp, #24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006f90:	2182      	movs	r1, #130	@ 0x82
 8006f92:	4818      	ldr	r0, [pc, #96]	@ (8006ff4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006f94:	f000 fd22 	bl	80079dc <USBD_GetEpDesc>
 8006f98:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	4815      	ldr	r0, [pc, #84]	@ (8006ff4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006f9e:	f000 fd1d 	bl	80079dc <USBD_GetEpDesc>
 8006fa2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006fa4:	2181      	movs	r1, #129	@ 0x81
 8006fa6:	4813      	ldr	r0, [pc, #76]	@ (8006ff4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006fa8:	f000 fd18 	bl	80079dc <USBD_GetEpDesc>
 8006fac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d002      	beq.n	8006fba <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	2210      	movs	r2, #16
 8006fb8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d006      	beq.n	8006fce <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fc8:	711a      	strb	r2, [r3, #4]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d006      	beq.n	8006fe2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fdc:	711a      	strb	r2, [r3, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2243      	movs	r2, #67	@ 0x43
 8006fe6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006fe8:	4b02      	ldr	r3, [pc, #8]	@ (8006ff4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	3718      	adds	r7, #24
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	20000050 	.word	0x20000050

08006ff8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b086      	sub	sp, #24
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007000:	2182      	movs	r1, #130	@ 0x82
 8007002:	4818      	ldr	r0, [pc, #96]	@ (8007064 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007004:	f000 fcea 	bl	80079dc <USBD_GetEpDesc>
 8007008:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800700a:	2101      	movs	r1, #1
 800700c:	4815      	ldr	r0, [pc, #84]	@ (8007064 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800700e:	f000 fce5 	bl	80079dc <USBD_GetEpDesc>
 8007012:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007014:	2181      	movs	r1, #129	@ 0x81
 8007016:	4813      	ldr	r0, [pc, #76]	@ (8007064 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007018:	f000 fce0 	bl	80079dc <USBD_GetEpDesc>
 800701c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d002      	beq.n	800702a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	2210      	movs	r2, #16
 8007028:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d006      	beq.n	800703e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	2200      	movs	r2, #0
 8007034:	711a      	strb	r2, [r3, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	f042 0202 	orr.w	r2, r2, #2
 800703c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d006      	beq.n	8007052 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2200      	movs	r2, #0
 8007048:	711a      	strb	r2, [r3, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	f042 0202 	orr.w	r2, r2, #2
 8007050:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2243      	movs	r2, #67	@ 0x43
 8007056:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007058:	4b02      	ldr	r3, [pc, #8]	@ (8007064 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800705a:	4618      	mov	r0, r3
 800705c:	3718      	adds	r7, #24
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20000050 	.word	0x20000050

08007068 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007070:	2182      	movs	r1, #130	@ 0x82
 8007072:	4818      	ldr	r0, [pc, #96]	@ (80070d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007074:	f000 fcb2 	bl	80079dc <USBD_GetEpDesc>
 8007078:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800707a:	2101      	movs	r1, #1
 800707c:	4815      	ldr	r0, [pc, #84]	@ (80070d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800707e:	f000 fcad 	bl	80079dc <USBD_GetEpDesc>
 8007082:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007084:	2181      	movs	r1, #129	@ 0x81
 8007086:	4813      	ldr	r0, [pc, #76]	@ (80070d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007088:	f000 fca8 	bl	80079dc <USBD_GetEpDesc>
 800708c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d002      	beq.n	800709a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	2210      	movs	r2, #16
 8007098:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d006      	beq.n	80070ae <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070a8:	711a      	strb	r2, [r3, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d006      	beq.n	80070c2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2200      	movs	r2, #0
 80070b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80070bc:	711a      	strb	r2, [r3, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2243      	movs	r2, #67	@ 0x43
 80070c6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80070c8:	4b02      	ldr	r3, [pc, #8]	@ (80070d4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20000050 	.word	0x20000050

080070d8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	220a      	movs	r2, #10
 80070e4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80070e6:	4b03      	ldr	r3, [pc, #12]	@ (80070f4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr
 80070f4:	2000000c 	.word	0x2000000c

080070f8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
 8007100:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d101      	bne.n	800710c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007108:	2303      	movs	r3, #3
 800710a:	e009      	b.n	8007120 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007112:	687a      	ldr	r2, [r7, #4]
 8007114:	33b0      	adds	r3, #176	@ 0xb0
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	683a      	ldr	r2, [r7, #0]
 800711c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800712c:	b480      	push	{r7}
 800712e:	b087      	sub	sp, #28
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	32b0      	adds	r2, #176	@ 0xb0
 8007142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007146:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800714e:	2303      	movs	r3, #3
 8007150:	e008      	b.n	8007164 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	68ba      	ldr	r2, [r7, #8]
 8007156:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800715a:	697b      	ldr	r3, [r7, #20]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8007162:	2300      	movs	r3, #0
}
 8007164:	4618      	mov	r0, r3
 8007166:	371c      	adds	r7, #28
 8007168:	46bd      	mov	sp, r7
 800716a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716e:	4770      	bx	lr

08007170 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007170:	b480      	push	{r7}
 8007172:	b085      	sub	sp, #20
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
 8007178:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	32b0      	adds	r2, #176	@ 0xb0
 8007184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007188:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d101      	bne.n	8007194 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007190:	2303      	movs	r3, #3
 8007192:	e004      	b.n	800719e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	683a      	ldr	r2, [r7, #0]
 8007198:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3714      	adds	r7, #20
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr
	...

080071ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b084      	sub	sp, #16
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	32b0      	adds	r2, #176	@ 0xb0
 80071be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	32b0      	adds	r2, #176	@ 0xb0
 80071ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d101      	bne.n	80071da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80071d6:	2303      	movs	r3, #3
 80071d8:	e018      	b.n	800720c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	7c1b      	ldrb	r3, [r3, #16]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d10a      	bne.n	80071f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80071e2:	4b0c      	ldr	r3, [pc, #48]	@ (8007214 <USBD_CDC_ReceivePacket+0x68>)
 80071e4:	7819      	ldrb	r1, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80071ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f004 ff9f 	bl	800c134 <USBD_LL_PrepareReceive>
 80071f6:	e008      	b.n	800720a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80071f8:	4b06      	ldr	r3, [pc, #24]	@ (8007214 <USBD_CDC_ReceivePacket+0x68>)
 80071fa:	7819      	ldrb	r1, [r3, #0]
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007202:	2340      	movs	r3, #64	@ 0x40
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f004 ff95 	bl	800c134 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3710      	adds	r7, #16
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	20000094 	.word	0x20000094

08007218 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b086      	sub	sp, #24
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	4613      	mov	r3, r2
 8007224:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800722c:	2303      	movs	r3, #3
 800722e:	e01f      	b.n	8007270 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	2200      	movs	r2, #0
 800723c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d003      	beq.n	8007256 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2201      	movs	r2, #1
 800725a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	79fa      	ldrb	r2, [r7, #7]
 8007262:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007264:	68f8      	ldr	r0, [r7, #12]
 8007266:	f004 fe0f 	bl	800be88 <USBD_LL_Init>
 800726a:	4603      	mov	r3, r0
 800726c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800726e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007270:	4618      	mov	r0, r3
 8007272:	3718      	adds	r7, #24
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b084      	sub	sp, #16
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007282:	2300      	movs	r3, #0
 8007284:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d101      	bne.n	8007290 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800728c:	2303      	movs	r3, #3
 800728e:	e025      	b.n	80072dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	683a      	ldr	r2, [r7, #0]
 8007294:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	32ae      	adds	r2, #174	@ 0xae
 80072a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00f      	beq.n	80072cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	32ae      	adds	r2, #174	@ 0xae
 80072b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072bc:	f107 020e 	add.w	r2, r7, #14
 80072c0:	4610      	mov	r0, r2
 80072c2:	4798      	blx	r3
 80072c4:	4602      	mov	r2, r0
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80072da:	2300      	movs	r3, #0
}
 80072dc:	4618      	mov	r0, r3
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f004 fe17 	bl	800bf20 <USBD_LL_Start>
 80072f2:	4603      	mov	r3, r0
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3708      	adds	r7, #8
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}

080072fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007304:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007306:	4618      	mov	r0, r3
 8007308:	370c      	adds	r7, #12
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr

08007312 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007312:	b580      	push	{r7, lr}
 8007314:	b084      	sub	sp, #16
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
 800731a:	460b      	mov	r3, r1
 800731c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800731e:	2300      	movs	r3, #0
 8007320:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007328:	2b00      	cmp	r3, #0
 800732a:	d009      	beq.n	8007340 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	78fa      	ldrb	r2, [r7, #3]
 8007336:	4611      	mov	r1, r2
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	4798      	blx	r3
 800733c:	4603      	mov	r3, r0
 800733e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007340:	7bfb      	ldrb	r3, [r7, #15]
}
 8007342:	4618      	mov	r0, r3
 8007344:	3710      	adds	r7, #16
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}

0800734a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800734a:	b580      	push	{r7, lr}
 800734c:	b084      	sub	sp, #16
 800734e:	af00      	add	r7, sp, #0
 8007350:	6078      	str	r0, [r7, #4]
 8007352:	460b      	mov	r3, r1
 8007354:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007356:	2300      	movs	r3, #0
 8007358:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	78fa      	ldrb	r2, [r7, #3]
 8007364:	4611      	mov	r1, r2
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	4798      	blx	r3
 800736a:	4603      	mov	r3, r0
 800736c:	2b00      	cmp	r3, #0
 800736e:	d001      	beq.n	8007374 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007370:	2303      	movs	r3, #3
 8007372:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007374:	7bfb      	ldrb	r3, [r7, #15]
}
 8007376:	4618      	mov	r0, r3
 8007378:	3710      	adds	r7, #16
 800737a:	46bd      	mov	sp, r7
 800737c:	bd80      	pop	{r7, pc}

0800737e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800737e:	b580      	push	{r7, lr}
 8007380:	b084      	sub	sp, #16
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
 8007386:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800738e:	6839      	ldr	r1, [r7, #0]
 8007390:	4618      	mov	r0, r3
 8007392:	f001 f922 	bl	80085da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80073a4:	461a      	mov	r2, r3
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80073b2:	f003 031f 	and.w	r3, r3, #31
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d01a      	beq.n	80073f0 <USBD_LL_SetupStage+0x72>
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	d822      	bhi.n	8007404 <USBD_LL_SetupStage+0x86>
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d002      	beq.n	80073c8 <USBD_LL_SetupStage+0x4a>
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d00a      	beq.n	80073dc <USBD_LL_SetupStage+0x5e>
 80073c6:	e01d      	b.n	8007404 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80073ce:	4619      	mov	r1, r3
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 fb77 	bl	8007ac4 <USBD_StdDevReq>
 80073d6:	4603      	mov	r3, r0
 80073d8:	73fb      	strb	r3, [r7, #15]
      break;
 80073da:	e020      	b.n	800741e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80073e2:	4619      	mov	r1, r3
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 fbdf 	bl	8007ba8 <USBD_StdItfReq>
 80073ea:	4603      	mov	r3, r0
 80073ec:	73fb      	strb	r3, [r7, #15]
      break;
 80073ee:	e016      	b.n	800741e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 fc41 	bl	8007c80 <USBD_StdEPReq>
 80073fe:	4603      	mov	r3, r0
 8007400:	73fb      	strb	r3, [r7, #15]
      break;
 8007402:	e00c      	b.n	800741e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800740a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800740e:	b2db      	uxtb	r3, r3
 8007410:	4619      	mov	r1, r3
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f004 fde4 	bl	800bfe0 <USBD_LL_StallEP>
 8007418:	4603      	mov	r3, r0
 800741a:	73fb      	strb	r3, [r7, #15]
      break;
 800741c:	bf00      	nop
  }

  return ret;
 800741e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	460b      	mov	r3, r1
 8007432:	607a      	str	r2, [r7, #4]
 8007434:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007436:	2300      	movs	r3, #0
 8007438:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800743a:	7afb      	ldrb	r3, [r7, #11]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d177      	bne.n	8007530 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007446:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800744e:	2b03      	cmp	r3, #3
 8007450:	f040 80a1 	bne.w	8007596 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	8992      	ldrh	r2, [r2, #12]
 800745c:	4293      	cmp	r3, r2
 800745e:	d91c      	bls.n	800749a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	8992      	ldrh	r2, [r2, #12]
 8007468:	1a9a      	subs	r2, r3, r2
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	693a      	ldr	r2, [r7, #16]
 8007474:	8992      	ldrh	r2, [r2, #12]
 8007476:	441a      	add	r2, r3
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	6919      	ldr	r1, [r3, #16]
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	899b      	ldrh	r3, [r3, #12]
 8007484:	461a      	mov	r2, r3
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	4293      	cmp	r3, r2
 800748c:	bf38      	it	cc
 800748e:	4613      	movcc	r3, r2
 8007490:	461a      	mov	r2, r3
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	f001 f9a8 	bl	80087e8 <USBD_CtlContinueRx>
 8007498:	e07d      	b.n	8007596 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80074a0:	f003 031f 	and.w	r3, r3, #31
 80074a4:	2b02      	cmp	r3, #2
 80074a6:	d014      	beq.n	80074d2 <USBD_LL_DataOutStage+0xaa>
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d81d      	bhi.n	80074e8 <USBD_LL_DataOutStage+0xc0>
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d002      	beq.n	80074b6 <USBD_LL_DataOutStage+0x8e>
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d003      	beq.n	80074bc <USBD_LL_DataOutStage+0x94>
 80074b4:	e018      	b.n	80074e8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80074b6:	2300      	movs	r3, #0
 80074b8:	75bb      	strb	r3, [r7, #22]
            break;
 80074ba:	e018      	b.n	80074ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	4619      	mov	r1, r3
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f000 fa6e 	bl	80079a8 <USBD_CoreFindIF>
 80074cc:	4603      	mov	r3, r0
 80074ce:	75bb      	strb	r3, [r7, #22]
            break;
 80074d0:	e00d      	b.n	80074ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	4619      	mov	r1, r3
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 fa70 	bl	80079c2 <USBD_CoreFindEP>
 80074e2:	4603      	mov	r3, r0
 80074e4:	75bb      	strb	r3, [r7, #22]
            break;
 80074e6:	e002      	b.n	80074ee <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80074e8:	2300      	movs	r3, #0
 80074ea:	75bb      	strb	r3, [r7, #22]
            break;
 80074ec:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80074ee:	7dbb      	ldrb	r3, [r7, #22]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d119      	bne.n	8007528 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074fa:	b2db      	uxtb	r3, r3
 80074fc:	2b03      	cmp	r3, #3
 80074fe:	d113      	bne.n	8007528 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007500:	7dba      	ldrb	r2, [r7, #22]
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	32ae      	adds	r2, #174	@ 0xae
 8007506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d00b      	beq.n	8007528 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007510:	7dba      	ldrb	r2, [r7, #22]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007518:	7dba      	ldrb	r2, [r7, #22]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	32ae      	adds	r2, #174	@ 0xae
 800751e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007528:	68f8      	ldr	r0, [r7, #12]
 800752a:	f001 f96e 	bl	800880a <USBD_CtlSendStatus>
 800752e:	e032      	b.n	8007596 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007530:	7afb      	ldrb	r3, [r7, #11]
 8007532:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007536:	b2db      	uxtb	r3, r3
 8007538:	4619      	mov	r1, r3
 800753a:	68f8      	ldr	r0, [r7, #12]
 800753c:	f000 fa41 	bl	80079c2 <USBD_CoreFindEP>
 8007540:	4603      	mov	r3, r0
 8007542:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007544:	7dbb      	ldrb	r3, [r7, #22]
 8007546:	2bff      	cmp	r3, #255	@ 0xff
 8007548:	d025      	beq.n	8007596 <USBD_LL_DataOutStage+0x16e>
 800754a:	7dbb      	ldrb	r3, [r7, #22]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d122      	bne.n	8007596 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007556:	b2db      	uxtb	r3, r3
 8007558:	2b03      	cmp	r3, #3
 800755a:	d117      	bne.n	800758c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800755c:	7dba      	ldrb	r2, [r7, #22]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	32ae      	adds	r2, #174	@ 0xae
 8007562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007566:	699b      	ldr	r3, [r3, #24]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d00f      	beq.n	800758c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800756c:	7dba      	ldrb	r2, [r7, #22]
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007574:	7dba      	ldrb	r2, [r7, #22]
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	32ae      	adds	r2, #174	@ 0xae
 800757a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	7afa      	ldrb	r2, [r7, #11]
 8007582:	4611      	mov	r1, r2
 8007584:	68f8      	ldr	r0, [r7, #12]
 8007586:	4798      	blx	r3
 8007588:	4603      	mov	r3, r0
 800758a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800758c:	7dfb      	ldrb	r3, [r7, #23]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007592:	7dfb      	ldrb	r3, [r7, #23]
 8007594:	e000      	b.n	8007598 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3718      	adds	r7, #24
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b086      	sub	sp, #24
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	460b      	mov	r3, r1
 80075aa:	607a      	str	r2, [r7, #4]
 80075ac:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80075ae:	7afb      	ldrb	r3, [r7, #11]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d178      	bne.n	80076a6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	3314      	adds	r3, #20
 80075b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d163      	bne.n	800768c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	693a      	ldr	r2, [r7, #16]
 80075ca:	8992      	ldrh	r2, [r2, #12]
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d91c      	bls.n	800760a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	685b      	ldr	r3, [r3, #4]
 80075d4:	693a      	ldr	r2, [r7, #16]
 80075d6:	8992      	ldrh	r2, [r2, #12]
 80075d8:	1a9a      	subs	r2, r3, r2
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	693a      	ldr	r2, [r7, #16]
 80075e4:	8992      	ldrh	r2, [r2, #12]
 80075e6:	441a      	add	r2, r3
 80075e8:	693b      	ldr	r3, [r7, #16]
 80075ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80075ec:	693b      	ldr	r3, [r7, #16]
 80075ee:	6919      	ldr	r1, [r3, #16]
 80075f0:	693b      	ldr	r3, [r7, #16]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	461a      	mov	r2, r3
 80075f6:	68f8      	ldr	r0, [r7, #12]
 80075f8:	f001 f8c4 	bl	8008784 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80075fc:	2300      	movs	r3, #0
 80075fe:	2200      	movs	r2, #0
 8007600:	2100      	movs	r1, #0
 8007602:	68f8      	ldr	r0, [r7, #12]
 8007604:	f004 fd96 	bl	800c134 <USBD_LL_PrepareReceive>
 8007608:	e040      	b.n	800768c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	899b      	ldrh	r3, [r3, #12]
 800760e:	461a      	mov	r2, r3
 8007610:	693b      	ldr	r3, [r7, #16]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	429a      	cmp	r2, r3
 8007616:	d11c      	bne.n	8007652 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	693a      	ldr	r2, [r7, #16]
 800761e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007620:	4293      	cmp	r3, r2
 8007622:	d316      	bcc.n	8007652 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007624:	693b      	ldr	r3, [r7, #16]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800762e:	429a      	cmp	r2, r3
 8007630:	d20f      	bcs.n	8007652 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007632:	2200      	movs	r2, #0
 8007634:	2100      	movs	r1, #0
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f001 f8a4 	bl	8008784 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007644:	2300      	movs	r3, #0
 8007646:	2200      	movs	r2, #0
 8007648:	2100      	movs	r1, #0
 800764a:	68f8      	ldr	r0, [r7, #12]
 800764c:	f004 fd72 	bl	800c134 <USBD_LL_PrepareReceive>
 8007650:	e01c      	b.n	800768c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b03      	cmp	r3, #3
 800765c:	d10f      	bne.n	800767e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007664:	68db      	ldr	r3, [r3, #12]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d009      	beq.n	800767e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007678:	68db      	ldr	r3, [r3, #12]
 800767a:	68f8      	ldr	r0, [r7, #12]
 800767c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800767e:	2180      	movs	r1, #128	@ 0x80
 8007680:	68f8      	ldr	r0, [r7, #12]
 8007682:	f004 fcad 	bl	800bfe0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007686:	68f8      	ldr	r0, [r7, #12]
 8007688:	f001 f8d2 	bl	8008830 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d03a      	beq.n	800770c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f7ff fe30 	bl	80072fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80076a4:	e032      	b.n	800770c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80076a6:	7afb      	ldrb	r3, [r7, #11]
 80076a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	4619      	mov	r1, r3
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f000 f986 	bl	80079c2 <USBD_CoreFindEP>
 80076b6:	4603      	mov	r3, r0
 80076b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80076ba:	7dfb      	ldrb	r3, [r7, #23]
 80076bc:	2bff      	cmp	r3, #255	@ 0xff
 80076be:	d025      	beq.n	800770c <USBD_LL_DataInStage+0x16c>
 80076c0:	7dfb      	ldrb	r3, [r7, #23]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d122      	bne.n	800770c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	d11c      	bne.n	800770c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80076d2:	7dfa      	ldrb	r2, [r7, #23]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	32ae      	adds	r2, #174	@ 0xae
 80076d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d014      	beq.n	800770c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80076e2:	7dfa      	ldrb	r2, [r7, #23]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80076ea:	7dfa      	ldrb	r2, [r7, #23]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	32ae      	adds	r2, #174	@ 0xae
 80076f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	7afa      	ldrb	r2, [r7, #11]
 80076f8:	4611      	mov	r1, r2
 80076fa:	68f8      	ldr	r0, [r7, #12]
 80076fc:	4798      	blx	r3
 80076fe:	4603      	mov	r3, r0
 8007700:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007702:	7dbb      	ldrb	r3, [r7, #22]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007708:	7dbb      	ldrb	r3, [r7, #22]
 800770a:	e000      	b.n	800770e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	b084      	sub	sp, #16
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800771e:	2300      	movs	r3, #0
 8007720:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2200      	movs	r2, #0
 800772e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800774e:	2b00      	cmp	r3, #0
 8007750:	d014      	beq.n	800777c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00e      	beq.n	800777c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	6852      	ldr	r2, [r2, #4]
 800776a:	b2d2      	uxtb	r2, r2
 800776c:	4611      	mov	r1, r2
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	4798      	blx	r3
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007778:	2303      	movs	r3, #3
 800777a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800777c:	2340      	movs	r3, #64	@ 0x40
 800777e:	2200      	movs	r2, #0
 8007780:	2100      	movs	r1, #0
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f004 fbe7 	bl	800bf56 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2201      	movs	r2, #1
 800778c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2240      	movs	r2, #64	@ 0x40
 8007794:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007798:	2340      	movs	r3, #64	@ 0x40
 800779a:	2200      	movs	r2, #0
 800779c:	2180      	movs	r1, #128	@ 0x80
 800779e:	6878      	ldr	r0, [r7, #4]
 80077a0:	f004 fbd9 	bl	800bf56 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2240      	movs	r2, #64	@ 0x40
 80077b0:	841a      	strh	r2, [r3, #32]

  return ret;
 80077b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}

080077bc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80077bc:	b480      	push	{r7}
 80077be:	b083      	sub	sp, #12
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	460b      	mov	r3, r1
 80077c6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	78fa      	ldrb	r2, [r7, #3]
 80077cc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	370c      	adds	r7, #12
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80077dc:	b480      	push	{r7}
 80077de:	b083      	sub	sp, #12
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	2b04      	cmp	r3, #4
 80077ee:	d006      	beq.n	80077fe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2204      	movs	r2, #4
 8007802:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007822:	b2db      	uxtb	r3, r3
 8007824:	2b04      	cmp	r3, #4
 8007826:	d106      	bne.n	8007836 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800782e:	b2da      	uxtb	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b082      	sub	sp, #8
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007852:	b2db      	uxtb	r3, r3
 8007854:	2b03      	cmp	r3, #3
 8007856:	d110      	bne.n	800787a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00b      	beq.n	800787a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007868:	69db      	ldr	r3, [r3, #28]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d005      	beq.n	800787a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007874:	69db      	ldr	r3, [r3, #28]
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3708      	adds	r7, #8
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b082      	sub	sp, #8
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	460b      	mov	r3, r1
 800788e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	32ae      	adds	r2, #174	@ 0xae
 800789a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d101      	bne.n	80078a6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80078a2:	2303      	movs	r3, #3
 80078a4:	e01c      	b.n	80078e0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	2b03      	cmp	r3, #3
 80078b0:	d115      	bne.n	80078de <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	32ae      	adds	r2, #174	@ 0xae
 80078bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078c0:	6a1b      	ldr	r3, [r3, #32]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	32ae      	adds	r2, #174	@ 0xae
 80078d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	78fa      	ldrb	r2, [r7, #3]
 80078d8:	4611      	mov	r1, r2
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	32ae      	adds	r2, #174	@ 0xae
 80078fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d101      	bne.n	800790a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007906:	2303      	movs	r3, #3
 8007908:	e01c      	b.n	8007944 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007910:	b2db      	uxtb	r3, r3
 8007912:	2b03      	cmp	r3, #3
 8007914:	d115      	bne.n	8007942 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	32ae      	adds	r2, #174	@ 0xae
 8007920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00b      	beq.n	8007942 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	32ae      	adds	r2, #174	@ 0xae
 8007934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800793a:	78fa      	ldrb	r2, [r7, #3]
 800793c:	4611      	mov	r1, r2
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007942:	2300      	movs	r3, #0
}
 8007944:	4618      	mov	r0, r3
 8007946:	3708      	adds	r7, #8
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800794c:	b480      	push	{r7}
 800794e:	b083      	sub	sp, #12
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007962:	b580      	push	{r7, lr}
 8007964:	b084      	sub	sp, #16
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800796a:	2300      	movs	r3, #0
 800796c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800797c:	2b00      	cmp	r3, #0
 800797e:	d00e      	beq.n	800799e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	6852      	ldr	r2, [r2, #4]
 800798c:	b2d2      	uxtb	r2, r2
 800798e:	4611      	mov	r1, r2
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	4798      	blx	r3
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d001      	beq.n	800799e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800799a:	2303      	movs	r3, #3
 800799c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800799e:	7bfb      	ldrb	r3, [r7, #15]
}
 80079a0:	4618      	mov	r0, r3
 80079a2:	3710      	adds	r7, #16
 80079a4:	46bd      	mov	sp, r7
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80079a8:	b480      	push	{r7}
 80079aa:	b083      	sub	sp, #12
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
 80079b0:	460b      	mov	r3, r1
 80079b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80079b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80079b6:	4618      	mov	r0, r3
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr

080079c2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80079c2:	b480      	push	{r7}
 80079c4:	b083      	sub	sp, #12
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	460b      	mov	r3, r1
 80079cc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80079ce:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	370c      	adds	r7, #12
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr

080079dc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b086      	sub	sp, #24
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	460b      	mov	r3, r1
 80079e6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80079f0:	2300      	movs	r3, #0
 80079f2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	885b      	ldrh	r3, [r3, #2]
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	7812      	ldrb	r2, [r2, #0]
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d91f      	bls.n	8007a42 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	781b      	ldrb	r3, [r3, #0]
 8007a06:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007a08:	e013      	b.n	8007a32 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007a0a:	f107 030a 	add.w	r3, r7, #10
 8007a0e:	4619      	mov	r1, r3
 8007a10:	6978      	ldr	r0, [r7, #20]
 8007a12:	f000 f81b 	bl	8007a4c <USBD_GetNextDesc>
 8007a16:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	785b      	ldrb	r3, [r3, #1]
 8007a1c:	2b05      	cmp	r3, #5
 8007a1e:	d108      	bne.n	8007a32 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	789b      	ldrb	r3, [r3, #2]
 8007a28:	78fa      	ldrb	r2, [r7, #3]
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d008      	beq.n	8007a40 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007a2e:	2300      	movs	r3, #0
 8007a30:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	885b      	ldrh	r3, [r3, #2]
 8007a36:	b29a      	uxth	r2, r3
 8007a38:	897b      	ldrh	r3, [r7, #10]
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d8e5      	bhi.n	8007a0a <USBD_GetEpDesc+0x2e>
 8007a3e:	e000      	b.n	8007a42 <USBD_GetEpDesc+0x66>
          break;
 8007a40:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007a42:	693b      	ldr	r3, [r7, #16]
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3718      	adds	r7, #24
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	881b      	ldrh	r3, [r3, #0]
 8007a5e:	68fa      	ldr	r2, [r7, #12]
 8007a60:	7812      	ldrb	r2, [r2, #0]
 8007a62:	4413      	add	r3, r2
 8007a64:	b29a      	uxth	r2, r3
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	781b      	ldrb	r3, [r3, #0]
 8007a6e:	461a      	mov	r2, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	4413      	add	r3, r2
 8007a74:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007a76:	68fb      	ldr	r3, [r7, #12]
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3714      	adds	r7, #20
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a82:	4770      	bx	lr

08007a84 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007a84:	b480      	push	{r7}
 8007a86:	b087      	sub	sp, #28
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	3301      	adds	r3, #1
 8007a9a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	781b      	ldrb	r3, [r3, #0]
 8007aa0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007aa2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007aa6:	021b      	lsls	r3, r3, #8
 8007aa8:	b21a      	sxth	r2, r3
 8007aaa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	b21b      	sxth	r3, r3
 8007ab2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007ab4:	89fb      	ldrh	r3, [r7, #14]
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	371c      	adds	r7, #28
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr
	...

08007ac4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	781b      	ldrb	r3, [r3, #0]
 8007ad6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007ada:	2b40      	cmp	r3, #64	@ 0x40
 8007adc:	d005      	beq.n	8007aea <USBD_StdDevReq+0x26>
 8007ade:	2b40      	cmp	r3, #64	@ 0x40
 8007ae0:	d857      	bhi.n	8007b92 <USBD_StdDevReq+0xce>
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d00f      	beq.n	8007b06 <USBD_StdDevReq+0x42>
 8007ae6:	2b20      	cmp	r3, #32
 8007ae8:	d153      	bne.n	8007b92 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	32ae      	adds	r2, #174	@ 0xae
 8007af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	6839      	ldr	r1, [r7, #0]
 8007afc:	6878      	ldr	r0, [r7, #4]
 8007afe:	4798      	blx	r3
 8007b00:	4603      	mov	r3, r0
 8007b02:	73fb      	strb	r3, [r7, #15]
      break;
 8007b04:	e04a      	b.n	8007b9c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	785b      	ldrb	r3, [r3, #1]
 8007b0a:	2b09      	cmp	r3, #9
 8007b0c:	d83b      	bhi.n	8007b86 <USBD_StdDevReq+0xc2>
 8007b0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007b14 <USBD_StdDevReq+0x50>)
 8007b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b14:	08007b69 	.word	0x08007b69
 8007b18:	08007b7d 	.word	0x08007b7d
 8007b1c:	08007b87 	.word	0x08007b87
 8007b20:	08007b73 	.word	0x08007b73
 8007b24:	08007b87 	.word	0x08007b87
 8007b28:	08007b47 	.word	0x08007b47
 8007b2c:	08007b3d 	.word	0x08007b3d
 8007b30:	08007b87 	.word	0x08007b87
 8007b34:	08007b5f 	.word	0x08007b5f
 8007b38:	08007b51 	.word	0x08007b51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007b3c:	6839      	ldr	r1, [r7, #0]
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 fa3e 	bl	8007fc0 <USBD_GetDescriptor>
          break;
 8007b44:	e024      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007b46:	6839      	ldr	r1, [r7, #0]
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 fba3 	bl	8008294 <USBD_SetAddress>
          break;
 8007b4e:	e01f      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007b50:	6839      	ldr	r1, [r7, #0]
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 fbe2 	bl	800831c <USBD_SetConfig>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	73fb      	strb	r3, [r7, #15]
          break;
 8007b5c:	e018      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007b5e:	6839      	ldr	r1, [r7, #0]
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fc85 	bl	8008470 <USBD_GetConfig>
          break;
 8007b66:	e013      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007b68:	6839      	ldr	r1, [r7, #0]
 8007b6a:	6878      	ldr	r0, [r7, #4]
 8007b6c:	f000 fcb6 	bl	80084dc <USBD_GetStatus>
          break;
 8007b70:	e00e      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007b72:	6839      	ldr	r1, [r7, #0]
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 fce5 	bl	8008544 <USBD_SetFeature>
          break;
 8007b7a:	e009      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007b7c:	6839      	ldr	r1, [r7, #0]
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 fd09 	bl	8008596 <USBD_ClrFeature>
          break;
 8007b84:	e004      	b.n	8007b90 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007b86:	6839      	ldr	r1, [r7, #0]
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fd60 	bl	800864e <USBD_CtlError>
          break;
 8007b8e:	bf00      	nop
      }
      break;
 8007b90:	e004      	b.n	8007b9c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007b92:	6839      	ldr	r1, [r7, #0]
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 fd5a 	bl	800864e <USBD_CtlError>
      break;
 8007b9a:	bf00      	nop
  }

  return ret;
 8007b9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3710      	adds	r7, #16
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	bf00      	nop

08007ba8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b084      	sub	sp, #16
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	6078      	str	r0, [r7, #4]
 8007bb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	781b      	ldrb	r3, [r3, #0]
 8007bba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007bbe:	2b40      	cmp	r3, #64	@ 0x40
 8007bc0:	d005      	beq.n	8007bce <USBD_StdItfReq+0x26>
 8007bc2:	2b40      	cmp	r3, #64	@ 0x40
 8007bc4:	d852      	bhi.n	8007c6c <USBD_StdItfReq+0xc4>
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d001      	beq.n	8007bce <USBD_StdItfReq+0x26>
 8007bca:	2b20      	cmp	r3, #32
 8007bcc:	d14e      	bne.n	8007c6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	3b01      	subs	r3, #1
 8007bd8:	2b02      	cmp	r3, #2
 8007bda:	d840      	bhi.n	8007c5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	889b      	ldrh	r3, [r3, #4]
 8007be0:	b2db      	uxtb	r3, r3
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d836      	bhi.n	8007c54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	889b      	ldrh	r3, [r3, #4]
 8007bea:	b2db      	uxtb	r3, r3
 8007bec:	4619      	mov	r1, r3
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f7ff feda 	bl	80079a8 <USBD_CoreFindIF>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	2bff      	cmp	r3, #255	@ 0xff
 8007bfc:	d01d      	beq.n	8007c3a <USBD_StdItfReq+0x92>
 8007bfe:	7bbb      	ldrb	r3, [r7, #14]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d11a      	bne.n	8007c3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007c04:	7bba      	ldrb	r2, [r7, #14]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	32ae      	adds	r2, #174	@ 0xae
 8007c0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d00f      	beq.n	8007c34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007c14:	7bba      	ldrb	r2, [r7, #14]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007c1c:	7bba      	ldrb	r2, [r7, #14]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	32ae      	adds	r2, #174	@ 0xae
 8007c22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	4798      	blx	r3
 8007c2e:	4603      	mov	r3, r0
 8007c30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007c32:	e004      	b.n	8007c3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007c34:	2303      	movs	r3, #3
 8007c36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007c38:	e001      	b.n	8007c3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007c3a:	2303      	movs	r3, #3
 8007c3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	88db      	ldrh	r3, [r3, #6]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d110      	bne.n	8007c68 <USBD_StdItfReq+0xc0>
 8007c46:	7bfb      	ldrb	r3, [r7, #15]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d10d      	bne.n	8007c68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 fddc 	bl	800880a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007c52:	e009      	b.n	8007c68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007c54:	6839      	ldr	r1, [r7, #0]
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 fcf9 	bl	800864e <USBD_CtlError>
          break;
 8007c5c:	e004      	b.n	8007c68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007c5e:	6839      	ldr	r1, [r7, #0]
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 fcf4 	bl	800864e <USBD_CtlError>
          break;
 8007c66:	e000      	b.n	8007c6a <USBD_StdItfReq+0xc2>
          break;
 8007c68:	bf00      	nop
      }
      break;
 8007c6a:	e004      	b.n	8007c76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007c6c:	6839      	ldr	r1, [r7, #0]
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 fced 	bl	800864e <USBD_CtlError>
      break;
 8007c74:	bf00      	nop
  }

  return ret;
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	889b      	ldrh	r3, [r3, #4]
 8007c92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007c9c:	2b40      	cmp	r3, #64	@ 0x40
 8007c9e:	d007      	beq.n	8007cb0 <USBD_StdEPReq+0x30>
 8007ca0:	2b40      	cmp	r3, #64	@ 0x40
 8007ca2:	f200 8181 	bhi.w	8007fa8 <USBD_StdEPReq+0x328>
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d02a      	beq.n	8007d00 <USBD_StdEPReq+0x80>
 8007caa:	2b20      	cmp	r3, #32
 8007cac:	f040 817c 	bne.w	8007fa8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007cb0:	7bbb      	ldrb	r3, [r7, #14]
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f7ff fe84 	bl	80079c2 <USBD_CoreFindEP>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007cbe:	7b7b      	ldrb	r3, [r7, #13]
 8007cc0:	2bff      	cmp	r3, #255	@ 0xff
 8007cc2:	f000 8176 	beq.w	8007fb2 <USBD_StdEPReq+0x332>
 8007cc6:	7b7b      	ldrb	r3, [r7, #13]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	f040 8172 	bne.w	8007fb2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007cce:	7b7a      	ldrb	r2, [r7, #13]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007cd6:	7b7a      	ldrb	r2, [r7, #13]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	32ae      	adds	r2, #174	@ 0xae
 8007cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 8165 	beq.w	8007fb2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007ce8:	7b7a      	ldrb	r2, [r7, #13]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	32ae      	adds	r2, #174	@ 0xae
 8007cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	6839      	ldr	r1, [r7, #0]
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	4798      	blx	r3
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007cfe:	e158      	b.n	8007fb2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	785b      	ldrb	r3, [r3, #1]
 8007d04:	2b03      	cmp	r3, #3
 8007d06:	d008      	beq.n	8007d1a <USBD_StdEPReq+0x9a>
 8007d08:	2b03      	cmp	r3, #3
 8007d0a:	f300 8147 	bgt.w	8007f9c <USBD_StdEPReq+0x31c>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	f000 809b 	beq.w	8007e4a <USBD_StdEPReq+0x1ca>
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	d03c      	beq.n	8007d92 <USBD_StdEPReq+0x112>
 8007d18:	e140      	b.n	8007f9c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	2b02      	cmp	r3, #2
 8007d24:	d002      	beq.n	8007d2c <USBD_StdEPReq+0xac>
 8007d26:	2b03      	cmp	r3, #3
 8007d28:	d016      	beq.n	8007d58 <USBD_StdEPReq+0xd8>
 8007d2a:	e02c      	b.n	8007d86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007d2c:	7bbb      	ldrb	r3, [r7, #14]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00d      	beq.n	8007d4e <USBD_StdEPReq+0xce>
 8007d32:	7bbb      	ldrb	r3, [r7, #14]
 8007d34:	2b80      	cmp	r3, #128	@ 0x80
 8007d36:	d00a      	beq.n	8007d4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007d38:	7bbb      	ldrb	r3, [r7, #14]
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f004 f94f 	bl	800bfe0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d42:	2180      	movs	r1, #128	@ 0x80
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f004 f94b 	bl	800bfe0 <USBD_LL_StallEP>
 8007d4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007d4c:	e020      	b.n	8007d90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007d4e:	6839      	ldr	r1, [r7, #0]
 8007d50:	6878      	ldr	r0, [r7, #4]
 8007d52:	f000 fc7c 	bl	800864e <USBD_CtlError>
              break;
 8007d56:	e01b      	b.n	8007d90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	885b      	ldrh	r3, [r3, #2]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d10e      	bne.n	8007d7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007d60:	7bbb      	ldrb	r3, [r7, #14]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d00b      	beq.n	8007d7e <USBD_StdEPReq+0xfe>
 8007d66:	7bbb      	ldrb	r3, [r7, #14]
 8007d68:	2b80      	cmp	r3, #128	@ 0x80
 8007d6a:	d008      	beq.n	8007d7e <USBD_StdEPReq+0xfe>
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	88db      	ldrh	r3, [r3, #6]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d104      	bne.n	8007d7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007d74:	7bbb      	ldrb	r3, [r7, #14]
 8007d76:	4619      	mov	r1, r3
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f004 f931 	bl	800bfe0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007d7e:	6878      	ldr	r0, [r7, #4]
 8007d80:	f000 fd43 	bl	800880a <USBD_CtlSendStatus>

              break;
 8007d84:	e004      	b.n	8007d90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007d86:	6839      	ldr	r1, [r7, #0]
 8007d88:	6878      	ldr	r0, [r7, #4]
 8007d8a:	f000 fc60 	bl	800864e <USBD_CtlError>
              break;
 8007d8e:	bf00      	nop
          }
          break;
 8007d90:	e109      	b.n	8007fa6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b02      	cmp	r3, #2
 8007d9c:	d002      	beq.n	8007da4 <USBD_StdEPReq+0x124>
 8007d9e:	2b03      	cmp	r3, #3
 8007da0:	d016      	beq.n	8007dd0 <USBD_StdEPReq+0x150>
 8007da2:	e04b      	b.n	8007e3c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007da4:	7bbb      	ldrb	r3, [r7, #14]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00d      	beq.n	8007dc6 <USBD_StdEPReq+0x146>
 8007daa:	7bbb      	ldrb	r3, [r7, #14]
 8007dac:	2b80      	cmp	r3, #128	@ 0x80
 8007dae:	d00a      	beq.n	8007dc6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007db0:	7bbb      	ldrb	r3, [r7, #14]
 8007db2:	4619      	mov	r1, r3
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f004 f913 	bl	800bfe0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007dba:	2180      	movs	r1, #128	@ 0x80
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f004 f90f 	bl	800bfe0 <USBD_LL_StallEP>
 8007dc2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007dc4:	e040      	b.n	8007e48 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007dc6:	6839      	ldr	r1, [r7, #0]
 8007dc8:	6878      	ldr	r0, [r7, #4]
 8007dca:	f000 fc40 	bl	800864e <USBD_CtlError>
              break;
 8007dce:	e03b      	b.n	8007e48 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	885b      	ldrh	r3, [r3, #2]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d136      	bne.n	8007e46 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007dd8:	7bbb      	ldrb	r3, [r7, #14]
 8007dda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d004      	beq.n	8007dec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007de2:	7bbb      	ldrb	r3, [r7, #14]
 8007de4:	4619      	mov	r1, r3
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f004 f919 	bl	800c01e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007dec:	6878      	ldr	r0, [r7, #4]
 8007dee:	f000 fd0c 	bl	800880a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007df2:	7bbb      	ldrb	r3, [r7, #14]
 8007df4:	4619      	mov	r1, r3
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7ff fde3 	bl	80079c2 <USBD_CoreFindEP>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e00:	7b7b      	ldrb	r3, [r7, #13]
 8007e02:	2bff      	cmp	r3, #255	@ 0xff
 8007e04:	d01f      	beq.n	8007e46 <USBD_StdEPReq+0x1c6>
 8007e06:	7b7b      	ldrb	r3, [r7, #13]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d11c      	bne.n	8007e46 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007e0c:	7b7a      	ldrb	r2, [r7, #13]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007e14:	7b7a      	ldrb	r2, [r7, #13]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	32ae      	adds	r2, #174	@ 0xae
 8007e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d010      	beq.n	8007e46 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007e24:	7b7a      	ldrb	r2, [r7, #13]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	32ae      	adds	r2, #174	@ 0xae
 8007e2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	6839      	ldr	r1, [r7, #0]
 8007e32:	6878      	ldr	r0, [r7, #4]
 8007e34:	4798      	blx	r3
 8007e36:	4603      	mov	r3, r0
 8007e38:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007e3a:	e004      	b.n	8007e46 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007e3c:	6839      	ldr	r1, [r7, #0]
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 fc05 	bl	800864e <USBD_CtlError>
              break;
 8007e44:	e000      	b.n	8007e48 <USBD_StdEPReq+0x1c8>
              break;
 8007e46:	bf00      	nop
          }
          break;
 8007e48:	e0ad      	b.n	8007fa6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b02      	cmp	r3, #2
 8007e54:	d002      	beq.n	8007e5c <USBD_StdEPReq+0x1dc>
 8007e56:	2b03      	cmp	r3, #3
 8007e58:	d033      	beq.n	8007ec2 <USBD_StdEPReq+0x242>
 8007e5a:	e099      	b.n	8007f90 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007e5c:	7bbb      	ldrb	r3, [r7, #14]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d007      	beq.n	8007e72 <USBD_StdEPReq+0x1f2>
 8007e62:	7bbb      	ldrb	r3, [r7, #14]
 8007e64:	2b80      	cmp	r3, #128	@ 0x80
 8007e66:	d004      	beq.n	8007e72 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007e68:	6839      	ldr	r1, [r7, #0]
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f000 fbef 	bl	800864e <USBD_CtlError>
                break;
 8007e70:	e093      	b.n	8007f9a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	da0b      	bge.n	8007e92 <USBD_StdEPReq+0x212>
 8007e7a:	7bbb      	ldrb	r3, [r7, #14]
 8007e7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007e80:	4613      	mov	r3, r2
 8007e82:	009b      	lsls	r3, r3, #2
 8007e84:	4413      	add	r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	3310      	adds	r3, #16
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	4413      	add	r3, r2
 8007e8e:	3304      	adds	r3, #4
 8007e90:	e00b      	b.n	8007eaa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007e92:	7bbb      	ldrb	r3, [r7, #14]
 8007e94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007e98:	4613      	mov	r3, r2
 8007e9a:	009b      	lsls	r3, r3, #2
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	3304      	adds	r3, #4
 8007eaa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	330e      	adds	r3, #14
 8007eb6:	2202      	movs	r2, #2
 8007eb8:	4619      	mov	r1, r3
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fc44 	bl	8008748 <USBD_CtlSendData>
              break;
 8007ec0:	e06b      	b.n	8007f9a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007ec2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	da11      	bge.n	8007eee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007eca:	7bbb      	ldrb	r3, [r7, #14]
 8007ecc:	f003 020f 	and.w	r2, r3, #15
 8007ed0:	6879      	ldr	r1, [r7, #4]
 8007ed2:	4613      	mov	r3, r2
 8007ed4:	009b      	lsls	r3, r3, #2
 8007ed6:	4413      	add	r3, r2
 8007ed8:	009b      	lsls	r3, r3, #2
 8007eda:	440b      	add	r3, r1
 8007edc:	3323      	adds	r3, #35	@ 0x23
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d117      	bne.n	8007f14 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007ee4:	6839      	ldr	r1, [r7, #0]
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fbb1 	bl	800864e <USBD_CtlError>
                  break;
 8007eec:	e055      	b.n	8007f9a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007eee:	7bbb      	ldrb	r3, [r7, #14]
 8007ef0:	f003 020f 	and.w	r2, r3, #15
 8007ef4:	6879      	ldr	r1, [r7, #4]
 8007ef6:	4613      	mov	r3, r2
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	009b      	lsls	r3, r3, #2
 8007efe:	440b      	add	r3, r1
 8007f00:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d104      	bne.n	8007f14 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007f0a:	6839      	ldr	r1, [r7, #0]
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f000 fb9e 	bl	800864e <USBD_CtlError>
                  break;
 8007f12:	e042      	b.n	8007f9a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	da0b      	bge.n	8007f34 <USBD_StdEPReq+0x2b4>
 8007f1c:	7bbb      	ldrb	r3, [r7, #14]
 8007f1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007f22:	4613      	mov	r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4413      	add	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	3310      	adds	r3, #16
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	4413      	add	r3, r2
 8007f30:	3304      	adds	r3, #4
 8007f32:	e00b      	b.n	8007f4c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
 8007f36:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	009b      	lsls	r3, r3, #2
 8007f3e:	4413      	add	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	4413      	add	r3, r2
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007f4e:	7bbb      	ldrb	r3, [r7, #14]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d002      	beq.n	8007f5a <USBD_StdEPReq+0x2da>
 8007f54:	7bbb      	ldrb	r3, [r7, #14]
 8007f56:	2b80      	cmp	r3, #128	@ 0x80
 8007f58:	d103      	bne.n	8007f62 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	739a      	strb	r2, [r3, #14]
 8007f60:	e00e      	b.n	8007f80 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007f62:	7bbb      	ldrb	r3, [r7, #14]
 8007f64:	4619      	mov	r1, r3
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f004 f878 	bl	800c05c <USBD_LL_IsStallEP>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d003      	beq.n	8007f7a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	2201      	movs	r2, #1
 8007f76:	739a      	strb	r2, [r3, #14]
 8007f78:	e002      	b.n	8007f80 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	330e      	adds	r3, #14
 8007f84:	2202      	movs	r2, #2
 8007f86:	4619      	mov	r1, r3
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 fbdd 	bl	8008748 <USBD_CtlSendData>
              break;
 8007f8e:	e004      	b.n	8007f9a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007f90:	6839      	ldr	r1, [r7, #0]
 8007f92:	6878      	ldr	r0, [r7, #4]
 8007f94:	f000 fb5b 	bl	800864e <USBD_CtlError>
              break;
 8007f98:	bf00      	nop
          }
          break;
 8007f9a:	e004      	b.n	8007fa6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007f9c:	6839      	ldr	r1, [r7, #0]
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 fb55 	bl	800864e <USBD_CtlError>
          break;
 8007fa4:	bf00      	nop
      }
      break;
 8007fa6:	e005      	b.n	8007fb4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007fa8:	6839      	ldr	r1, [r7, #0]
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fb4f 	bl	800864e <USBD_CtlError>
      break;
 8007fb0:	e000      	b.n	8007fb4 <USBD_StdEPReq+0x334>
      break;
 8007fb2:	bf00      	nop
  }

  return ret;
 8007fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
	...

08007fc0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b084      	sub	sp, #16
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]
 8007fc8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	885b      	ldrh	r3, [r3, #2]
 8007fda:	0a1b      	lsrs	r3, r3, #8
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	2b06      	cmp	r3, #6
 8007fe2:	f200 8128 	bhi.w	8008236 <USBD_GetDescriptor+0x276>
 8007fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8007fec <USBD_GetDescriptor+0x2c>)
 8007fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fec:	08008009 	.word	0x08008009
 8007ff0:	08008021 	.word	0x08008021
 8007ff4:	08008061 	.word	0x08008061
 8007ff8:	08008237 	.word	0x08008237
 8007ffc:	08008237 	.word	0x08008237
 8008000:	080081d7 	.word	0x080081d7
 8008004:	08008203 	.word	0x08008203
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	7c12      	ldrb	r2, [r2, #16]
 8008014:	f107 0108 	add.w	r1, r7, #8
 8008018:	4610      	mov	r0, r2
 800801a:	4798      	blx	r3
 800801c:	60f8      	str	r0, [r7, #12]
      break;
 800801e:	e112      	b.n	8008246 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	7c1b      	ldrb	r3, [r3, #16]
 8008024:	2b00      	cmp	r3, #0
 8008026:	d10d      	bne.n	8008044 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800802e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008030:	f107 0208 	add.w	r2, r7, #8
 8008034:	4610      	mov	r0, r2
 8008036:	4798      	blx	r3
 8008038:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	3301      	adds	r3, #1
 800803e:	2202      	movs	r2, #2
 8008040:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008042:	e100      	b.n	8008246 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800804a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800804c:	f107 0208 	add.w	r2, r7, #8
 8008050:	4610      	mov	r0, r2
 8008052:	4798      	blx	r3
 8008054:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	3301      	adds	r3, #1
 800805a:	2202      	movs	r2, #2
 800805c:	701a      	strb	r2, [r3, #0]
      break;
 800805e:	e0f2      	b.n	8008246 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	885b      	ldrh	r3, [r3, #2]
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b05      	cmp	r3, #5
 8008068:	f200 80ac 	bhi.w	80081c4 <USBD_GetDescriptor+0x204>
 800806c:	a201      	add	r2, pc, #4	@ (adr r2, 8008074 <USBD_GetDescriptor+0xb4>)
 800806e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008072:	bf00      	nop
 8008074:	0800808d 	.word	0x0800808d
 8008078:	080080c1 	.word	0x080080c1
 800807c:	080080f5 	.word	0x080080f5
 8008080:	08008129 	.word	0x08008129
 8008084:	0800815d 	.word	0x0800815d
 8008088:	08008191 	.word	0x08008191
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d00b      	beq.n	80080b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	687a      	ldr	r2, [r7, #4]
 80080a2:	7c12      	ldrb	r2, [r2, #16]
 80080a4:	f107 0108 	add.w	r1, r7, #8
 80080a8:	4610      	mov	r0, r2
 80080aa:	4798      	blx	r3
 80080ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080ae:	e091      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80080b0:	6839      	ldr	r1, [r7, #0]
 80080b2:	6878      	ldr	r0, [r7, #4]
 80080b4:	f000 facb 	bl	800864e <USBD_CtlError>
            err++;
 80080b8:	7afb      	ldrb	r3, [r7, #11]
 80080ba:	3301      	adds	r3, #1
 80080bc:	72fb      	strb	r3, [r7, #11]
          break;
 80080be:	e089      	b.n	80081d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080c6:	689b      	ldr	r3, [r3, #8]
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d00b      	beq.n	80080e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	7c12      	ldrb	r2, [r2, #16]
 80080d8:	f107 0108 	add.w	r1, r7, #8
 80080dc:	4610      	mov	r0, r2
 80080de:	4798      	blx	r3
 80080e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80080e2:	e077      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	f000 fab1 	bl	800864e <USBD_CtlError>
            err++;
 80080ec:	7afb      	ldrb	r3, [r7, #11]
 80080ee:	3301      	adds	r3, #1
 80080f0:	72fb      	strb	r3, [r7, #11]
          break;
 80080f2:	e06f      	b.n	80081d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d00b      	beq.n	8008118 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	687a      	ldr	r2, [r7, #4]
 800810a:	7c12      	ldrb	r2, [r2, #16]
 800810c:	f107 0108 	add.w	r1, r7, #8
 8008110:	4610      	mov	r0, r2
 8008112:	4798      	blx	r3
 8008114:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008116:	e05d      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008118:	6839      	ldr	r1, [r7, #0]
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	f000 fa97 	bl	800864e <USBD_CtlError>
            err++;
 8008120:	7afb      	ldrb	r3, [r7, #11]
 8008122:	3301      	adds	r3, #1
 8008124:	72fb      	strb	r3, [r7, #11]
          break;
 8008126:	e055      	b.n	80081d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800812e:	691b      	ldr	r3, [r3, #16]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00b      	beq.n	800814c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	7c12      	ldrb	r2, [r2, #16]
 8008140:	f107 0108 	add.w	r1, r7, #8
 8008144:	4610      	mov	r0, r2
 8008146:	4798      	blx	r3
 8008148:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800814a:	e043      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800814c:	6839      	ldr	r1, [r7, #0]
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fa7d 	bl	800864e <USBD_CtlError>
            err++;
 8008154:	7afb      	ldrb	r3, [r7, #11]
 8008156:	3301      	adds	r3, #1
 8008158:	72fb      	strb	r3, [r7, #11]
          break;
 800815a:	e03b      	b.n	80081d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008162:	695b      	ldr	r3, [r3, #20]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00b      	beq.n	8008180 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800816e:	695b      	ldr	r3, [r3, #20]
 8008170:	687a      	ldr	r2, [r7, #4]
 8008172:	7c12      	ldrb	r2, [r2, #16]
 8008174:	f107 0108 	add.w	r1, r7, #8
 8008178:	4610      	mov	r0, r2
 800817a:	4798      	blx	r3
 800817c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800817e:	e029      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008180:	6839      	ldr	r1, [r7, #0]
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f000 fa63 	bl	800864e <USBD_CtlError>
            err++;
 8008188:	7afb      	ldrb	r3, [r7, #11]
 800818a:	3301      	adds	r3, #1
 800818c:	72fb      	strb	r3, [r7, #11]
          break;
 800818e:	e021      	b.n	80081d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d00b      	beq.n	80081b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081a2:	699b      	ldr	r3, [r3, #24]
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	7c12      	ldrb	r2, [r2, #16]
 80081a8:	f107 0108 	add.w	r1, r7, #8
 80081ac:	4610      	mov	r0, r2
 80081ae:	4798      	blx	r3
 80081b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80081b2:	e00f      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80081b4:	6839      	ldr	r1, [r7, #0]
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f000 fa49 	bl	800864e <USBD_CtlError>
            err++;
 80081bc:	7afb      	ldrb	r3, [r7, #11]
 80081be:	3301      	adds	r3, #1
 80081c0:	72fb      	strb	r3, [r7, #11]
          break;
 80081c2:	e007      	b.n	80081d4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80081c4:	6839      	ldr	r1, [r7, #0]
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	f000 fa41 	bl	800864e <USBD_CtlError>
          err++;
 80081cc:	7afb      	ldrb	r3, [r7, #11]
 80081ce:	3301      	adds	r3, #1
 80081d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80081d2:	bf00      	nop
      }
      break;
 80081d4:	e037      	b.n	8008246 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	7c1b      	ldrb	r3, [r3, #16]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d109      	bne.n	80081f2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80081e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081e6:	f107 0208 	add.w	r2, r7, #8
 80081ea:	4610      	mov	r0, r2
 80081ec:	4798      	blx	r3
 80081ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80081f0:	e029      	b.n	8008246 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fa2a 	bl	800864e <USBD_CtlError>
        err++;
 80081fa:	7afb      	ldrb	r3, [r7, #11]
 80081fc:	3301      	adds	r3, #1
 80081fe:	72fb      	strb	r3, [r7, #11]
      break;
 8008200:	e021      	b.n	8008246 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	7c1b      	ldrb	r3, [r3, #16]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10d      	bne.n	8008226 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008212:	f107 0208 	add.w	r2, r7, #8
 8008216:	4610      	mov	r0, r2
 8008218:	4798      	blx	r3
 800821a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	3301      	adds	r3, #1
 8008220:	2207      	movs	r2, #7
 8008222:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008224:	e00f      	b.n	8008246 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008226:	6839      	ldr	r1, [r7, #0]
 8008228:	6878      	ldr	r0, [r7, #4]
 800822a:	f000 fa10 	bl	800864e <USBD_CtlError>
        err++;
 800822e:	7afb      	ldrb	r3, [r7, #11]
 8008230:	3301      	adds	r3, #1
 8008232:	72fb      	strb	r3, [r7, #11]
      break;
 8008234:	e007      	b.n	8008246 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008236:	6839      	ldr	r1, [r7, #0]
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 fa08 	bl	800864e <USBD_CtlError>
      err++;
 800823e:	7afb      	ldrb	r3, [r7, #11]
 8008240:	3301      	adds	r3, #1
 8008242:	72fb      	strb	r3, [r7, #11]
      break;
 8008244:	bf00      	nop
  }

  if (err != 0U)
 8008246:	7afb      	ldrb	r3, [r7, #11]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d11e      	bne.n	800828a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800824c:	683b      	ldr	r3, [r7, #0]
 800824e:	88db      	ldrh	r3, [r3, #6]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d016      	beq.n	8008282 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008254:	893b      	ldrh	r3, [r7, #8]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00e      	beq.n	8008278 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	88da      	ldrh	r2, [r3, #6]
 800825e:	893b      	ldrh	r3, [r7, #8]
 8008260:	4293      	cmp	r3, r2
 8008262:	bf28      	it	cs
 8008264:	4613      	movcs	r3, r2
 8008266:	b29b      	uxth	r3, r3
 8008268:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800826a:	893b      	ldrh	r3, [r7, #8]
 800826c:	461a      	mov	r2, r3
 800826e:	68f9      	ldr	r1, [r7, #12]
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f000 fa69 	bl	8008748 <USBD_CtlSendData>
 8008276:	e009      	b.n	800828c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008278:	6839      	ldr	r1, [r7, #0]
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 f9e7 	bl	800864e <USBD_CtlError>
 8008280:	e004      	b.n	800828c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f000 fac1 	bl	800880a <USBD_CtlSendStatus>
 8008288:	e000      	b.n	800828c <USBD_GetDescriptor+0x2cc>
    return;
 800828a:	bf00      	nop
  }
}
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}
 8008292:	bf00      	nop

08008294 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	889b      	ldrh	r3, [r3, #4]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d131      	bne.n	800830a <USBD_SetAddress+0x76>
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	88db      	ldrh	r3, [r3, #6]
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d12d      	bne.n	800830a <USBD_SetAddress+0x76>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	885b      	ldrh	r3, [r3, #2]
 80082b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80082b4:	d829      	bhi.n	800830a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	885b      	ldrh	r3, [r3, #2]
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	2b03      	cmp	r3, #3
 80082cc:	d104      	bne.n	80082d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80082ce:	6839      	ldr	r1, [r7, #0]
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 f9bc 	bl	800864e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082d6:	e01d      	b.n	8008314 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	7bfa      	ldrb	r2, [r7, #15]
 80082dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80082e0:	7bfb      	ldrb	r3, [r7, #15]
 80082e2:	4619      	mov	r1, r3
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f003 fee5 	bl	800c0b4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 fa8d 	bl	800880a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80082f0:	7bfb      	ldrb	r3, [r7, #15]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d004      	beq.n	8008300 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2202      	movs	r2, #2
 80082fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80082fe:	e009      	b.n	8008314 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008308:	e004      	b.n	8008314 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800830a:	6839      	ldr	r1, [r7, #0]
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 f99e 	bl	800864e <USBD_CtlError>
  }
}
 8008312:	bf00      	nop
 8008314:	bf00      	nop
 8008316:	3710      	adds	r7, #16
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b084      	sub	sp, #16
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
 8008324:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008326:	2300      	movs	r3, #0
 8008328:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	885b      	ldrh	r3, [r3, #2]
 800832e:	b2da      	uxtb	r2, r3
 8008330:	4b4e      	ldr	r3, [pc, #312]	@ (800846c <USBD_SetConfig+0x150>)
 8008332:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008334:	4b4d      	ldr	r3, [pc, #308]	@ (800846c <USBD_SetConfig+0x150>)
 8008336:	781b      	ldrb	r3, [r3, #0]
 8008338:	2b01      	cmp	r3, #1
 800833a:	d905      	bls.n	8008348 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800833c:	6839      	ldr	r1, [r7, #0]
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f985 	bl	800864e <USBD_CtlError>
    return USBD_FAIL;
 8008344:	2303      	movs	r3, #3
 8008346:	e08c      	b.n	8008462 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800834e:	b2db      	uxtb	r3, r3
 8008350:	2b02      	cmp	r3, #2
 8008352:	d002      	beq.n	800835a <USBD_SetConfig+0x3e>
 8008354:	2b03      	cmp	r3, #3
 8008356:	d029      	beq.n	80083ac <USBD_SetConfig+0x90>
 8008358:	e075      	b.n	8008446 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800835a:	4b44      	ldr	r3, [pc, #272]	@ (800846c <USBD_SetConfig+0x150>)
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d020      	beq.n	80083a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008362:	4b42      	ldr	r3, [pc, #264]	@ (800846c <USBD_SetConfig+0x150>)
 8008364:	781b      	ldrb	r3, [r3, #0]
 8008366:	461a      	mov	r2, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800836c:	4b3f      	ldr	r3, [pc, #252]	@ (800846c <USBD_SetConfig+0x150>)
 800836e:	781b      	ldrb	r3, [r3, #0]
 8008370:	4619      	mov	r1, r3
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f7fe ffcd 	bl	8007312 <USBD_SetClassConfig>
 8008378:	4603      	mov	r3, r0
 800837a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800837c:	7bfb      	ldrb	r3, [r7, #15]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d008      	beq.n	8008394 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008382:	6839      	ldr	r1, [r7, #0]
 8008384:	6878      	ldr	r0, [r7, #4]
 8008386:	f000 f962 	bl	800864e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2202      	movs	r2, #2
 800838e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008392:	e065      	b.n	8008460 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008394:	6878      	ldr	r0, [r7, #4]
 8008396:	f000 fa38 	bl	800880a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2203      	movs	r2, #3
 800839e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80083a2:	e05d      	b.n	8008460 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 fa30 	bl	800880a <USBD_CtlSendStatus>
      break;
 80083aa:	e059      	b.n	8008460 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80083ac:	4b2f      	ldr	r3, [pc, #188]	@ (800846c <USBD_SetConfig+0x150>)
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d112      	bne.n	80083da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80083bc:	4b2b      	ldr	r3, [pc, #172]	@ (800846c <USBD_SetConfig+0x150>)
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	461a      	mov	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80083c6:	4b29      	ldr	r3, [pc, #164]	@ (800846c <USBD_SetConfig+0x150>)
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f7fe ffbc 	bl	800734a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 fa19 	bl	800880a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80083d8:	e042      	b.n	8008460 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80083da:	4b24      	ldr	r3, [pc, #144]	@ (800846c <USBD_SetConfig+0x150>)
 80083dc:	781b      	ldrb	r3, [r3, #0]
 80083de:	461a      	mov	r2, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d02a      	beq.n	800843e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	4619      	mov	r1, r3
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f7fe ffaa 	bl	800734a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80083f6:	4b1d      	ldr	r3, [pc, #116]	@ (800846c <USBD_SetConfig+0x150>)
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008400:	4b1a      	ldr	r3, [pc, #104]	@ (800846c <USBD_SetConfig+0x150>)
 8008402:	781b      	ldrb	r3, [r3, #0]
 8008404:	4619      	mov	r1, r3
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f7fe ff83 	bl	8007312 <USBD_SetClassConfig>
 800840c:	4603      	mov	r3, r0
 800840e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008410:	7bfb      	ldrb	r3, [r7, #15]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00f      	beq.n	8008436 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	f000 f918 	bl	800864e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	b2db      	uxtb	r3, r3
 8008424:	4619      	mov	r1, r3
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f7fe ff8f 	bl	800734a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2202      	movs	r2, #2
 8008430:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008434:	e014      	b.n	8008460 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f9e7 	bl	800880a <USBD_CtlSendStatus>
      break;
 800843c:	e010      	b.n	8008460 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800843e:	6878      	ldr	r0, [r7, #4]
 8008440:	f000 f9e3 	bl	800880a <USBD_CtlSendStatus>
      break;
 8008444:	e00c      	b.n	8008460 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008446:	6839      	ldr	r1, [r7, #0]
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f900 	bl	800864e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800844e:	4b07      	ldr	r3, [pc, #28]	@ (800846c <USBD_SetConfig+0x150>)
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	4619      	mov	r1, r3
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	f7fe ff78 	bl	800734a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800845a:	2303      	movs	r3, #3
 800845c:	73fb      	strb	r3, [r7, #15]
      break;
 800845e:	bf00      	nop
  }

  return ret;
 8008460:	7bfb      	ldrb	r3, [r7, #15]
}
 8008462:	4618      	mov	r0, r3
 8008464:	3710      	adds	r7, #16
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
 800846a:	bf00      	nop
 800846c:	20000a1c 	.word	0x20000a1c

08008470 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b082      	sub	sp, #8
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	88db      	ldrh	r3, [r3, #6]
 800847e:	2b01      	cmp	r3, #1
 8008480:	d004      	beq.n	800848c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008482:	6839      	ldr	r1, [r7, #0]
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f000 f8e2 	bl	800864e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800848a:	e023      	b.n	80084d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008492:	b2db      	uxtb	r3, r3
 8008494:	2b02      	cmp	r3, #2
 8008496:	dc02      	bgt.n	800849e <USBD_GetConfig+0x2e>
 8008498:	2b00      	cmp	r3, #0
 800849a:	dc03      	bgt.n	80084a4 <USBD_GetConfig+0x34>
 800849c:	e015      	b.n	80084ca <USBD_GetConfig+0x5a>
 800849e:	2b03      	cmp	r3, #3
 80084a0:	d00b      	beq.n	80084ba <USBD_GetConfig+0x4a>
 80084a2:	e012      	b.n	80084ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	3308      	adds	r3, #8
 80084ae:	2201      	movs	r2, #1
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 f948 	bl	8008748 <USBD_CtlSendData>
        break;
 80084b8:	e00c      	b.n	80084d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	3304      	adds	r3, #4
 80084be:	2201      	movs	r2, #1
 80084c0:	4619      	mov	r1, r3
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f940 	bl	8008748 <USBD_CtlSendData>
        break;
 80084c8:	e004      	b.n	80084d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80084ca:	6839      	ldr	r1, [r7, #0]
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 f8be 	bl	800864e <USBD_CtlError>
        break;
 80084d2:	bf00      	nop
}
 80084d4:	bf00      	nop
 80084d6:	3708      	adds	r7, #8
 80084d8:	46bd      	mov	sp, r7
 80084da:	bd80      	pop	{r7, pc}

080084dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b082      	sub	sp, #8
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	3b01      	subs	r3, #1
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	d81e      	bhi.n	8008532 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	88db      	ldrh	r3, [r3, #6]
 80084f8:	2b02      	cmp	r3, #2
 80084fa:	d004      	beq.n	8008506 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 f8a5 	bl	800864e <USBD_CtlError>
        break;
 8008504:	e01a      	b.n	800853c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008512:	2b00      	cmp	r3, #0
 8008514:	d005      	beq.n	8008522 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	68db      	ldr	r3, [r3, #12]
 800851a:	f043 0202 	orr.w	r2, r3, #2
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	330c      	adds	r3, #12
 8008526:	2202      	movs	r2, #2
 8008528:	4619      	mov	r1, r3
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f90c 	bl	8008748 <USBD_CtlSendData>
      break;
 8008530:	e004      	b.n	800853c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008532:	6839      	ldr	r1, [r7, #0]
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f88a 	bl	800864e <USBD_CtlError>
      break;
 800853a:	bf00      	nop
  }
}
 800853c:	bf00      	nop
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	885b      	ldrh	r3, [r3, #2]
 8008552:	2b01      	cmp	r3, #1
 8008554:	d107      	bne.n	8008566 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2201      	movs	r2, #1
 800855a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f000 f953 	bl	800880a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008564:	e013      	b.n	800858e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	885b      	ldrh	r3, [r3, #2]
 800856a:	2b02      	cmp	r3, #2
 800856c:	d10b      	bne.n	8008586 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	889b      	ldrh	r3, [r3, #4]
 8008572:	0a1b      	lsrs	r3, r3, #8
 8008574:	b29b      	uxth	r3, r3
 8008576:	b2da      	uxtb	r2, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f943 	bl	800880a <USBD_CtlSendStatus>
}
 8008584:	e003      	b.n	800858e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008586:	6839      	ldr	r1, [r7, #0]
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f860 	bl	800864e <USBD_CtlError>
}
 800858e:	bf00      	nop
 8008590:	3708      	adds	r7, #8
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b082      	sub	sp, #8
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
 800859e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085a6:	b2db      	uxtb	r3, r3
 80085a8:	3b01      	subs	r3, #1
 80085aa:	2b02      	cmp	r3, #2
 80085ac:	d80b      	bhi.n	80085c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	885b      	ldrh	r3, [r3, #2]
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d10c      	bne.n	80085d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	2200      	movs	r2, #0
 80085ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 f923 	bl	800880a <USBD_CtlSendStatus>
      }
      break;
 80085c4:	e004      	b.n	80085d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80085c6:	6839      	ldr	r1, [r7, #0]
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f000 f840 	bl	800864e <USBD_CtlError>
      break;
 80085ce:	e000      	b.n	80085d2 <USBD_ClrFeature+0x3c>
      break;
 80085d0:	bf00      	nop
  }
}
 80085d2:	bf00      	nop
 80085d4:	3708      	adds	r7, #8
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b084      	sub	sp, #16
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
 80085e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	781a      	ldrb	r2, [r3, #0]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	3301      	adds	r3, #1
 80085f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	781a      	ldrb	r2, [r3, #0]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	3301      	adds	r3, #1
 8008602:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008604:	68f8      	ldr	r0, [r7, #12]
 8008606:	f7ff fa3d 	bl	8007a84 <SWAPBYTE>
 800860a:	4603      	mov	r3, r0
 800860c:	461a      	mov	r2, r3
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	3301      	adds	r3, #1
 8008616:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	3301      	adds	r3, #1
 800861c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f7ff fa30 	bl	8007a84 <SWAPBYTE>
 8008624:	4603      	mov	r3, r0
 8008626:	461a      	mov	r2, r3
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	3301      	adds	r3, #1
 8008630:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	3301      	adds	r3, #1
 8008636:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008638:	68f8      	ldr	r0, [r7, #12]
 800863a:	f7ff fa23 	bl	8007a84 <SWAPBYTE>
 800863e:	4603      	mov	r3, r0
 8008640:	461a      	mov	r2, r3
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	80da      	strh	r2, [r3, #6]
}
 8008646:	bf00      	nop
 8008648:	3710      	adds	r7, #16
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b082      	sub	sp, #8
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008658:	2180      	movs	r1, #128	@ 0x80
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f003 fcc0 	bl	800bfe0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008660:	2100      	movs	r1, #0
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f003 fcbc 	bl	800bfe0 <USBD_LL_StallEP>
}
 8008668:	bf00      	nop
 800866a:	3708      	adds	r7, #8
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b086      	sub	sp, #24
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800867c:	2300      	movs	r3, #0
 800867e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d042      	beq.n	800870c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800868a:	6938      	ldr	r0, [r7, #16]
 800868c:	f000 f842 	bl	8008714 <USBD_GetLen>
 8008690:	4603      	mov	r3, r0
 8008692:	3301      	adds	r3, #1
 8008694:	005b      	lsls	r3, r3, #1
 8008696:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800869a:	d808      	bhi.n	80086ae <USBD_GetString+0x3e>
 800869c:	6938      	ldr	r0, [r7, #16]
 800869e:	f000 f839 	bl	8008714 <USBD_GetLen>
 80086a2:	4603      	mov	r3, r0
 80086a4:	3301      	adds	r3, #1
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	005b      	lsls	r3, r3, #1
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	e001      	b.n	80086b2 <USBD_GetString+0x42>
 80086ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80086b6:	7dfb      	ldrb	r3, [r7, #23]
 80086b8:	68ba      	ldr	r2, [r7, #8]
 80086ba:	4413      	add	r3, r2
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	7812      	ldrb	r2, [r2, #0]
 80086c0:	701a      	strb	r2, [r3, #0]
  idx++;
 80086c2:	7dfb      	ldrb	r3, [r7, #23]
 80086c4:	3301      	adds	r3, #1
 80086c6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80086c8:	7dfb      	ldrb	r3, [r7, #23]
 80086ca:	68ba      	ldr	r2, [r7, #8]
 80086cc:	4413      	add	r3, r2
 80086ce:	2203      	movs	r2, #3
 80086d0:	701a      	strb	r2, [r3, #0]
  idx++;
 80086d2:	7dfb      	ldrb	r3, [r7, #23]
 80086d4:	3301      	adds	r3, #1
 80086d6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80086d8:	e013      	b.n	8008702 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80086da:	7dfb      	ldrb	r3, [r7, #23]
 80086dc:	68ba      	ldr	r2, [r7, #8]
 80086de:	4413      	add	r3, r2
 80086e0:	693a      	ldr	r2, [r7, #16]
 80086e2:	7812      	ldrb	r2, [r2, #0]
 80086e4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	3301      	adds	r3, #1
 80086ea:	613b      	str	r3, [r7, #16]
    idx++;
 80086ec:	7dfb      	ldrb	r3, [r7, #23]
 80086ee:	3301      	adds	r3, #1
 80086f0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80086f2:	7dfb      	ldrb	r3, [r7, #23]
 80086f4:	68ba      	ldr	r2, [r7, #8]
 80086f6:	4413      	add	r3, r2
 80086f8:	2200      	movs	r2, #0
 80086fa:	701a      	strb	r2, [r3, #0]
    idx++;
 80086fc:	7dfb      	ldrb	r3, [r7, #23]
 80086fe:	3301      	adds	r3, #1
 8008700:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008702:	693b      	ldr	r3, [r7, #16]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1e7      	bne.n	80086da <USBD_GetString+0x6a>
 800870a:	e000      	b.n	800870e <USBD_GetString+0x9e>
    return;
 800870c:	bf00      	nop
  }
}
 800870e:	3718      	adds	r7, #24
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800871c:	2300      	movs	r3, #0
 800871e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008724:	e005      	b.n	8008732 <USBD_GetLen+0x1e>
  {
    len++;
 8008726:	7bfb      	ldrb	r3, [r7, #15]
 8008728:	3301      	adds	r3, #1
 800872a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	3301      	adds	r3, #1
 8008730:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1f5      	bne.n	8008726 <USBD_GetLen+0x12>
  }

  return len;
 800873a:	7bfb      	ldrb	r3, [r7, #15]
}
 800873c:	4618      	mov	r0, r3
 800873e:	3714      	adds	r7, #20
 8008740:	46bd      	mov	sp, r7
 8008742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008746:	4770      	bx	lr

08008748 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b084      	sub	sp, #16
 800874c:	af00      	add	r7, sp, #0
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	2202      	movs	r2, #2
 8008758:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	68ba      	ldr	r2, [r7, #8]
 8008766:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68ba      	ldr	r2, [r7, #8]
 8008772:	2100      	movs	r1, #0
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f003 fcbc 	bl	800c0f2 <USBD_LL_Transmit>

  return USBD_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	3710      	adds	r7, #16
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}

08008784 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	68ba      	ldr	r2, [r7, #8]
 8008794:	2100      	movs	r1, #0
 8008796:	68f8      	ldr	r0, [r7, #12]
 8008798:	f003 fcab 	bl	800c0f2 <USBD_LL_Transmit>

  return USBD_OK;
 800879c:	2300      	movs	r3, #0
}
 800879e:	4618      	mov	r0, r3
 80087a0:	3710      	adds	r7, #16
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}

080087a6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80087a6:	b580      	push	{r7, lr}
 80087a8:	b084      	sub	sp, #16
 80087aa:	af00      	add	r7, sp, #0
 80087ac:	60f8      	str	r0, [r7, #12]
 80087ae:	60b9      	str	r1, [r7, #8]
 80087b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2203      	movs	r2, #3
 80087b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	687a      	ldr	r2, [r7, #4]
 80087be:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	68ba      	ldr	r2, [r7, #8]
 80087d6:	2100      	movs	r1, #0
 80087d8:	68f8      	ldr	r0, [r7, #12]
 80087da:	f003 fcab 	bl	800c134 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80087de:	2300      	movs	r3, #0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3710      	adds	r7, #16
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b084      	sub	sp, #16
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	2100      	movs	r1, #0
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f003 fc9a 	bl	800c134 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008800:	2300      	movs	r3, #0
}
 8008802:	4618      	mov	r0, r3
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}

0800880a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800880a:	b580      	push	{r7, lr}
 800880c:	b082      	sub	sp, #8
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2204      	movs	r2, #4
 8008816:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800881a:	2300      	movs	r3, #0
 800881c:	2200      	movs	r2, #0
 800881e:	2100      	movs	r1, #0
 8008820:	6878      	ldr	r0, [r7, #4]
 8008822:	f003 fc66 	bl	800c0f2 <USBD_LL_Transmit>

  return USBD_OK;
 8008826:	2300      	movs	r3, #0
}
 8008828:	4618      	mov	r0, r3
 800882a:	3708      	adds	r7, #8
 800882c:	46bd      	mov	sp, r7
 800882e:	bd80      	pop	{r7, pc}

08008830 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008830:	b580      	push	{r7, lr}
 8008832:	b082      	sub	sp, #8
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	2205      	movs	r2, #5
 800883c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008840:	2300      	movs	r3, #0
 8008842:	2200      	movs	r2, #0
 8008844:	2100      	movs	r1, #0
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f003 fc74 	bl	800c134 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800884c:	2300      	movs	r3, #0
}
 800884e:	4618      	mov	r0, r3
 8008850:	3708      	adds	r7, #8
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}
	...

08008858 <__NVIC_SetPriority>:
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	4603      	mov	r3, r0
 8008860:	6039      	str	r1, [r7, #0]
 8008862:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008868:	2b00      	cmp	r3, #0
 800886a:	db0a      	blt.n	8008882 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	b2da      	uxtb	r2, r3
 8008870:	490c      	ldr	r1, [pc, #48]	@ (80088a4 <__NVIC_SetPriority+0x4c>)
 8008872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008876:	0112      	lsls	r2, r2, #4
 8008878:	b2d2      	uxtb	r2, r2
 800887a:	440b      	add	r3, r1
 800887c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008880:	e00a      	b.n	8008898 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	b2da      	uxtb	r2, r3
 8008886:	4908      	ldr	r1, [pc, #32]	@ (80088a8 <__NVIC_SetPriority+0x50>)
 8008888:	79fb      	ldrb	r3, [r7, #7]
 800888a:	f003 030f 	and.w	r3, r3, #15
 800888e:	3b04      	subs	r3, #4
 8008890:	0112      	lsls	r2, r2, #4
 8008892:	b2d2      	uxtb	r2, r2
 8008894:	440b      	add	r3, r1
 8008896:	761a      	strb	r2, [r3, #24]
}
 8008898:	bf00      	nop
 800889a:	370c      	adds	r7, #12
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr
 80088a4:	e000e100 	.word	0xe000e100
 80088a8:	e000ed00 	.word	0xe000ed00

080088ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80088ac:	b580      	push	{r7, lr}
 80088ae:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80088b0:	4b05      	ldr	r3, [pc, #20]	@ (80088c8 <SysTick_Handler+0x1c>)
 80088b2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80088b4:	f001 ff02 	bl	800a6bc <xTaskGetSchedulerState>
 80088b8:	4603      	mov	r3, r0
 80088ba:	2b01      	cmp	r3, #1
 80088bc:	d001      	beq.n	80088c2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80088be:	f002 fcfb 	bl	800b2b8 <xPortSysTickHandler>
  }
}
 80088c2:	bf00      	nop
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	e000e010 	.word	0xe000e010

080088cc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80088d0:	2100      	movs	r1, #0
 80088d2:	f06f 0004 	mvn.w	r0, #4
 80088d6:	f7ff ffbf 	bl	8008858 <__NVIC_SetPriority>
#endif
}
 80088da:	bf00      	nop
 80088dc:	bd80      	pop	{r7, pc}
	...

080088e0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088e6:	f3ef 8305 	mrs	r3, IPSR
 80088ea:	603b      	str	r3, [r7, #0]
  return(result);
 80088ec:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d003      	beq.n	80088fa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80088f2:	f06f 0305 	mvn.w	r3, #5
 80088f6:	607b      	str	r3, [r7, #4]
 80088f8:	e00c      	b.n	8008914 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80088fa:	4b0a      	ldr	r3, [pc, #40]	@ (8008924 <osKernelInitialize+0x44>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d105      	bne.n	800890e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008902:	4b08      	ldr	r3, [pc, #32]	@ (8008924 <osKernelInitialize+0x44>)
 8008904:	2201      	movs	r2, #1
 8008906:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008908:	2300      	movs	r3, #0
 800890a:	607b      	str	r3, [r7, #4]
 800890c:	e002      	b.n	8008914 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800890e:	f04f 33ff 	mov.w	r3, #4294967295
 8008912:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008914:	687b      	ldr	r3, [r7, #4]
}
 8008916:	4618      	mov	r0, r3
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop
 8008924:	20000a20 	.word	0x20000a20

08008928 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800892e:	f3ef 8305 	mrs	r3, IPSR
 8008932:	603b      	str	r3, [r7, #0]
  return(result);
 8008934:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008936:	2b00      	cmp	r3, #0
 8008938:	d003      	beq.n	8008942 <osKernelStart+0x1a>
    stat = osErrorISR;
 800893a:	f06f 0305 	mvn.w	r3, #5
 800893e:	607b      	str	r3, [r7, #4]
 8008940:	e010      	b.n	8008964 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008942:	4b0b      	ldr	r3, [pc, #44]	@ (8008970 <osKernelStart+0x48>)
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2b01      	cmp	r3, #1
 8008948:	d109      	bne.n	800895e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800894a:	f7ff ffbf 	bl	80088cc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800894e:	4b08      	ldr	r3, [pc, #32]	@ (8008970 <osKernelStart+0x48>)
 8008950:	2202      	movs	r2, #2
 8008952:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008954:	f001 fa4e 	bl	8009df4 <vTaskStartScheduler>
      stat = osOK;
 8008958:	2300      	movs	r3, #0
 800895a:	607b      	str	r3, [r7, #4]
 800895c:	e002      	b.n	8008964 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800895e:	f04f 33ff 	mov.w	r3, #4294967295
 8008962:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008964:	687b      	ldr	r3, [r7, #4]
}
 8008966:	4618      	mov	r0, r3
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	20000a20 	.word	0x20000a20

08008974 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008974:	b580      	push	{r7, lr}
 8008976:	b08e      	sub	sp, #56	@ 0x38
 8008978:	af04      	add	r7, sp, #16
 800897a:	60f8      	str	r0, [r7, #12]
 800897c:	60b9      	str	r1, [r7, #8]
 800897e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008980:	2300      	movs	r3, #0
 8008982:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008984:	f3ef 8305 	mrs	r3, IPSR
 8008988:	617b      	str	r3, [r7, #20]
  return(result);
 800898a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800898c:	2b00      	cmp	r3, #0
 800898e:	d17e      	bne.n	8008a8e <osThreadNew+0x11a>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d07b      	beq.n	8008a8e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008996:	2380      	movs	r3, #128	@ 0x80
 8008998:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800899a:	2318      	movs	r3, #24
 800899c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800899e:	2300      	movs	r3, #0
 80089a0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80089a2:	f04f 33ff 	mov.w	r3, #4294967295
 80089a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d045      	beq.n	8008a3a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d002      	beq.n	80089bc <osThreadNew+0x48>
        name = attr->name;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	699b      	ldr	r3, [r3, #24]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d002      	beq.n	80089ca <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	699b      	ldr	r3, [r3, #24]
 80089c8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80089ca:	69fb      	ldr	r3, [r7, #28]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d008      	beq.n	80089e2 <osThreadNew+0x6e>
 80089d0:	69fb      	ldr	r3, [r7, #28]
 80089d2:	2b38      	cmp	r3, #56	@ 0x38
 80089d4:	d805      	bhi.n	80089e2 <osThreadNew+0x6e>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	685b      	ldr	r3, [r3, #4]
 80089da:	f003 0301 	and.w	r3, r3, #1
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d001      	beq.n	80089e6 <osThreadNew+0x72>
        return (NULL);
 80089e2:	2300      	movs	r3, #0
 80089e4:	e054      	b.n	8008a90 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	695b      	ldr	r3, [r3, #20]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d003      	beq.n	80089f6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	695b      	ldr	r3, [r3, #20]
 80089f2:	089b      	lsrs	r3, r3, #2
 80089f4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d00e      	beq.n	8008a1c <osThreadNew+0xa8>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	2ba7      	cmp	r3, #167	@ 0xa7
 8008a04:	d90a      	bls.n	8008a1c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d006      	beq.n	8008a1c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	695b      	ldr	r3, [r3, #20]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d002      	beq.n	8008a1c <osThreadNew+0xa8>
        mem = 1;
 8008a16:	2301      	movs	r3, #1
 8008a18:	61bb      	str	r3, [r7, #24]
 8008a1a:	e010      	b.n	8008a3e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d10c      	bne.n	8008a3e <osThreadNew+0xca>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d108      	bne.n	8008a3e <osThreadNew+0xca>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d104      	bne.n	8008a3e <osThreadNew+0xca>
          mem = 0;
 8008a34:	2300      	movs	r3, #0
 8008a36:	61bb      	str	r3, [r7, #24]
 8008a38:	e001      	b.n	8008a3e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008a3e:	69bb      	ldr	r3, [r7, #24]
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d110      	bne.n	8008a66 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008a4c:	9202      	str	r2, [sp, #8]
 8008a4e:	9301      	str	r3, [sp, #4]
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	9300      	str	r3, [sp, #0]
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	6a3a      	ldr	r2, [r7, #32]
 8008a58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008a5a:	68f8      	ldr	r0, [r7, #12]
 8008a5c:	f000 ff56 	bl	800990c <xTaskCreateStatic>
 8008a60:	4603      	mov	r3, r0
 8008a62:	613b      	str	r3, [r7, #16]
 8008a64:	e013      	b.n	8008a8e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008a66:	69bb      	ldr	r3, [r7, #24]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d110      	bne.n	8008a8e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	f107 0310 	add.w	r3, r7, #16
 8008a74:	9301      	str	r3, [sp, #4]
 8008a76:	69fb      	ldr	r3, [r7, #28]
 8008a78:	9300      	str	r3, [sp, #0]
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008a7e:	68f8      	ldr	r0, [r7, #12]
 8008a80:	f000 ffa4 	bl	80099cc <xTaskCreate>
 8008a84:	4603      	mov	r3, r0
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d001      	beq.n	8008a8e <osThreadNew+0x11a>
            hTask = NULL;
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008a8e:	693b      	ldr	r3, [r7, #16]
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3728      	adds	r7, #40	@ 0x28
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}

08008a98 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008aa0:	f3ef 8305 	mrs	r3, IPSR
 8008aa4:	60bb      	str	r3, [r7, #8]
  return(result);
 8008aa6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d003      	beq.n	8008ab4 <osDelay+0x1c>
    stat = osErrorISR;
 8008aac:	f06f 0305 	mvn.w	r3, #5
 8008ab0:	60fb      	str	r3, [r7, #12]
 8008ab2:	e007      	b.n	8008ac4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d002      	beq.n	8008ac4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f001 f962 	bl	8009d88 <vTaskDelay>
    }
  }

  return (stat);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3710      	adds	r7, #16
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}

08008ace <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8008ace:	b580      	push	{r7, lr}
 8008ad0:	b086      	sub	sp, #24
 8008ad2:	af00      	add	r7, sp, #0
 8008ad4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ad6:	f3ef 8305 	mrs	r3, IPSR
 8008ada:	60fb      	str	r3, [r7, #12]
  return(result);
 8008adc:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d003      	beq.n	8008aea <osDelayUntil+0x1c>
    stat = osErrorISR;
 8008ae2:	f06f 0305 	mvn.w	r3, #5
 8008ae6:	617b      	str	r3, [r7, #20]
 8008ae8:	e019      	b.n	8008b1e <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8008aea:	2300      	movs	r3, #0
 8008aec:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8008aee:	f001 fa9d 	bl	800a02c <xTaskGetTickCount>
 8008af2:	4603      	mov	r3, r0
 8008af4:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8008af6:	68bb      	ldr	r3, [r7, #8]
 8008af8:	687a      	ldr	r2, [r7, #4]
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d009      	beq.n	8008b18 <osDelayUntil+0x4a>
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	db06      	blt.n	8008b18 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8008b0a:	f107 0308 	add.w	r3, r7, #8
 8008b0e:	6939      	ldr	r1, [r7, #16]
 8008b10:	4618      	mov	r0, r3
 8008b12:	f001 f8b9 	bl	8009c88 <vTaskDelayUntil>
 8008b16:	e002      	b.n	8008b1e <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8008b18:	f06f 0303 	mvn.w	r3, #3
 8008b1c:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008b1e:	697b      	ldr	r3, [r7, #20]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3718      	adds	r7, #24
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b08a      	sub	sp, #40	@ 0x28
 8008b2c:	af02      	add	r7, sp, #8
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8008b34:	2300      	movs	r3, #0
 8008b36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008b38:	f3ef 8305 	mrs	r3, IPSR
 8008b3c:	613b      	str	r3, [r7, #16]
  return(result);
 8008b3e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d15f      	bne.n	8008c04 <osMessageQueueNew+0xdc>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d05c      	beq.n	8008c04 <osMessageQueueNew+0xdc>
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d059      	beq.n	8008c04 <osMessageQueueNew+0xdc>
    mem = -1;
 8008b50:	f04f 33ff 	mov.w	r3, #4294967295
 8008b54:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d029      	beq.n	8008bb0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d012      	beq.n	8008b8a <osMessageQueueNew+0x62>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	2b4f      	cmp	r3, #79	@ 0x4f
 8008b6a:	d90e      	bls.n	8008b8a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d00a      	beq.n	8008b8a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	695a      	ldr	r2, [r3, #20]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	68b9      	ldr	r1, [r7, #8]
 8008b7c:	fb01 f303 	mul.w	r3, r1, r3
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d302      	bcc.n	8008b8a <osMessageQueueNew+0x62>
        mem = 1;
 8008b84:	2301      	movs	r3, #1
 8008b86:	61bb      	str	r3, [r7, #24]
 8008b88:	e014      	b.n	8008bb4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d110      	bne.n	8008bb4 <osMessageQueueNew+0x8c>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10c      	bne.n	8008bb4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d108      	bne.n	8008bb4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	695b      	ldr	r3, [r3, #20]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d104      	bne.n	8008bb4 <osMessageQueueNew+0x8c>
          mem = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	61bb      	str	r3, [r7, #24]
 8008bae:	e001      	b.n	8008bb4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008bb4:	69bb      	ldr	r3, [r7, #24]
 8008bb6:	2b01      	cmp	r3, #1
 8008bb8:	d10b      	bne.n	8008bd2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	691a      	ldr	r2, [r3, #16]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	689b      	ldr	r3, [r3, #8]
 8008bc2:	2100      	movs	r1, #0
 8008bc4:	9100      	str	r1, [sp, #0]
 8008bc6:	68b9      	ldr	r1, [r7, #8]
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	f000 f9d3 	bl	8008f74 <xQueueGenericCreateStatic>
 8008bce:	61f8      	str	r0, [r7, #28]
 8008bd0:	e008      	b.n	8008be4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d105      	bne.n	8008be4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008bd8:	2200      	movs	r2, #0
 8008bda:	68b9      	ldr	r1, [r7, #8]
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f000 fa46 	bl	800906e <xQueueGenericCreate>
 8008be2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00c      	beq.n	8008c04 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d003      	beq.n	8008bf8 <osMessageQueueNew+0xd0>
        name = attr->name;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	617b      	str	r3, [r7, #20]
 8008bf6:	e001      	b.n	8008bfc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008bfc:	6979      	ldr	r1, [r7, #20]
 8008bfe:	69f8      	ldr	r0, [r7, #28]
 8008c00:	f000 fe26 	bl	8009850 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008c04:	69fb      	ldr	r3, [r7, #28]
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3720      	adds	r7, #32
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
	...

08008c10 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b088      	sub	sp, #32
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	603b      	str	r3, [r7, #0]
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008c24:	2300      	movs	r3, #0
 8008c26:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c28:	f3ef 8305 	mrs	r3, IPSR
 8008c2c:	617b      	str	r3, [r7, #20]
  return(result);
 8008c2e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d028      	beq.n	8008c86 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d005      	beq.n	8008c46 <osMessageQueuePut+0x36>
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d002      	beq.n	8008c46 <osMessageQueuePut+0x36>
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d003      	beq.n	8008c4e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008c46:	f06f 0303 	mvn.w	r3, #3
 8008c4a:	61fb      	str	r3, [r7, #28]
 8008c4c:	e038      	b.n	8008cc0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8008c52:	f107 0210 	add.w	r2, r7, #16
 8008c56:	2300      	movs	r3, #0
 8008c58:	68b9      	ldr	r1, [r7, #8]
 8008c5a:	69b8      	ldr	r0, [r7, #24]
 8008c5c:	f000 fb68 	bl	8009330 <xQueueGenericSendFromISR>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d003      	beq.n	8008c6e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008c66:	f06f 0302 	mvn.w	r3, #2
 8008c6a:	61fb      	str	r3, [r7, #28]
 8008c6c:	e028      	b.n	8008cc0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8008c6e:	693b      	ldr	r3, [r7, #16]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d025      	beq.n	8008cc0 <osMessageQueuePut+0xb0>
 8008c74:	4b15      	ldr	r3, [pc, #84]	@ (8008ccc <osMessageQueuePut+0xbc>)
 8008c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c7a:	601a      	str	r2, [r3, #0]
 8008c7c:	f3bf 8f4f 	dsb	sy
 8008c80:	f3bf 8f6f 	isb	sy
 8008c84:	e01c      	b.n	8008cc0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008c86:	69bb      	ldr	r3, [r7, #24]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d002      	beq.n	8008c92 <osMessageQueuePut+0x82>
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d103      	bne.n	8008c9a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8008c92:	f06f 0303 	mvn.w	r3, #3
 8008c96:	61fb      	str	r3, [r7, #28]
 8008c98:	e012      	b.n	8008cc0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	683a      	ldr	r2, [r7, #0]
 8008c9e:	68b9      	ldr	r1, [r7, #8]
 8008ca0:	69b8      	ldr	r0, [r7, #24]
 8008ca2:	f000 fa43 	bl	800912c <xQueueGenericSend>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	2b01      	cmp	r3, #1
 8008caa:	d009      	beq.n	8008cc0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d003      	beq.n	8008cba <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8008cb2:	f06f 0301 	mvn.w	r3, #1
 8008cb6:	61fb      	str	r3, [r7, #28]
 8008cb8:	e002      	b.n	8008cc0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8008cba:	f06f 0302 	mvn.w	r3, #2
 8008cbe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008cc0:	69fb      	ldr	r3, [r7, #28]
}
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	3720      	adds	r7, #32
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	e000ed04 	.word	0xe000ed04

08008cd0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	60f8      	str	r0, [r7, #12]
 8008cd8:	60b9      	str	r1, [r7, #8]
 8008cda:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	4a07      	ldr	r2, [pc, #28]	@ (8008cfc <vApplicationGetIdleTaskMemory+0x2c>)
 8008ce0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	4a06      	ldr	r2, [pc, #24]	@ (8008d00 <vApplicationGetIdleTaskMemory+0x30>)
 8008ce6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2280      	movs	r2, #128	@ 0x80
 8008cec:	601a      	str	r2, [r3, #0]
}
 8008cee:	bf00      	nop
 8008cf0:	3714      	adds	r7, #20
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr
 8008cfa:	bf00      	nop
 8008cfc:	20000a24 	.word	0x20000a24
 8008d00:	20000acc 	.word	0x20000acc

08008d04 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008d04:	b480      	push	{r7}
 8008d06:	b085      	sub	sp, #20
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4a07      	ldr	r2, [pc, #28]	@ (8008d30 <vApplicationGetTimerTaskMemory+0x2c>)
 8008d14:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	4a06      	ldr	r2, [pc, #24]	@ (8008d34 <vApplicationGetTimerTaskMemory+0x30>)
 8008d1a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008d22:	601a      	str	r2, [r3, #0]
}
 8008d24:	bf00      	nop
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr
 8008d30:	20000ccc 	.word	0x20000ccc
 8008d34:	20000d74 	.word	0x20000d74

08008d38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f103 0208 	add.w	r2, r3, #8
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f103 0208 	add.w	r2, r3, #8
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f103 0208 	add.w	r2, r3, #8
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008d6c:	bf00      	nop
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr

08008d92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d92:	b480      	push	{r7}
 8008d94:	b085      	sub	sp, #20
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	68fa      	ldr	r2, [r7, #12]
 8008da6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	689a      	ldr	r2, [r3, #8]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	689b      	ldr	r3, [r3, #8]
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	683a      	ldr	r2, [r7, #0]
 8008dbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	687a      	ldr	r2, [r7, #4]
 8008dc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	1c5a      	adds	r2, r3, #1
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	601a      	str	r2, [r3, #0]
}
 8008dce:	bf00      	nop
 8008dd0:	3714      	adds	r7, #20
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd8:	4770      	bx	lr

08008dda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dda:	b480      	push	{r7}
 8008ddc:	b085      	sub	sp, #20
 8008dde:	af00      	add	r7, sp, #0
 8008de0:	6078      	str	r0, [r7, #4]
 8008de2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df0:	d103      	bne.n	8008dfa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	60fb      	str	r3, [r7, #12]
 8008df8:	e00c      	b.n	8008e14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	3308      	adds	r3, #8
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	e002      	b.n	8008e08 <vListInsert+0x2e>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	685b      	ldr	r3, [r3, #4]
 8008e06:	60fb      	str	r3, [r7, #12]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	685b      	ldr	r3, [r3, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	68ba      	ldr	r2, [r7, #8]
 8008e10:	429a      	cmp	r2, r3
 8008e12:	d2f6      	bcs.n	8008e02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	683b      	ldr	r3, [r7, #0]
 8008e1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	683a      	ldr	r2, [r7, #0]
 8008e22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e24:	683b      	ldr	r3, [r7, #0]
 8008e26:	68fa      	ldr	r2, [r7, #12]
 8008e28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	683a      	ldr	r2, [r7, #0]
 8008e2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e30:	683b      	ldr	r3, [r7, #0]
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	1c5a      	adds	r2, r3, #1
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	601a      	str	r2, [r3, #0]
}
 8008e40:	bf00      	nop
 8008e42:	3714      	adds	r7, #20
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b085      	sub	sp, #20
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	691b      	ldr	r3, [r3, #16]
 8008e58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	687a      	ldr	r2, [r7, #4]
 8008e60:	6892      	ldr	r2, [r2, #8]
 8008e62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	6852      	ldr	r2, [r2, #4]
 8008e6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d103      	bne.n	8008e80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	689a      	ldr	r2, [r3, #8]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	1e5a      	subs	r2, r3, #1
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3714      	adds	r7, #20
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9e:	4770      	bx	lr

08008ea0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b084      	sub	sp, #16
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10b      	bne.n	8008ecc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb8:	f383 8811 	msr	BASEPRI, r3
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f3bf 8f4f 	dsb	sy
 8008ec4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008ec6:	bf00      	nop
 8008ec8:	bf00      	nop
 8008eca:	e7fd      	b.n	8008ec8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008ecc:	f002 f964 	bl	800b198 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed8:	68f9      	ldr	r1, [r7, #12]
 8008eda:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008edc:	fb01 f303 	mul.w	r3, r1, r3
 8008ee0:	441a      	add	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efc:	3b01      	subs	r3, #1
 8008efe:	68f9      	ldr	r1, [r7, #12]
 8008f00:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f02:	fb01 f303 	mul.w	r3, r1, r3
 8008f06:	441a      	add	r2, r3
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	22ff      	movs	r2, #255	@ 0xff
 8008f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	22ff      	movs	r2, #255	@ 0xff
 8008f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d114      	bne.n	8008f4c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d01a      	beq.n	8008f60 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	3310      	adds	r3, #16
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f001 f9fe 	bl	800a330 <xTaskRemoveFromEventList>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d012      	beq.n	8008f60 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f70 <xQueueGenericReset+0xd0>)
 8008f3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	f3bf 8f6f 	isb	sy
 8008f4a:	e009      	b.n	8008f60 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	3310      	adds	r3, #16
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7ff fef1 	bl	8008d38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	3324      	adds	r3, #36	@ 0x24
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7ff feec 	bl	8008d38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008f60:	f002 f94c 	bl	800b1fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008f64:	2301      	movs	r3, #1
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	e000ed04 	.word	0xe000ed04

08008f74 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b08e      	sub	sp, #56	@ 0x38
 8008f78:	af02      	add	r7, sp, #8
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	607a      	str	r2, [r7, #4]
 8008f80:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10b      	bne.n	8008fa0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8c:	f383 8811 	msr	BASEPRI, r3
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	f3bf 8f4f 	dsb	sy
 8008f98:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f9a:	bf00      	nop
 8008f9c:	bf00      	nop
 8008f9e:	e7fd      	b.n	8008f9c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10b      	bne.n	8008fbe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008faa:	f383 8811 	msr	BASEPRI, r3
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	f3bf 8f4f 	dsb	sy
 8008fb6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008fb8:	bf00      	nop
 8008fba:	bf00      	nop
 8008fbc:	e7fd      	b.n	8008fba <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d002      	beq.n	8008fca <xQueueGenericCreateStatic+0x56>
 8008fc4:	68bb      	ldr	r3, [r7, #8]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d001      	beq.n	8008fce <xQueueGenericCreateStatic+0x5a>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e000      	b.n	8008fd0 <xQueueGenericCreateStatic+0x5c>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10b      	bne.n	8008fec <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd8:	f383 8811 	msr	BASEPRI, r3
 8008fdc:	f3bf 8f6f 	isb	sy
 8008fe0:	f3bf 8f4f 	dsb	sy
 8008fe4:	623b      	str	r3, [r7, #32]
}
 8008fe6:	bf00      	nop
 8008fe8:	bf00      	nop
 8008fea:	e7fd      	b.n	8008fe8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d102      	bne.n	8008ff8 <xQueueGenericCreateStatic+0x84>
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d101      	bne.n	8008ffc <xQueueGenericCreateStatic+0x88>
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e000      	b.n	8008ffe <xQueueGenericCreateStatic+0x8a>
 8008ffc:	2300      	movs	r3, #0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d10b      	bne.n	800901a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009002:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009006:	f383 8811 	msr	BASEPRI, r3
 800900a:	f3bf 8f6f 	isb	sy
 800900e:	f3bf 8f4f 	dsb	sy
 8009012:	61fb      	str	r3, [r7, #28]
}
 8009014:	bf00      	nop
 8009016:	bf00      	nop
 8009018:	e7fd      	b.n	8009016 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800901a:	2350      	movs	r3, #80	@ 0x50
 800901c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	2b50      	cmp	r3, #80	@ 0x50
 8009022:	d00b      	beq.n	800903c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	61bb      	str	r3, [r7, #24]
}
 8009036:	bf00      	nop
 8009038:	bf00      	nop
 800903a:	e7fd      	b.n	8009038 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800903c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009044:	2b00      	cmp	r3, #0
 8009046:	d00d      	beq.n	8009064 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800904a:	2201      	movs	r2, #1
 800904c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009050:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009056:	9300      	str	r3, [sp, #0]
 8009058:	4613      	mov	r3, r2
 800905a:	687a      	ldr	r2, [r7, #4]
 800905c:	68b9      	ldr	r1, [r7, #8]
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f000 f840 	bl	80090e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009066:	4618      	mov	r0, r3
 8009068:	3730      	adds	r7, #48	@ 0x30
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}

0800906e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800906e:	b580      	push	{r7, lr}
 8009070:	b08a      	sub	sp, #40	@ 0x28
 8009072:	af02      	add	r7, sp, #8
 8009074:	60f8      	str	r0, [r7, #12]
 8009076:	60b9      	str	r1, [r7, #8]
 8009078:	4613      	mov	r3, r2
 800907a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d10b      	bne.n	800909a <xQueueGenericCreate+0x2c>
	__asm volatile
 8009082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009086:	f383 8811 	msr	BASEPRI, r3
 800908a:	f3bf 8f6f 	isb	sy
 800908e:	f3bf 8f4f 	dsb	sy
 8009092:	613b      	str	r3, [r7, #16]
}
 8009094:	bf00      	nop
 8009096:	bf00      	nop
 8009098:	e7fd      	b.n	8009096 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	fb02 f303 	mul.w	r3, r2, r3
 80090a2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80090a4:	69fb      	ldr	r3, [r7, #28]
 80090a6:	3350      	adds	r3, #80	@ 0x50
 80090a8:	4618      	mov	r0, r3
 80090aa:	f002 f997 	bl	800b3dc <pvPortMalloc>
 80090ae:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d011      	beq.n	80090da <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80090b6:	69bb      	ldr	r3, [r7, #24]
 80090b8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	3350      	adds	r3, #80	@ 0x50
 80090be:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80090c0:	69bb      	ldr	r3, [r7, #24]
 80090c2:	2200      	movs	r2, #0
 80090c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80090c8:	79fa      	ldrb	r2, [r7, #7]
 80090ca:	69bb      	ldr	r3, [r7, #24]
 80090cc:	9300      	str	r3, [sp, #0]
 80090ce:	4613      	mov	r3, r2
 80090d0:	697a      	ldr	r2, [r7, #20]
 80090d2:	68b9      	ldr	r1, [r7, #8]
 80090d4:	68f8      	ldr	r0, [r7, #12]
 80090d6:	f000 f805 	bl	80090e4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80090da:	69bb      	ldr	r3, [r7, #24]
	}
 80090dc:	4618      	mov	r0, r3
 80090de:	3720      	adds	r7, #32
 80090e0:	46bd      	mov	sp, r7
 80090e2:	bd80      	pop	{r7, pc}

080090e4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b084      	sub	sp, #16
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]
 80090f0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80090f2:	68bb      	ldr	r3, [r7, #8]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d103      	bne.n	8009100 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80090f8:	69bb      	ldr	r3, [r7, #24]
 80090fa:	69ba      	ldr	r2, [r7, #24]
 80090fc:	601a      	str	r2, [r3, #0]
 80090fe:	e002      	b.n	8009106 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009100:	69bb      	ldr	r3, [r7, #24]
 8009102:	687a      	ldr	r2, [r7, #4]
 8009104:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009106:	69bb      	ldr	r3, [r7, #24]
 8009108:	68fa      	ldr	r2, [r7, #12]
 800910a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800910c:	69bb      	ldr	r3, [r7, #24]
 800910e:	68ba      	ldr	r2, [r7, #8]
 8009110:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009112:	2101      	movs	r1, #1
 8009114:	69b8      	ldr	r0, [r7, #24]
 8009116:	f7ff fec3 	bl	8008ea0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	78fa      	ldrb	r2, [r7, #3]
 800911e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009122:	bf00      	nop
 8009124:	3710      	adds	r7, #16
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}
	...

0800912c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b08e      	sub	sp, #56	@ 0x38
 8009130:	af00      	add	r7, sp, #0
 8009132:	60f8      	str	r0, [r7, #12]
 8009134:	60b9      	str	r1, [r7, #8]
 8009136:	607a      	str	r2, [r7, #4]
 8009138:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800913a:	2300      	movs	r3, #0
 800913c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009144:	2b00      	cmp	r3, #0
 8009146:	d10b      	bne.n	8009160 <xQueueGenericSend+0x34>
	__asm volatile
 8009148:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800914c:	f383 8811 	msr	BASEPRI, r3
 8009150:	f3bf 8f6f 	isb	sy
 8009154:	f3bf 8f4f 	dsb	sy
 8009158:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800915a:	bf00      	nop
 800915c:	bf00      	nop
 800915e:	e7fd      	b.n	800915c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d103      	bne.n	800916e <xQueueGenericSend+0x42>
 8009166:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916a:	2b00      	cmp	r3, #0
 800916c:	d101      	bne.n	8009172 <xQueueGenericSend+0x46>
 800916e:	2301      	movs	r3, #1
 8009170:	e000      	b.n	8009174 <xQueueGenericSend+0x48>
 8009172:	2300      	movs	r3, #0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10b      	bne.n	8009190 <xQueueGenericSend+0x64>
	__asm volatile
 8009178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917c:	f383 8811 	msr	BASEPRI, r3
 8009180:	f3bf 8f6f 	isb	sy
 8009184:	f3bf 8f4f 	dsb	sy
 8009188:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800918a:	bf00      	nop
 800918c:	bf00      	nop
 800918e:	e7fd      	b.n	800918c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	2b02      	cmp	r3, #2
 8009194:	d103      	bne.n	800919e <xQueueGenericSend+0x72>
 8009196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009198:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800919a:	2b01      	cmp	r3, #1
 800919c:	d101      	bne.n	80091a2 <xQueueGenericSend+0x76>
 800919e:	2301      	movs	r3, #1
 80091a0:	e000      	b.n	80091a4 <xQueueGenericSend+0x78>
 80091a2:	2300      	movs	r3, #0
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d10b      	bne.n	80091c0 <xQueueGenericSend+0x94>
	__asm volatile
 80091a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ac:	f383 8811 	msr	BASEPRI, r3
 80091b0:	f3bf 8f6f 	isb	sy
 80091b4:	f3bf 8f4f 	dsb	sy
 80091b8:	623b      	str	r3, [r7, #32]
}
 80091ba:	bf00      	nop
 80091bc:	bf00      	nop
 80091be:	e7fd      	b.n	80091bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091c0:	f001 fa7c 	bl	800a6bc <xTaskGetSchedulerState>
 80091c4:	4603      	mov	r3, r0
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d102      	bne.n	80091d0 <xQueueGenericSend+0xa4>
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d101      	bne.n	80091d4 <xQueueGenericSend+0xa8>
 80091d0:	2301      	movs	r3, #1
 80091d2:	e000      	b.n	80091d6 <xQueueGenericSend+0xaa>
 80091d4:	2300      	movs	r3, #0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d10b      	bne.n	80091f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80091da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091de:	f383 8811 	msr	BASEPRI, r3
 80091e2:	f3bf 8f6f 	isb	sy
 80091e6:	f3bf 8f4f 	dsb	sy
 80091ea:	61fb      	str	r3, [r7, #28]
}
 80091ec:	bf00      	nop
 80091ee:	bf00      	nop
 80091f0:	e7fd      	b.n	80091ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091f2:	f001 ffd1 	bl	800b198 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80091f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091fe:	429a      	cmp	r2, r3
 8009200:	d302      	bcc.n	8009208 <xQueueGenericSend+0xdc>
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	2b02      	cmp	r3, #2
 8009206:	d129      	bne.n	800925c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009208:	683a      	ldr	r2, [r7, #0]
 800920a:	68b9      	ldr	r1, [r7, #8]
 800920c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800920e:	f000 fa0f 	bl	8009630 <prvCopyDataToQueue>
 8009212:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009218:	2b00      	cmp	r3, #0
 800921a:	d010      	beq.n	800923e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800921c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800921e:	3324      	adds	r3, #36	@ 0x24
 8009220:	4618      	mov	r0, r3
 8009222:	f001 f885 	bl	800a330 <xTaskRemoveFromEventList>
 8009226:	4603      	mov	r3, r0
 8009228:	2b00      	cmp	r3, #0
 800922a:	d013      	beq.n	8009254 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800922c:	4b3f      	ldr	r3, [pc, #252]	@ (800932c <xQueueGenericSend+0x200>)
 800922e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009232:	601a      	str	r2, [r3, #0]
 8009234:	f3bf 8f4f 	dsb	sy
 8009238:	f3bf 8f6f 	isb	sy
 800923c:	e00a      	b.n	8009254 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800923e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009240:	2b00      	cmp	r3, #0
 8009242:	d007      	beq.n	8009254 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009244:	4b39      	ldr	r3, [pc, #228]	@ (800932c <xQueueGenericSend+0x200>)
 8009246:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800924a:	601a      	str	r2, [r3, #0]
 800924c:	f3bf 8f4f 	dsb	sy
 8009250:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009254:	f001 ffd2 	bl	800b1fc <vPortExitCritical>
				return pdPASS;
 8009258:	2301      	movs	r3, #1
 800925a:	e063      	b.n	8009324 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d103      	bne.n	800926a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009262:	f001 ffcb 	bl	800b1fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009266:	2300      	movs	r3, #0
 8009268:	e05c      	b.n	8009324 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800926a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800926c:	2b00      	cmp	r3, #0
 800926e:	d106      	bne.n	800927e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009270:	f107 0314 	add.w	r3, r7, #20
 8009274:	4618      	mov	r0, r3
 8009276:	f001 f8bf 	bl	800a3f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800927a:	2301      	movs	r3, #1
 800927c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800927e:	f001 ffbd 	bl	800b1fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009282:	f000 fe27 	bl	8009ed4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009286:	f001 ff87 	bl	800b198 <vPortEnterCritical>
 800928a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009290:	b25b      	sxtb	r3, r3
 8009292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009296:	d103      	bne.n	80092a0 <xQueueGenericSend+0x174>
 8009298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929a:	2200      	movs	r2, #0
 800929c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80092a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80092a6:	b25b      	sxtb	r3, r3
 80092a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ac:	d103      	bne.n	80092b6 <xQueueGenericSend+0x18a>
 80092ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092b0:	2200      	movs	r2, #0
 80092b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092b6:	f001 ffa1 	bl	800b1fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092ba:	1d3a      	adds	r2, r7, #4
 80092bc:	f107 0314 	add.w	r3, r7, #20
 80092c0:	4611      	mov	r1, r2
 80092c2:	4618      	mov	r0, r3
 80092c4:	f001 f8ae 	bl	800a424 <xTaskCheckForTimeOut>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d124      	bne.n	8009318 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80092ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092d0:	f000 faa6 	bl	8009820 <prvIsQueueFull>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d018      	beq.n	800930c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80092da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092dc:	3310      	adds	r3, #16
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	4611      	mov	r1, r2
 80092e2:	4618      	mov	r0, r3
 80092e4:	f000 ffd2 	bl	800a28c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80092e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80092ea:	f000 fa31 	bl	8009750 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80092ee:	f000 fdff 	bl	8009ef0 <xTaskResumeAll>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f47f af7c 	bne.w	80091f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80092fa:	4b0c      	ldr	r3, [pc, #48]	@ (800932c <xQueueGenericSend+0x200>)
 80092fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009300:	601a      	str	r2, [r3, #0]
 8009302:	f3bf 8f4f 	dsb	sy
 8009306:	f3bf 8f6f 	isb	sy
 800930a:	e772      	b.n	80091f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800930c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800930e:	f000 fa1f 	bl	8009750 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009312:	f000 fded 	bl	8009ef0 <xTaskResumeAll>
 8009316:	e76c      	b.n	80091f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009318:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800931a:	f000 fa19 	bl	8009750 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800931e:	f000 fde7 	bl	8009ef0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009322:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009324:	4618      	mov	r0, r3
 8009326:	3738      	adds	r7, #56	@ 0x38
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	e000ed04 	.word	0xe000ed04

08009330 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009330:	b580      	push	{r7, lr}
 8009332:	b090      	sub	sp, #64	@ 0x40
 8009334:	af00      	add	r7, sp, #0
 8009336:	60f8      	str	r0, [r7, #12]
 8009338:	60b9      	str	r1, [r7, #8]
 800933a:	607a      	str	r2, [r7, #4]
 800933c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10b      	bne.n	8009360 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800935a:	bf00      	nop
 800935c:	bf00      	nop
 800935e:	e7fd      	b.n	800935c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d103      	bne.n	800936e <xQueueGenericSendFromISR+0x3e>
 8009366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800936a:	2b00      	cmp	r3, #0
 800936c:	d101      	bne.n	8009372 <xQueueGenericSendFromISR+0x42>
 800936e:	2301      	movs	r3, #1
 8009370:	e000      	b.n	8009374 <xQueueGenericSendFromISR+0x44>
 8009372:	2300      	movs	r3, #0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d10b      	bne.n	8009390 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009378:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800937c:	f383 8811 	msr	BASEPRI, r3
 8009380:	f3bf 8f6f 	isb	sy
 8009384:	f3bf 8f4f 	dsb	sy
 8009388:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800938a:	bf00      	nop
 800938c:	bf00      	nop
 800938e:	e7fd      	b.n	800938c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	2b02      	cmp	r3, #2
 8009394:	d103      	bne.n	800939e <xQueueGenericSendFromISR+0x6e>
 8009396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800939a:	2b01      	cmp	r3, #1
 800939c:	d101      	bne.n	80093a2 <xQueueGenericSendFromISR+0x72>
 800939e:	2301      	movs	r3, #1
 80093a0:	e000      	b.n	80093a4 <xQueueGenericSendFromISR+0x74>
 80093a2:	2300      	movs	r3, #0
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d10b      	bne.n	80093c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80093a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ac:	f383 8811 	msr	BASEPRI, r3
 80093b0:	f3bf 8f6f 	isb	sy
 80093b4:	f3bf 8f4f 	dsb	sy
 80093b8:	623b      	str	r3, [r7, #32]
}
 80093ba:	bf00      	nop
 80093bc:	bf00      	nop
 80093be:	e7fd      	b.n	80093bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80093c0:	f001 ffca 	bl	800b358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80093c4:	f3ef 8211 	mrs	r2, BASEPRI
 80093c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093cc:	f383 8811 	msr	BASEPRI, r3
 80093d0:	f3bf 8f6f 	isb	sy
 80093d4:	f3bf 8f4f 	dsb	sy
 80093d8:	61fa      	str	r2, [r7, #28]
 80093da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80093dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80093de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80093e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80093e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e8:	429a      	cmp	r2, r3
 80093ea:	d302      	bcc.n	80093f2 <xQueueGenericSendFromISR+0xc2>
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	2b02      	cmp	r3, #2
 80093f0:	d12f      	bne.n	8009452 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80093f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80093f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80093fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009400:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009402:	683a      	ldr	r2, [r7, #0]
 8009404:	68b9      	ldr	r1, [r7, #8]
 8009406:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009408:	f000 f912 	bl	8009630 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800940c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009414:	d112      	bne.n	800943c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009416:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800941a:	2b00      	cmp	r3, #0
 800941c:	d016      	beq.n	800944c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800941e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009420:	3324      	adds	r3, #36	@ 0x24
 8009422:	4618      	mov	r0, r3
 8009424:	f000 ff84 	bl	800a330 <xTaskRemoveFromEventList>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d00e      	beq.n	800944c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d00b      	beq.n	800944c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	601a      	str	r2, [r3, #0]
 800943a:	e007      	b.n	800944c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800943c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009440:	3301      	adds	r3, #1
 8009442:	b2db      	uxtb	r3, r3
 8009444:	b25a      	sxtb	r2, r3
 8009446:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009448:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800944c:	2301      	movs	r3, #1
 800944e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009450:	e001      	b.n	8009456 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009452:	2300      	movs	r3, #0
 8009454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009458:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009460:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009464:	4618      	mov	r0, r3
 8009466:	3740      	adds	r7, #64	@ 0x40
 8009468:	46bd      	mov	sp, r7
 800946a:	bd80      	pop	{r7, pc}

0800946c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b08c      	sub	sp, #48	@ 0x30
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009478:	2300      	movs	r3, #0
 800947a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009482:	2b00      	cmp	r3, #0
 8009484:	d10b      	bne.n	800949e <xQueueReceive+0x32>
	__asm volatile
 8009486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800948a:	f383 8811 	msr	BASEPRI, r3
 800948e:	f3bf 8f6f 	isb	sy
 8009492:	f3bf 8f4f 	dsb	sy
 8009496:	623b      	str	r3, [r7, #32]
}
 8009498:	bf00      	nop
 800949a:	bf00      	nop
 800949c:	e7fd      	b.n	800949a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d103      	bne.n	80094ac <xQueueReceive+0x40>
 80094a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d101      	bne.n	80094b0 <xQueueReceive+0x44>
 80094ac:	2301      	movs	r3, #1
 80094ae:	e000      	b.n	80094b2 <xQueueReceive+0x46>
 80094b0:	2300      	movs	r3, #0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d10b      	bne.n	80094ce <xQueueReceive+0x62>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	61fb      	str	r3, [r7, #28]
}
 80094c8:	bf00      	nop
 80094ca:	bf00      	nop
 80094cc:	e7fd      	b.n	80094ca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80094ce:	f001 f8f5 	bl	800a6bc <xTaskGetSchedulerState>
 80094d2:	4603      	mov	r3, r0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d102      	bne.n	80094de <xQueueReceive+0x72>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d101      	bne.n	80094e2 <xQueueReceive+0x76>
 80094de:	2301      	movs	r3, #1
 80094e0:	e000      	b.n	80094e4 <xQueueReceive+0x78>
 80094e2:	2300      	movs	r3, #0
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10b      	bne.n	8009500 <xQueueReceive+0x94>
	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	61bb      	str	r3, [r7, #24]
}
 80094fa:	bf00      	nop
 80094fc:	bf00      	nop
 80094fe:	e7fd      	b.n	80094fc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009500:	f001 fe4a 	bl	800b198 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009508:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800950a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800950c:	2b00      	cmp	r3, #0
 800950e:	d01f      	beq.n	8009550 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009510:	68b9      	ldr	r1, [r7, #8]
 8009512:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009514:	f000 f8f6 	bl	8009704 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951a:	1e5a      	subs	r2, r3, #1
 800951c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009522:	691b      	ldr	r3, [r3, #16]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d00f      	beq.n	8009548 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800952a:	3310      	adds	r3, #16
 800952c:	4618      	mov	r0, r3
 800952e:	f000 feff 	bl	800a330 <xTaskRemoveFromEventList>
 8009532:	4603      	mov	r3, r0
 8009534:	2b00      	cmp	r3, #0
 8009536:	d007      	beq.n	8009548 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009538:	4b3c      	ldr	r3, [pc, #240]	@ (800962c <xQueueReceive+0x1c0>)
 800953a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800953e:	601a      	str	r2, [r3, #0]
 8009540:	f3bf 8f4f 	dsb	sy
 8009544:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009548:	f001 fe58 	bl	800b1fc <vPortExitCritical>
				return pdPASS;
 800954c:	2301      	movs	r3, #1
 800954e:	e069      	b.n	8009624 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d103      	bne.n	800955e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009556:	f001 fe51 	bl	800b1fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800955a:	2300      	movs	r3, #0
 800955c:	e062      	b.n	8009624 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800955e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009560:	2b00      	cmp	r3, #0
 8009562:	d106      	bne.n	8009572 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009564:	f107 0310 	add.w	r3, r7, #16
 8009568:	4618      	mov	r0, r3
 800956a:	f000 ff45 	bl	800a3f8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800956e:	2301      	movs	r3, #1
 8009570:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009572:	f001 fe43 	bl	800b1fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009576:	f000 fcad 	bl	8009ed4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800957a:	f001 fe0d 	bl	800b198 <vPortEnterCritical>
 800957e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009580:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009584:	b25b      	sxtb	r3, r3
 8009586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800958a:	d103      	bne.n	8009594 <xQueueReceive+0x128>
 800958c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958e:	2200      	movs	r2, #0
 8009590:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009596:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800959a:	b25b      	sxtb	r3, r3
 800959c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095a0:	d103      	bne.n	80095aa <xQueueReceive+0x13e>
 80095a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80095aa:	f001 fe27 	bl	800b1fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80095ae:	1d3a      	adds	r2, r7, #4
 80095b0:	f107 0310 	add.w	r3, r7, #16
 80095b4:	4611      	mov	r1, r2
 80095b6:	4618      	mov	r0, r3
 80095b8:	f000 ff34 	bl	800a424 <xTaskCheckForTimeOut>
 80095bc:	4603      	mov	r3, r0
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d123      	bne.n	800960a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095c4:	f000 f916 	bl	80097f4 <prvIsQueueEmpty>
 80095c8:	4603      	mov	r3, r0
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d017      	beq.n	80095fe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80095ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095d0:	3324      	adds	r3, #36	@ 0x24
 80095d2:	687a      	ldr	r2, [r7, #4]
 80095d4:	4611      	mov	r1, r2
 80095d6:	4618      	mov	r0, r3
 80095d8:	f000 fe58 	bl	800a28c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80095dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095de:	f000 f8b7 	bl	8009750 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80095e2:	f000 fc85 	bl	8009ef0 <xTaskResumeAll>
 80095e6:	4603      	mov	r3, r0
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d189      	bne.n	8009500 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80095ec:	4b0f      	ldr	r3, [pc, #60]	@ (800962c <xQueueReceive+0x1c0>)
 80095ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095f2:	601a      	str	r2, [r3, #0]
 80095f4:	f3bf 8f4f 	dsb	sy
 80095f8:	f3bf 8f6f 	isb	sy
 80095fc:	e780      	b.n	8009500 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80095fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009600:	f000 f8a6 	bl	8009750 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009604:	f000 fc74 	bl	8009ef0 <xTaskResumeAll>
 8009608:	e77a      	b.n	8009500 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800960a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800960c:	f000 f8a0 	bl	8009750 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009610:	f000 fc6e 	bl	8009ef0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009614:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009616:	f000 f8ed 	bl	80097f4 <prvIsQueueEmpty>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	f43f af6f 	beq.w	8009500 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009622:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009624:	4618      	mov	r0, r3
 8009626:	3730      	adds	r7, #48	@ 0x30
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	e000ed04 	.word	0xe000ed04

08009630 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b086      	sub	sp, #24
 8009634:	af00      	add	r7, sp, #0
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	60b9      	str	r1, [r7, #8]
 800963a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800963c:	2300      	movs	r3, #0
 800963e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009644:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964a:	2b00      	cmp	r3, #0
 800964c:	d10d      	bne.n	800966a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d14d      	bne.n	80096f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	689b      	ldr	r3, [r3, #8]
 800965a:	4618      	mov	r0, r3
 800965c:	f001 f84c 	bl	800a6f8 <xTaskPriorityDisinherit>
 8009660:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2200      	movs	r2, #0
 8009666:	609a      	str	r2, [r3, #8]
 8009668:	e043      	b.n	80096f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d119      	bne.n	80096a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	6858      	ldr	r0, [r3, #4]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009678:	461a      	mov	r2, r3
 800967a:	68b9      	ldr	r1, [r7, #8]
 800967c:	f002 fe5e 	bl	800c33c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	685a      	ldr	r2, [r3, #4]
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009688:	441a      	add	r2, r3
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	685a      	ldr	r2, [r3, #4]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	689b      	ldr	r3, [r3, #8]
 8009696:	429a      	cmp	r2, r3
 8009698:	d32b      	bcc.n	80096f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	605a      	str	r2, [r3, #4]
 80096a2:	e026      	b.n	80096f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	68d8      	ldr	r0, [r3, #12]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ac:	461a      	mov	r2, r3
 80096ae:	68b9      	ldr	r1, [r7, #8]
 80096b0:	f002 fe44 	bl	800c33c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	68da      	ldr	r2, [r3, #12]
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096bc:	425b      	negs	r3, r3
 80096be:	441a      	add	r2, r3
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	68da      	ldr	r2, [r3, #12]
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d207      	bcs.n	80096e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	689a      	ldr	r2, [r3, #8]
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d8:	425b      	negs	r3, r3
 80096da:	441a      	add	r2, r3
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2b02      	cmp	r3, #2
 80096e4:	d105      	bne.n	80096f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d002      	beq.n	80096f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	3b01      	subs	r3, #1
 80096f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	1c5a      	adds	r2, r3, #1
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80096fa:	697b      	ldr	r3, [r7, #20]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3718      	adds	r7, #24
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}

08009704 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b082      	sub	sp, #8
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
 800970c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009712:	2b00      	cmp	r3, #0
 8009714:	d018      	beq.n	8009748 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	68da      	ldr	r2, [r3, #12]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800971e:	441a      	add	r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	68da      	ldr	r2, [r3, #12]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	429a      	cmp	r2, r3
 800972e:	d303      	bcc.n	8009738 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681a      	ldr	r2, [r3, #0]
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	68d9      	ldr	r1, [r3, #12]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009740:	461a      	mov	r2, r3
 8009742:	6838      	ldr	r0, [r7, #0]
 8009744:	f002 fdfa 	bl	800c33c <memcpy>
	}
}
 8009748:	bf00      	nop
 800974a:	3708      	adds	r7, #8
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b084      	sub	sp, #16
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009758:	f001 fd1e 	bl	800b198 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009762:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009764:	e011      	b.n	800978a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800976a:	2b00      	cmp	r3, #0
 800976c:	d012      	beq.n	8009794 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	3324      	adds	r3, #36	@ 0x24
 8009772:	4618      	mov	r0, r3
 8009774:	f000 fddc 	bl	800a330 <xTaskRemoveFromEventList>
 8009778:	4603      	mov	r3, r0
 800977a:	2b00      	cmp	r3, #0
 800977c:	d001      	beq.n	8009782 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800977e:	f000 feb5 	bl	800a4ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009782:	7bfb      	ldrb	r3, [r7, #15]
 8009784:	3b01      	subs	r3, #1
 8009786:	b2db      	uxtb	r3, r3
 8009788:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800978a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800978e:	2b00      	cmp	r3, #0
 8009790:	dce9      	bgt.n	8009766 <prvUnlockQueue+0x16>
 8009792:	e000      	b.n	8009796 <prvUnlockQueue+0x46>
					break;
 8009794:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	22ff      	movs	r2, #255	@ 0xff
 800979a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800979e:	f001 fd2d 	bl	800b1fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80097a2:	f001 fcf9 	bl	800b198 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80097ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097ae:	e011      	b.n	80097d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	691b      	ldr	r3, [r3, #16]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d012      	beq.n	80097de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	3310      	adds	r3, #16
 80097bc:	4618      	mov	r0, r3
 80097be:	f000 fdb7 	bl	800a330 <xTaskRemoveFromEventList>
 80097c2:	4603      	mov	r3, r0
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80097c8:	f000 fe90 	bl	800a4ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80097cc:	7bbb      	ldrb	r3, [r7, #14]
 80097ce:	3b01      	subs	r3, #1
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80097d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	dce9      	bgt.n	80097b0 <prvUnlockQueue+0x60>
 80097dc:	e000      	b.n	80097e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80097de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	22ff      	movs	r2, #255	@ 0xff
 80097e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80097e8:	f001 fd08 	bl	800b1fc <vPortExitCritical>
}
 80097ec:	bf00      	nop
 80097ee:	3710      	adds	r7, #16
 80097f0:	46bd      	mov	sp, r7
 80097f2:	bd80      	pop	{r7, pc}

080097f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b084      	sub	sp, #16
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80097fc:	f001 fccc 	bl	800b198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009804:	2b00      	cmp	r3, #0
 8009806:	d102      	bne.n	800980e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009808:	2301      	movs	r3, #1
 800980a:	60fb      	str	r3, [r7, #12]
 800980c:	e001      	b.n	8009812 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800980e:	2300      	movs	r3, #0
 8009810:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009812:	f001 fcf3 	bl	800b1fc <vPortExitCritical>

	return xReturn;
 8009816:	68fb      	ldr	r3, [r7, #12]
}
 8009818:	4618      	mov	r0, r3
 800981a:	3710      	adds	r7, #16
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b084      	sub	sp, #16
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009828:	f001 fcb6 	bl	800b198 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009834:	429a      	cmp	r2, r3
 8009836:	d102      	bne.n	800983e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009838:	2301      	movs	r3, #1
 800983a:	60fb      	str	r3, [r7, #12]
 800983c:	e001      	b.n	8009842 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800983e:	2300      	movs	r3, #0
 8009840:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009842:	f001 fcdb 	bl	800b1fc <vPortExitCritical>

	return xReturn;
 8009846:	68fb      	ldr	r3, [r7, #12]
}
 8009848:	4618      	mov	r0, r3
 800984a:	3710      	adds	r7, #16
 800984c:	46bd      	mov	sp, r7
 800984e:	bd80      	pop	{r7, pc}

08009850 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009850:	b480      	push	{r7}
 8009852:	b085      	sub	sp, #20
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800985a:	2300      	movs	r3, #0
 800985c:	60fb      	str	r3, [r7, #12]
 800985e:	e014      	b.n	800988a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009860:	4a0f      	ldr	r2, [pc, #60]	@ (80098a0 <vQueueAddToRegistry+0x50>)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d10b      	bne.n	8009884 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800986c:	490c      	ldr	r1, [pc, #48]	@ (80098a0 <vQueueAddToRegistry+0x50>)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	683a      	ldr	r2, [r7, #0]
 8009872:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009876:	4a0a      	ldr	r2, [pc, #40]	@ (80098a0 <vQueueAddToRegistry+0x50>)
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	00db      	lsls	r3, r3, #3
 800987c:	4413      	add	r3, r2
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009882:	e006      	b.n	8009892 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	3301      	adds	r3, #1
 8009888:	60fb      	str	r3, [r7, #12]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	2b07      	cmp	r3, #7
 800988e:	d9e7      	bls.n	8009860 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009890:	bf00      	nop
 8009892:	bf00      	nop
 8009894:	3714      	adds	r7, #20
 8009896:	46bd      	mov	sp, r7
 8009898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989c:	4770      	bx	lr
 800989e:	bf00      	nop
 80098a0:	20001174 	.word	0x20001174

080098a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b086      	sub	sp, #24
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	60f8      	str	r0, [r7, #12]
 80098ac:	60b9      	str	r1, [r7, #8]
 80098ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80098b4:	f001 fc70 	bl	800b198 <vPortEnterCritical>
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098be:	b25b      	sxtb	r3, r3
 80098c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098c4:	d103      	bne.n	80098ce <vQueueWaitForMessageRestricted+0x2a>
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	2200      	movs	r2, #0
 80098ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098d4:	b25b      	sxtb	r3, r3
 80098d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098da:	d103      	bne.n	80098e4 <vQueueWaitForMessageRestricted+0x40>
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	2200      	movs	r2, #0
 80098e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098e4:	f001 fc8a 	bl	800b1fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d106      	bne.n	80098fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	3324      	adds	r3, #36	@ 0x24
 80098f4:	687a      	ldr	r2, [r7, #4]
 80098f6:	68b9      	ldr	r1, [r7, #8]
 80098f8:	4618      	mov	r0, r3
 80098fa:	f000 fced 	bl	800a2d8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80098fe:	6978      	ldr	r0, [r7, #20]
 8009900:	f7ff ff26 	bl	8009750 <prvUnlockQueue>
	}
 8009904:	bf00      	nop
 8009906:	3718      	adds	r7, #24
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800990c:	b580      	push	{r7, lr}
 800990e:	b08e      	sub	sp, #56	@ 0x38
 8009910:	af04      	add	r7, sp, #16
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	607a      	str	r2, [r7, #4]
 8009918:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800991a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800991c:	2b00      	cmp	r3, #0
 800991e:	d10b      	bne.n	8009938 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	623b      	str	r3, [r7, #32]
}
 8009932:	bf00      	nop
 8009934:	bf00      	nop
 8009936:	e7fd      	b.n	8009934 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10b      	bne.n	8009956 <xTaskCreateStatic+0x4a>
	__asm volatile
 800993e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009942:	f383 8811 	msr	BASEPRI, r3
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	f3bf 8f4f 	dsb	sy
 800994e:	61fb      	str	r3, [r7, #28]
}
 8009950:	bf00      	nop
 8009952:	bf00      	nop
 8009954:	e7fd      	b.n	8009952 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009956:	23a8      	movs	r3, #168	@ 0xa8
 8009958:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	2ba8      	cmp	r3, #168	@ 0xa8
 800995e:	d00b      	beq.n	8009978 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009964:	f383 8811 	msr	BASEPRI, r3
 8009968:	f3bf 8f6f 	isb	sy
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	61bb      	str	r3, [r7, #24]
}
 8009972:	bf00      	nop
 8009974:	bf00      	nop
 8009976:	e7fd      	b.n	8009974 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009978:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800997a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800997c:	2b00      	cmp	r3, #0
 800997e:	d01e      	beq.n	80099be <xTaskCreateStatic+0xb2>
 8009980:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009982:	2b00      	cmp	r3, #0
 8009984:	d01b      	beq.n	80099be <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009988:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800998a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800998c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800998e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009992:	2202      	movs	r2, #2
 8009994:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009998:	2300      	movs	r3, #0
 800999a:	9303      	str	r3, [sp, #12]
 800999c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999e:	9302      	str	r3, [sp, #8]
 80099a0:	f107 0314 	add.w	r3, r7, #20
 80099a4:	9301      	str	r3, [sp, #4]
 80099a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099a8:	9300      	str	r3, [sp, #0]
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	68b9      	ldr	r1, [r7, #8]
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f000 f851 	bl	8009a58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80099b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80099b8:	f000 f8f6 	bl	8009ba8 <prvAddNewTaskToReadyList>
 80099bc:	e001      	b.n	80099c2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80099be:	2300      	movs	r3, #0
 80099c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80099c2:	697b      	ldr	r3, [r7, #20]
	}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3728      	adds	r7, #40	@ 0x28
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b08c      	sub	sp, #48	@ 0x30
 80099d0:	af04      	add	r7, sp, #16
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	60b9      	str	r1, [r7, #8]
 80099d6:	603b      	str	r3, [r7, #0]
 80099d8:	4613      	mov	r3, r2
 80099da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80099dc:	88fb      	ldrh	r3, [r7, #6]
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	4618      	mov	r0, r3
 80099e2:	f001 fcfb 	bl	800b3dc <pvPortMalloc>
 80099e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80099e8:	697b      	ldr	r3, [r7, #20]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00e      	beq.n	8009a0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80099ee:	20a8      	movs	r0, #168	@ 0xa8
 80099f0:	f001 fcf4 	bl	800b3dc <pvPortMalloc>
 80099f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80099f6:	69fb      	ldr	r3, [r7, #28]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d003      	beq.n	8009a04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	697a      	ldr	r2, [r7, #20]
 8009a00:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a02:	e005      	b.n	8009a10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a04:	6978      	ldr	r0, [r7, #20]
 8009a06:	f001 fdb7 	bl	800b578 <vPortFree>
 8009a0a:	e001      	b.n	8009a10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d017      	beq.n	8009a46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a1e:	88fa      	ldrh	r2, [r7, #6]
 8009a20:	2300      	movs	r3, #0
 8009a22:	9303      	str	r3, [sp, #12]
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	9302      	str	r3, [sp, #8]
 8009a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a2a:	9301      	str	r3, [sp, #4]
 8009a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2e:	9300      	str	r3, [sp, #0]
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	68b9      	ldr	r1, [r7, #8]
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	f000 f80f 	bl	8009a58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a3a:	69f8      	ldr	r0, [r7, #28]
 8009a3c:	f000 f8b4 	bl	8009ba8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009a40:	2301      	movs	r3, #1
 8009a42:	61bb      	str	r3, [r7, #24]
 8009a44:	e002      	b.n	8009a4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009a46:	f04f 33ff 	mov.w	r3, #4294967295
 8009a4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009a4c:	69bb      	ldr	r3, [r7, #24]
	}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3720      	adds	r7, #32
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
	...

08009a58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b088      	sub	sp, #32
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	607a      	str	r2, [r7, #4]
 8009a64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a68:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	009b      	lsls	r3, r3, #2
 8009a6e:	461a      	mov	r2, r3
 8009a70:	21a5      	movs	r1, #165	@ 0xa5
 8009a72:	f002 fbd7 	bl	800c224 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009a80:	3b01      	subs	r3, #1
 8009a82:	009b      	lsls	r3, r3, #2
 8009a84:	4413      	add	r3, r2
 8009a86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	f023 0307 	bic.w	r3, r3, #7
 8009a8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009a90:	69bb      	ldr	r3, [r7, #24]
 8009a92:	f003 0307 	and.w	r3, r3, #7
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00b      	beq.n	8009ab2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a9e:	f383 8811 	msr	BASEPRI, r3
 8009aa2:	f3bf 8f6f 	isb	sy
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	617b      	str	r3, [r7, #20]
}
 8009aac:	bf00      	nop
 8009aae:	bf00      	nop
 8009ab0:	e7fd      	b.n	8009aae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d01f      	beq.n	8009af8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ab8:	2300      	movs	r3, #0
 8009aba:	61fb      	str	r3, [r7, #28]
 8009abc:	e012      	b.n	8009ae4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009abe:	68ba      	ldr	r2, [r7, #8]
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	4413      	add	r3, r2
 8009ac4:	7819      	ldrb	r1, [r3, #0]
 8009ac6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ac8:	69fb      	ldr	r3, [r7, #28]
 8009aca:	4413      	add	r3, r2
 8009acc:	3334      	adds	r3, #52	@ 0x34
 8009ace:	460a      	mov	r2, r1
 8009ad0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009ad2:	68ba      	ldr	r2, [r7, #8]
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	4413      	add	r3, r2
 8009ad8:	781b      	ldrb	r3, [r3, #0]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d006      	beq.n	8009aec <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009ade:	69fb      	ldr	r3, [r7, #28]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	61fb      	str	r3, [r7, #28]
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	2b0f      	cmp	r3, #15
 8009ae8:	d9e9      	bls.n	8009abe <prvInitialiseNewTask+0x66>
 8009aea:	e000      	b.n	8009aee <prvInitialiseNewTask+0x96>
			{
				break;
 8009aec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009af6:	e003      	b.n	8009b00 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009afa:	2200      	movs	r2, #0
 8009afc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b02:	2b37      	cmp	r3, #55	@ 0x37
 8009b04:	d901      	bls.n	8009b0a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b06:	2337      	movs	r3, #55	@ 0x37
 8009b08:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b14:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b18:	2200      	movs	r2, #0
 8009b1a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1e:	3304      	adds	r3, #4
 8009b20:	4618      	mov	r0, r3
 8009b22:	f7ff f929 	bl	8008d78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	3318      	adds	r3, #24
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7ff f924 	bl	8008d78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009b3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b44:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b48:	2200      	movs	r2, #0
 8009b4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b50:	2200      	movs	r2, #0
 8009b52:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b58:	3354      	adds	r3, #84	@ 0x54
 8009b5a:	224c      	movs	r2, #76	@ 0x4c
 8009b5c:	2100      	movs	r1, #0
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f002 fb60 	bl	800c224 <memset>
 8009b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b66:	4a0d      	ldr	r2, [pc, #52]	@ (8009b9c <prvInitialiseNewTask+0x144>)
 8009b68:	659a      	str	r2, [r3, #88]	@ 0x58
 8009b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6c:	4a0c      	ldr	r2, [pc, #48]	@ (8009ba0 <prvInitialiseNewTask+0x148>)
 8009b6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b72:	4a0c      	ldr	r2, [pc, #48]	@ (8009ba4 <prvInitialiseNewTask+0x14c>)
 8009b74:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	68f9      	ldr	r1, [r7, #12]
 8009b7a:	69b8      	ldr	r0, [r7, #24]
 8009b7c:	f001 f9da 	bl	800af34 <pxPortInitialiseStack>
 8009b80:	4602      	mov	r2, r0
 8009b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d002      	beq.n	8009b92 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009b8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009b92:	bf00      	nop
 8009b94:	3720      	adds	r7, #32
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}
 8009b9a:	bf00      	nop
 8009b9c:	20006fe8 	.word	0x20006fe8
 8009ba0:	20007050 	.word	0x20007050
 8009ba4:	200070b8 	.word	0x200070b8

08009ba8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b082      	sub	sp, #8
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009bb0:	f001 faf2 	bl	800b198 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8009c6c <prvAddNewTaskToReadyList+0xc4>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	3301      	adds	r3, #1
 8009bba:	4a2c      	ldr	r2, [pc, #176]	@ (8009c6c <prvAddNewTaskToReadyList+0xc4>)
 8009bbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8009c70 <prvAddNewTaskToReadyList+0xc8>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d109      	bne.n	8009bda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009bc6:	4a2a      	ldr	r2, [pc, #168]	@ (8009c70 <prvAddNewTaskToReadyList+0xc8>)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009bcc:	4b27      	ldr	r3, [pc, #156]	@ (8009c6c <prvAddNewTaskToReadyList+0xc4>)
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d110      	bne.n	8009bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009bd4:	f000 fcae 	bl	800a534 <prvInitialiseTaskLists>
 8009bd8:	e00d      	b.n	8009bf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009bda:	4b26      	ldr	r3, [pc, #152]	@ (8009c74 <prvAddNewTaskToReadyList+0xcc>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d109      	bne.n	8009bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009be2:	4b23      	ldr	r3, [pc, #140]	@ (8009c70 <prvAddNewTaskToReadyList+0xc8>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d802      	bhi.n	8009bf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009bf0:	4a1f      	ldr	r2, [pc, #124]	@ (8009c70 <prvAddNewTaskToReadyList+0xc8>)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009bf6:	4b20      	ldr	r3, [pc, #128]	@ (8009c78 <prvAddNewTaskToReadyList+0xd0>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	3301      	adds	r3, #1
 8009bfc:	4a1e      	ldr	r2, [pc, #120]	@ (8009c78 <prvAddNewTaskToReadyList+0xd0>)
 8009bfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c00:	4b1d      	ldr	r3, [pc, #116]	@ (8009c78 <prvAddNewTaskToReadyList+0xd0>)
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8009c7c <prvAddNewTaskToReadyList+0xd4>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d903      	bls.n	8009c1c <prvAddNewTaskToReadyList+0x74>
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c18:	4a18      	ldr	r2, [pc, #96]	@ (8009c7c <prvAddNewTaskToReadyList+0xd4>)
 8009c1a:	6013      	str	r3, [r2, #0]
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c20:	4613      	mov	r3, r2
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	4413      	add	r3, r2
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	4a15      	ldr	r2, [pc, #84]	@ (8009c80 <prvAddNewTaskToReadyList+0xd8>)
 8009c2a:	441a      	add	r2, r3
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	3304      	adds	r3, #4
 8009c30:	4619      	mov	r1, r3
 8009c32:	4610      	mov	r0, r2
 8009c34:	f7ff f8ad 	bl	8008d92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009c38:	f001 fae0 	bl	800b1fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8009c74 <prvAddNewTaskToReadyList+0xcc>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d00e      	beq.n	8009c62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009c44:	4b0a      	ldr	r3, [pc, #40]	@ (8009c70 <prvAddNewTaskToReadyList+0xc8>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c4e:	429a      	cmp	r2, r3
 8009c50:	d207      	bcs.n	8009c62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009c52:	4b0c      	ldr	r3, [pc, #48]	@ (8009c84 <prvAddNewTaskToReadyList+0xdc>)
 8009c54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c58:	601a      	str	r2, [r3, #0]
 8009c5a:	f3bf 8f4f 	dsb	sy
 8009c5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c62:	bf00      	nop
 8009c64:	3708      	adds	r7, #8
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20001688 	.word	0x20001688
 8009c70:	200011b4 	.word	0x200011b4
 8009c74:	20001694 	.word	0x20001694
 8009c78:	200016a4 	.word	0x200016a4
 8009c7c:	20001690 	.word	0x20001690
 8009c80:	200011b8 	.word	0x200011b8
 8009c84:	e000ed04 	.word	0xe000ed04

08009c88 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b08a      	sub	sp, #40	@ 0x28
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009c92:	2300      	movs	r3, #0
 8009c94:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d10b      	bne.n	8009cb4 <vTaskDelayUntil+0x2c>
	__asm volatile
 8009c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca0:	f383 8811 	msr	BASEPRI, r3
 8009ca4:	f3bf 8f6f 	isb	sy
 8009ca8:	f3bf 8f4f 	dsb	sy
 8009cac:	617b      	str	r3, [r7, #20]
}
 8009cae:	bf00      	nop
 8009cb0:	bf00      	nop
 8009cb2:	e7fd      	b.n	8009cb0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d10b      	bne.n	8009cd2 <vTaskDelayUntil+0x4a>
	__asm volatile
 8009cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cbe:	f383 8811 	msr	BASEPRI, r3
 8009cc2:	f3bf 8f6f 	isb	sy
 8009cc6:	f3bf 8f4f 	dsb	sy
 8009cca:	613b      	str	r3, [r7, #16]
}
 8009ccc:	bf00      	nop
 8009cce:	bf00      	nop
 8009cd0:	e7fd      	b.n	8009cce <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8009cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8009d7c <vTaskDelayUntil+0xf4>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00b      	beq.n	8009cf2 <vTaskDelayUntil+0x6a>
	__asm volatile
 8009cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cde:	f383 8811 	msr	BASEPRI, r3
 8009ce2:	f3bf 8f6f 	isb	sy
 8009ce6:	f3bf 8f4f 	dsb	sy
 8009cea:	60fb      	str	r3, [r7, #12]
}
 8009cec:	bf00      	nop
 8009cee:	bf00      	nop
 8009cf0:	e7fd      	b.n	8009cee <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8009cf2:	f000 f8ef 	bl	8009ed4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8009cf6:	4b22      	ldr	r3, [pc, #136]	@ (8009d80 <vTaskDelayUntil+0xf8>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	683a      	ldr	r2, [r7, #0]
 8009d02:	4413      	add	r3, r2
 8009d04:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	6a3a      	ldr	r2, [r7, #32]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d20b      	bcs.n	8009d28 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	69fa      	ldr	r2, [r7, #28]
 8009d16:	429a      	cmp	r2, r3
 8009d18:	d211      	bcs.n	8009d3e <vTaskDelayUntil+0xb6>
 8009d1a:	69fa      	ldr	r2, [r7, #28]
 8009d1c:	6a3b      	ldr	r3, [r7, #32]
 8009d1e:	429a      	cmp	r2, r3
 8009d20:	d90d      	bls.n	8009d3e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8009d22:	2301      	movs	r3, #1
 8009d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8009d26:	e00a      	b.n	8009d3e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	69fa      	ldr	r2, [r7, #28]
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d303      	bcc.n	8009d3a <vTaskDelayUntil+0xb2>
 8009d32:	69fa      	ldr	r2, [r7, #28]
 8009d34:	6a3b      	ldr	r3, [r7, #32]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d901      	bls.n	8009d3e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	69fa      	ldr	r2, [r7, #28]
 8009d42:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8009d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d006      	beq.n	8009d58 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8009d4a:	69fa      	ldr	r2, [r7, #28]
 8009d4c:	6a3b      	ldr	r3, [r7, #32]
 8009d4e:	1ad3      	subs	r3, r2, r3
 8009d50:	2100      	movs	r1, #0
 8009d52:	4618      	mov	r0, r3
 8009d54:	f000 fd40 	bl	800a7d8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8009d58:	f000 f8ca 	bl	8009ef0 <xTaskResumeAll>
 8009d5c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009d5e:	69bb      	ldr	r3, [r7, #24]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d107      	bne.n	8009d74 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8009d64:	4b07      	ldr	r3, [pc, #28]	@ (8009d84 <vTaskDelayUntil+0xfc>)
 8009d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d6a:	601a      	str	r2, [r3, #0]
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009d74:	bf00      	nop
 8009d76:	3728      	adds	r7, #40	@ 0x28
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	200016b0 	.word	0x200016b0
 8009d80:	2000168c 	.word	0x2000168c
 8009d84:	e000ed04 	.word	0xe000ed04

08009d88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009d88:	b580      	push	{r7, lr}
 8009d8a:	b084      	sub	sp, #16
 8009d8c:	af00      	add	r7, sp, #0
 8009d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009d90:	2300      	movs	r3, #0
 8009d92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d018      	beq.n	8009dcc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009d9a:	4b14      	ldr	r3, [pc, #80]	@ (8009dec <vTaskDelay+0x64>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d00b      	beq.n	8009dba <vTaskDelay+0x32>
	__asm volatile
 8009da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	60bb      	str	r3, [r7, #8]
}
 8009db4:	bf00      	nop
 8009db6:	bf00      	nop
 8009db8:	e7fd      	b.n	8009db6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009dba:	f000 f88b 	bl	8009ed4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 fd09 	bl	800a7d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009dc6:	f000 f893 	bl	8009ef0 <xTaskResumeAll>
 8009dca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d107      	bne.n	8009de2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009dd2:	4b07      	ldr	r3, [pc, #28]	@ (8009df0 <vTaskDelay+0x68>)
 8009dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009dd8:	601a      	str	r2, [r3, #0]
 8009dda:	f3bf 8f4f 	dsb	sy
 8009dde:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009de2:	bf00      	nop
 8009de4:	3710      	adds	r7, #16
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}
 8009dea:	bf00      	nop
 8009dec:	200016b0 	.word	0x200016b0
 8009df0:	e000ed04 	.word	0xe000ed04

08009df4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b08a      	sub	sp, #40	@ 0x28
 8009df8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009e02:	463a      	mov	r2, r7
 8009e04:	1d39      	adds	r1, r7, #4
 8009e06:	f107 0308 	add.w	r3, r7, #8
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7fe ff60 	bl	8008cd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	68ba      	ldr	r2, [r7, #8]
 8009e16:	9202      	str	r2, [sp, #8]
 8009e18:	9301      	str	r3, [sp, #4]
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	9300      	str	r3, [sp, #0]
 8009e1e:	2300      	movs	r3, #0
 8009e20:	460a      	mov	r2, r1
 8009e22:	4924      	ldr	r1, [pc, #144]	@ (8009eb4 <vTaskStartScheduler+0xc0>)
 8009e24:	4824      	ldr	r0, [pc, #144]	@ (8009eb8 <vTaskStartScheduler+0xc4>)
 8009e26:	f7ff fd71 	bl	800990c <xTaskCreateStatic>
 8009e2a:	4603      	mov	r3, r0
 8009e2c:	4a23      	ldr	r2, [pc, #140]	@ (8009ebc <vTaskStartScheduler+0xc8>)
 8009e2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009e30:	4b22      	ldr	r3, [pc, #136]	@ (8009ebc <vTaskStartScheduler+0xc8>)
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d002      	beq.n	8009e3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	617b      	str	r3, [r7, #20]
 8009e3c:	e001      	b.n	8009e42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	2b01      	cmp	r3, #1
 8009e46:	d102      	bne.n	8009e4e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009e48:	f000 fd1a 	bl	800a880 <xTimerCreateTimerTask>
 8009e4c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009e4e:	697b      	ldr	r3, [r7, #20]
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d11b      	bne.n	8009e8c <vTaskStartScheduler+0x98>
	__asm volatile
 8009e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e58:	f383 8811 	msr	BASEPRI, r3
 8009e5c:	f3bf 8f6f 	isb	sy
 8009e60:	f3bf 8f4f 	dsb	sy
 8009e64:	613b      	str	r3, [r7, #16]
}
 8009e66:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009e68:	4b15      	ldr	r3, [pc, #84]	@ (8009ec0 <vTaskStartScheduler+0xcc>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	3354      	adds	r3, #84	@ 0x54
 8009e6e:	4a15      	ldr	r2, [pc, #84]	@ (8009ec4 <vTaskStartScheduler+0xd0>)
 8009e70:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009e72:	4b15      	ldr	r3, [pc, #84]	@ (8009ec8 <vTaskStartScheduler+0xd4>)
 8009e74:	f04f 32ff 	mov.w	r2, #4294967295
 8009e78:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009e7a:	4b14      	ldr	r3, [pc, #80]	@ (8009ecc <vTaskStartScheduler+0xd8>)
 8009e7c:	2201      	movs	r2, #1
 8009e7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009e80:	4b13      	ldr	r3, [pc, #76]	@ (8009ed0 <vTaskStartScheduler+0xdc>)
 8009e82:	2200      	movs	r2, #0
 8009e84:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009e86:	f001 f8e3 	bl	800b050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009e8a:	e00f      	b.n	8009eac <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e92:	d10b      	bne.n	8009eac <vTaskStartScheduler+0xb8>
	__asm volatile
 8009e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e98:	f383 8811 	msr	BASEPRI, r3
 8009e9c:	f3bf 8f6f 	isb	sy
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	60fb      	str	r3, [r7, #12]
}
 8009ea6:	bf00      	nop
 8009ea8:	bf00      	nop
 8009eaa:	e7fd      	b.n	8009ea8 <vTaskStartScheduler+0xb4>
}
 8009eac:	bf00      	nop
 8009eae:	3718      	adds	r7, #24
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}
 8009eb4:	0800c440 	.word	0x0800c440
 8009eb8:	0800a505 	.word	0x0800a505
 8009ebc:	200016ac 	.word	0x200016ac
 8009ec0:	200011b4 	.word	0x200011b4
 8009ec4:	20000100 	.word	0x20000100
 8009ec8:	200016a8 	.word	0x200016a8
 8009ecc:	20001694 	.word	0x20001694
 8009ed0:	2000168c 	.word	0x2000168c

08009ed4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009ed8:	4b04      	ldr	r3, [pc, #16]	@ (8009eec <vTaskSuspendAll+0x18>)
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	3301      	adds	r3, #1
 8009ede:	4a03      	ldr	r2, [pc, #12]	@ (8009eec <vTaskSuspendAll+0x18>)
 8009ee0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009ee2:	bf00      	nop
 8009ee4:	46bd      	mov	sp, r7
 8009ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eea:	4770      	bx	lr
 8009eec:	200016b0 	.word	0x200016b0

08009ef0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009ef6:	2300      	movs	r3, #0
 8009ef8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009efa:	2300      	movs	r3, #0
 8009efc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009efe:	4b42      	ldr	r3, [pc, #264]	@ (800a008 <xTaskResumeAll+0x118>)
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d10b      	bne.n	8009f1e <xTaskResumeAll+0x2e>
	__asm volatile
 8009f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	603b      	str	r3, [r7, #0]
}
 8009f18:	bf00      	nop
 8009f1a:	bf00      	nop
 8009f1c:	e7fd      	b.n	8009f1a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009f1e:	f001 f93b 	bl	800b198 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009f22:	4b39      	ldr	r3, [pc, #228]	@ (800a008 <xTaskResumeAll+0x118>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	3b01      	subs	r3, #1
 8009f28:	4a37      	ldr	r2, [pc, #220]	@ (800a008 <xTaskResumeAll+0x118>)
 8009f2a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f2c:	4b36      	ldr	r3, [pc, #216]	@ (800a008 <xTaskResumeAll+0x118>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d162      	bne.n	8009ffa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009f34:	4b35      	ldr	r3, [pc, #212]	@ (800a00c <xTaskResumeAll+0x11c>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d05e      	beq.n	8009ffa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f3c:	e02f      	b.n	8009f9e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f3e:	4b34      	ldr	r3, [pc, #208]	@ (800a010 <xTaskResumeAll+0x120>)
 8009f40:	68db      	ldr	r3, [r3, #12]
 8009f42:	68db      	ldr	r3, [r3, #12]
 8009f44:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	3318      	adds	r3, #24
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7fe ff7e 	bl	8008e4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	3304      	adds	r3, #4
 8009f54:	4618      	mov	r0, r3
 8009f56:	f7fe ff79 	bl	8008e4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f5e:	4b2d      	ldr	r3, [pc, #180]	@ (800a014 <xTaskResumeAll+0x124>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d903      	bls.n	8009f6e <xTaskResumeAll+0x7e>
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6a:	4a2a      	ldr	r2, [pc, #168]	@ (800a014 <xTaskResumeAll+0x124>)
 8009f6c:	6013      	str	r3, [r2, #0]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f72:	4613      	mov	r3, r2
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	4413      	add	r3, r2
 8009f78:	009b      	lsls	r3, r3, #2
 8009f7a:	4a27      	ldr	r2, [pc, #156]	@ (800a018 <xTaskResumeAll+0x128>)
 8009f7c:	441a      	add	r2, r3
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	3304      	adds	r3, #4
 8009f82:	4619      	mov	r1, r3
 8009f84:	4610      	mov	r0, r2
 8009f86:	f7fe ff04 	bl	8008d92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f8e:	4b23      	ldr	r3, [pc, #140]	@ (800a01c <xTaskResumeAll+0x12c>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d302      	bcc.n	8009f9e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009f98:	4b21      	ldr	r3, [pc, #132]	@ (800a020 <xTaskResumeAll+0x130>)
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f9e:	4b1c      	ldr	r3, [pc, #112]	@ (800a010 <xTaskResumeAll+0x120>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d1cb      	bne.n	8009f3e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d001      	beq.n	8009fb0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009fac:	f000 fb66 	bl	800a67c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009fb0:	4b1c      	ldr	r3, [pc, #112]	@ (800a024 <xTaskResumeAll+0x134>)
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d010      	beq.n	8009fde <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009fbc:	f000 f846 	bl	800a04c <xTaskIncrementTick>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d002      	beq.n	8009fcc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009fc6:	4b16      	ldr	r3, [pc, #88]	@ (800a020 <xTaskResumeAll+0x130>)
 8009fc8:	2201      	movs	r2, #1
 8009fca:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1f1      	bne.n	8009fbc <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009fd8:	4b12      	ldr	r3, [pc, #72]	@ (800a024 <xTaskResumeAll+0x134>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009fde:	4b10      	ldr	r3, [pc, #64]	@ (800a020 <xTaskResumeAll+0x130>)
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d009      	beq.n	8009ffa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009fea:	4b0f      	ldr	r3, [pc, #60]	@ (800a028 <xTaskResumeAll+0x138>)
 8009fec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	f3bf 8f4f 	dsb	sy
 8009ff6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ffa:	f001 f8ff 	bl	800b1fc <vPortExitCritical>

	return xAlreadyYielded;
 8009ffe:	68bb      	ldr	r3, [r7, #8]
}
 800a000:	4618      	mov	r0, r3
 800a002:	3710      	adds	r7, #16
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}
 800a008:	200016b0 	.word	0x200016b0
 800a00c:	20001688 	.word	0x20001688
 800a010:	20001648 	.word	0x20001648
 800a014:	20001690 	.word	0x20001690
 800a018:	200011b8 	.word	0x200011b8
 800a01c:	200011b4 	.word	0x200011b4
 800a020:	2000169c 	.word	0x2000169c
 800a024:	20001698 	.word	0x20001698
 800a028:	e000ed04 	.word	0xe000ed04

0800a02c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a02c:	b480      	push	{r7}
 800a02e:	b083      	sub	sp, #12
 800a030:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a032:	4b05      	ldr	r3, [pc, #20]	@ (800a048 <xTaskGetTickCount+0x1c>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a038:	687b      	ldr	r3, [r7, #4]
}
 800a03a:	4618      	mov	r0, r3
 800a03c:	370c      	adds	r7, #12
 800a03e:	46bd      	mov	sp, r7
 800a040:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a044:	4770      	bx	lr
 800a046:	bf00      	nop
 800a048:	2000168c 	.word	0x2000168c

0800a04c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a04c:	b580      	push	{r7, lr}
 800a04e:	b086      	sub	sp, #24
 800a050:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a052:	2300      	movs	r3, #0
 800a054:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a056:	4b4f      	ldr	r3, [pc, #316]	@ (800a194 <xTaskIncrementTick+0x148>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	f040 8090 	bne.w	800a180 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a060:	4b4d      	ldr	r3, [pc, #308]	@ (800a198 <xTaskIncrementTick+0x14c>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	3301      	adds	r3, #1
 800a066:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a068:	4a4b      	ldr	r2, [pc, #300]	@ (800a198 <xTaskIncrementTick+0x14c>)
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d121      	bne.n	800a0b8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a074:	4b49      	ldr	r3, [pc, #292]	@ (800a19c <xTaskIncrementTick+0x150>)
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d00b      	beq.n	800a096 <xTaskIncrementTick+0x4a>
	__asm volatile
 800a07e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a082:	f383 8811 	msr	BASEPRI, r3
 800a086:	f3bf 8f6f 	isb	sy
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	603b      	str	r3, [r7, #0]
}
 800a090:	bf00      	nop
 800a092:	bf00      	nop
 800a094:	e7fd      	b.n	800a092 <xTaskIncrementTick+0x46>
 800a096:	4b41      	ldr	r3, [pc, #260]	@ (800a19c <xTaskIncrementTick+0x150>)
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	60fb      	str	r3, [r7, #12]
 800a09c:	4b40      	ldr	r3, [pc, #256]	@ (800a1a0 <xTaskIncrementTick+0x154>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a3e      	ldr	r2, [pc, #248]	@ (800a19c <xTaskIncrementTick+0x150>)
 800a0a2:	6013      	str	r3, [r2, #0]
 800a0a4:	4a3e      	ldr	r2, [pc, #248]	@ (800a1a0 <xTaskIncrementTick+0x154>)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	6013      	str	r3, [r2, #0]
 800a0aa:	4b3e      	ldr	r3, [pc, #248]	@ (800a1a4 <xTaskIncrementTick+0x158>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	3301      	adds	r3, #1
 800a0b0:	4a3c      	ldr	r2, [pc, #240]	@ (800a1a4 <xTaskIncrementTick+0x158>)
 800a0b2:	6013      	str	r3, [r2, #0]
 800a0b4:	f000 fae2 	bl	800a67c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a0b8:	4b3b      	ldr	r3, [pc, #236]	@ (800a1a8 <xTaskIncrementTick+0x15c>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	693a      	ldr	r2, [r7, #16]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d349      	bcc.n	800a156 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0c2:	4b36      	ldr	r3, [pc, #216]	@ (800a19c <xTaskIncrementTick+0x150>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d104      	bne.n	800a0d6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0cc:	4b36      	ldr	r3, [pc, #216]	@ (800a1a8 <xTaskIncrementTick+0x15c>)
 800a0ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a0d2:	601a      	str	r2, [r3, #0]
					break;
 800a0d4:	e03f      	b.n	800a156 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0d6:	4b31      	ldr	r3, [pc, #196]	@ (800a19c <xTaskIncrementTick+0x150>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a0e6:	693a      	ldr	r2, [r7, #16]
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d203      	bcs.n	800a0f6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a0ee:	4a2e      	ldr	r2, [pc, #184]	@ (800a1a8 <xTaskIncrementTick+0x15c>)
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a0f4:	e02f      	b.n	800a156 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0f6:	68bb      	ldr	r3, [r7, #8]
 800a0f8:	3304      	adds	r3, #4
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f7fe fea6 	bl	8008e4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a104:	2b00      	cmp	r3, #0
 800a106:	d004      	beq.n	800a112 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	3318      	adds	r3, #24
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7fe fe9d 	bl	8008e4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a116:	4b25      	ldr	r3, [pc, #148]	@ (800a1ac <xTaskIncrementTick+0x160>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	429a      	cmp	r2, r3
 800a11c:	d903      	bls.n	800a126 <xTaskIncrementTick+0xda>
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a122:	4a22      	ldr	r2, [pc, #136]	@ (800a1ac <xTaskIncrementTick+0x160>)
 800a124:	6013      	str	r3, [r2, #0]
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a12a:	4613      	mov	r3, r2
 800a12c:	009b      	lsls	r3, r3, #2
 800a12e:	4413      	add	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	4a1f      	ldr	r2, [pc, #124]	@ (800a1b0 <xTaskIncrementTick+0x164>)
 800a134:	441a      	add	r2, r3
 800a136:	68bb      	ldr	r3, [r7, #8]
 800a138:	3304      	adds	r3, #4
 800a13a:	4619      	mov	r1, r3
 800a13c:	4610      	mov	r0, r2
 800a13e:	f7fe fe28 	bl	8008d92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a146:	4b1b      	ldr	r3, [pc, #108]	@ (800a1b4 <xTaskIncrementTick+0x168>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d3b8      	bcc.n	800a0c2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a150:	2301      	movs	r3, #1
 800a152:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a154:	e7b5      	b.n	800a0c2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a156:	4b17      	ldr	r3, [pc, #92]	@ (800a1b4 <xTaskIncrementTick+0x168>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a15c:	4914      	ldr	r1, [pc, #80]	@ (800a1b0 <xTaskIncrementTick+0x164>)
 800a15e:	4613      	mov	r3, r2
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	4413      	add	r3, r2
 800a164:	009b      	lsls	r3, r3, #2
 800a166:	440b      	add	r3, r1
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	2b01      	cmp	r3, #1
 800a16c:	d901      	bls.n	800a172 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a16e:	2301      	movs	r3, #1
 800a170:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a172:	4b11      	ldr	r3, [pc, #68]	@ (800a1b8 <xTaskIncrementTick+0x16c>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d007      	beq.n	800a18a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a17a:	2301      	movs	r3, #1
 800a17c:	617b      	str	r3, [r7, #20]
 800a17e:	e004      	b.n	800a18a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a180:	4b0e      	ldr	r3, [pc, #56]	@ (800a1bc <xTaskIncrementTick+0x170>)
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	3301      	adds	r3, #1
 800a186:	4a0d      	ldr	r2, [pc, #52]	@ (800a1bc <xTaskIncrementTick+0x170>)
 800a188:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a18a:	697b      	ldr	r3, [r7, #20]
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	200016b0 	.word	0x200016b0
 800a198:	2000168c 	.word	0x2000168c
 800a19c:	20001640 	.word	0x20001640
 800a1a0:	20001644 	.word	0x20001644
 800a1a4:	200016a0 	.word	0x200016a0
 800a1a8:	200016a8 	.word	0x200016a8
 800a1ac:	20001690 	.word	0x20001690
 800a1b0:	200011b8 	.word	0x200011b8
 800a1b4:	200011b4 	.word	0x200011b4
 800a1b8:	2000169c 	.word	0x2000169c
 800a1bc:	20001698 	.word	0x20001698

0800a1c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b085      	sub	sp, #20
 800a1c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a1c6:	4b2b      	ldr	r3, [pc, #172]	@ (800a274 <vTaskSwitchContext+0xb4>)
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d003      	beq.n	800a1d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a1ce:	4b2a      	ldr	r3, [pc, #168]	@ (800a278 <vTaskSwitchContext+0xb8>)
 800a1d0:	2201      	movs	r2, #1
 800a1d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a1d4:	e047      	b.n	800a266 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a1d6:	4b28      	ldr	r3, [pc, #160]	@ (800a278 <vTaskSwitchContext+0xb8>)
 800a1d8:	2200      	movs	r2, #0
 800a1da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a1dc:	4b27      	ldr	r3, [pc, #156]	@ (800a27c <vTaskSwitchContext+0xbc>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	60fb      	str	r3, [r7, #12]
 800a1e2:	e011      	b.n	800a208 <vTaskSwitchContext+0x48>
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d10b      	bne.n	800a202 <vTaskSwitchContext+0x42>
	__asm volatile
 800a1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1ee:	f383 8811 	msr	BASEPRI, r3
 800a1f2:	f3bf 8f6f 	isb	sy
 800a1f6:	f3bf 8f4f 	dsb	sy
 800a1fa:	607b      	str	r3, [r7, #4]
}
 800a1fc:	bf00      	nop
 800a1fe:	bf00      	nop
 800a200:	e7fd      	b.n	800a1fe <vTaskSwitchContext+0x3e>
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	3b01      	subs	r3, #1
 800a206:	60fb      	str	r3, [r7, #12]
 800a208:	491d      	ldr	r1, [pc, #116]	@ (800a280 <vTaskSwitchContext+0xc0>)
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	4613      	mov	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	4413      	add	r3, r2
 800a212:	009b      	lsls	r3, r3, #2
 800a214:	440b      	add	r3, r1
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d0e3      	beq.n	800a1e4 <vTaskSwitchContext+0x24>
 800a21c:	68fa      	ldr	r2, [r7, #12]
 800a21e:	4613      	mov	r3, r2
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	4413      	add	r3, r2
 800a224:	009b      	lsls	r3, r3, #2
 800a226:	4a16      	ldr	r2, [pc, #88]	@ (800a280 <vTaskSwitchContext+0xc0>)
 800a228:	4413      	add	r3, r2
 800a22a:	60bb      	str	r3, [r7, #8]
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	685a      	ldr	r2, [r3, #4]
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	605a      	str	r2, [r3, #4]
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	685a      	ldr	r2, [r3, #4]
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	3308      	adds	r3, #8
 800a23e:	429a      	cmp	r2, r3
 800a240:	d104      	bne.n	800a24c <vTaskSwitchContext+0x8c>
 800a242:	68bb      	ldr	r3, [r7, #8]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	685a      	ldr	r2, [r3, #4]
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	605a      	str	r2, [r3, #4]
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	68db      	ldr	r3, [r3, #12]
 800a252:	4a0c      	ldr	r2, [pc, #48]	@ (800a284 <vTaskSwitchContext+0xc4>)
 800a254:	6013      	str	r3, [r2, #0]
 800a256:	4a09      	ldr	r2, [pc, #36]	@ (800a27c <vTaskSwitchContext+0xbc>)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a25c:	4b09      	ldr	r3, [pc, #36]	@ (800a284 <vTaskSwitchContext+0xc4>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	3354      	adds	r3, #84	@ 0x54
 800a262:	4a09      	ldr	r2, [pc, #36]	@ (800a288 <vTaskSwitchContext+0xc8>)
 800a264:	6013      	str	r3, [r2, #0]
}
 800a266:	bf00      	nop
 800a268:	3714      	adds	r7, #20
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr
 800a272:	bf00      	nop
 800a274:	200016b0 	.word	0x200016b0
 800a278:	2000169c 	.word	0x2000169c
 800a27c:	20001690 	.word	0x20001690
 800a280:	200011b8 	.word	0x200011b8
 800a284:	200011b4 	.word	0x200011b4
 800a288:	20000100 	.word	0x20000100

0800a28c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d10b      	bne.n	800a2b4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a29c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a0:	f383 8811 	msr	BASEPRI, r3
 800a2a4:	f3bf 8f6f 	isb	sy
 800a2a8:	f3bf 8f4f 	dsb	sy
 800a2ac:	60fb      	str	r3, [r7, #12]
}
 800a2ae:	bf00      	nop
 800a2b0:	bf00      	nop
 800a2b2:	e7fd      	b.n	800a2b0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a2b4:	4b07      	ldr	r3, [pc, #28]	@ (800a2d4 <vTaskPlaceOnEventList+0x48>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3318      	adds	r3, #24
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f7fe fd8c 	bl	8008dda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2c2:	2101      	movs	r1, #1
 800a2c4:	6838      	ldr	r0, [r7, #0]
 800a2c6:	f000 fa87 	bl	800a7d8 <prvAddCurrentTaskToDelayedList>
}
 800a2ca:	bf00      	nop
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	200011b4 	.word	0x200011b4

0800a2d8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b086      	sub	sp, #24
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	60f8      	str	r0, [r7, #12]
 800a2e0:	60b9      	str	r1, [r7, #8]
 800a2e2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d10b      	bne.n	800a302 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a2ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ee:	f383 8811 	msr	BASEPRI, r3
 800a2f2:	f3bf 8f6f 	isb	sy
 800a2f6:	f3bf 8f4f 	dsb	sy
 800a2fa:	617b      	str	r3, [r7, #20]
}
 800a2fc:	bf00      	nop
 800a2fe:	bf00      	nop
 800a300:	e7fd      	b.n	800a2fe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a302:	4b0a      	ldr	r3, [pc, #40]	@ (800a32c <vTaskPlaceOnEventListRestricted+0x54>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	3318      	adds	r3, #24
 800a308:	4619      	mov	r1, r3
 800a30a:	68f8      	ldr	r0, [r7, #12]
 800a30c:	f7fe fd41 	bl	8008d92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d002      	beq.n	800a31c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a316:	f04f 33ff 	mov.w	r3, #4294967295
 800a31a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a31c:	6879      	ldr	r1, [r7, #4]
 800a31e:	68b8      	ldr	r0, [r7, #8]
 800a320:	f000 fa5a 	bl	800a7d8 <prvAddCurrentTaskToDelayedList>
	}
 800a324:	bf00      	nop
 800a326:	3718      	adds	r7, #24
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	200011b4 	.word	0x200011b4

0800a330 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b086      	sub	sp, #24
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	68db      	ldr	r3, [r3, #12]
 800a33c:	68db      	ldr	r3, [r3, #12]
 800a33e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a340:	693b      	ldr	r3, [r7, #16]
 800a342:	2b00      	cmp	r3, #0
 800a344:	d10b      	bne.n	800a35e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a34a:	f383 8811 	msr	BASEPRI, r3
 800a34e:	f3bf 8f6f 	isb	sy
 800a352:	f3bf 8f4f 	dsb	sy
 800a356:	60fb      	str	r3, [r7, #12]
}
 800a358:	bf00      	nop
 800a35a:	bf00      	nop
 800a35c:	e7fd      	b.n	800a35a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a35e:	693b      	ldr	r3, [r7, #16]
 800a360:	3318      	adds	r3, #24
 800a362:	4618      	mov	r0, r3
 800a364:	f7fe fd72 	bl	8008e4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a368:	4b1d      	ldr	r3, [pc, #116]	@ (800a3e0 <xTaskRemoveFromEventList+0xb0>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d11d      	bne.n	800a3ac <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	3304      	adds	r3, #4
 800a374:	4618      	mov	r0, r3
 800a376:	f7fe fd69 	bl	8008e4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a37a:	693b      	ldr	r3, [r7, #16]
 800a37c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a37e:	4b19      	ldr	r3, [pc, #100]	@ (800a3e4 <xTaskRemoveFromEventList+0xb4>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	429a      	cmp	r2, r3
 800a384:	d903      	bls.n	800a38e <xTaskRemoveFromEventList+0x5e>
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a38a:	4a16      	ldr	r2, [pc, #88]	@ (800a3e4 <xTaskRemoveFromEventList+0xb4>)
 800a38c:	6013      	str	r3, [r2, #0]
 800a38e:	693b      	ldr	r3, [r7, #16]
 800a390:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a392:	4613      	mov	r3, r2
 800a394:	009b      	lsls	r3, r3, #2
 800a396:	4413      	add	r3, r2
 800a398:	009b      	lsls	r3, r3, #2
 800a39a:	4a13      	ldr	r2, [pc, #76]	@ (800a3e8 <xTaskRemoveFromEventList+0xb8>)
 800a39c:	441a      	add	r2, r3
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	3304      	adds	r3, #4
 800a3a2:	4619      	mov	r1, r3
 800a3a4:	4610      	mov	r0, r2
 800a3a6:	f7fe fcf4 	bl	8008d92 <vListInsertEnd>
 800a3aa:	e005      	b.n	800a3b8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a3ac:	693b      	ldr	r3, [r7, #16]
 800a3ae:	3318      	adds	r3, #24
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	480e      	ldr	r0, [pc, #56]	@ (800a3ec <xTaskRemoveFromEventList+0xbc>)
 800a3b4:	f7fe fced 	bl	8008d92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a3b8:	693b      	ldr	r3, [r7, #16]
 800a3ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3bc:	4b0c      	ldr	r3, [pc, #48]	@ (800a3f0 <xTaskRemoveFromEventList+0xc0>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3c2:	429a      	cmp	r2, r3
 800a3c4:	d905      	bls.n	800a3d2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a3ca:	4b0a      	ldr	r3, [pc, #40]	@ (800a3f4 <xTaskRemoveFromEventList+0xc4>)
 800a3cc:	2201      	movs	r2, #1
 800a3ce:	601a      	str	r2, [r3, #0]
 800a3d0:	e001      	b.n	800a3d6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a3d6:	697b      	ldr	r3, [r7, #20]
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3718      	adds	r7, #24
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}
 800a3e0:	200016b0 	.word	0x200016b0
 800a3e4:	20001690 	.word	0x20001690
 800a3e8:	200011b8 	.word	0x200011b8
 800a3ec:	20001648 	.word	0x20001648
 800a3f0:	200011b4 	.word	0x200011b4
 800a3f4:	2000169c 	.word	0x2000169c

0800a3f8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b083      	sub	sp, #12
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a400:	4b06      	ldr	r3, [pc, #24]	@ (800a41c <vTaskInternalSetTimeOutState+0x24>)
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a408:	4b05      	ldr	r3, [pc, #20]	@ (800a420 <vTaskInternalSetTimeOutState+0x28>)
 800a40a:	681a      	ldr	r2, [r3, #0]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	605a      	str	r2, [r3, #4]
}
 800a410:	bf00      	nop
 800a412:	370c      	adds	r7, #12
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr
 800a41c:	200016a0 	.word	0x200016a0
 800a420:	2000168c 	.word	0x2000168c

0800a424 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b088      	sub	sp, #32
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d10b      	bne.n	800a44c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a438:	f383 8811 	msr	BASEPRI, r3
 800a43c:	f3bf 8f6f 	isb	sy
 800a440:	f3bf 8f4f 	dsb	sy
 800a444:	613b      	str	r3, [r7, #16]
}
 800a446:	bf00      	nop
 800a448:	bf00      	nop
 800a44a:	e7fd      	b.n	800a448 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d10b      	bne.n	800a46a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a456:	f383 8811 	msr	BASEPRI, r3
 800a45a:	f3bf 8f6f 	isb	sy
 800a45e:	f3bf 8f4f 	dsb	sy
 800a462:	60fb      	str	r3, [r7, #12]
}
 800a464:	bf00      	nop
 800a466:	bf00      	nop
 800a468:	e7fd      	b.n	800a466 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a46a:	f000 fe95 	bl	800b198 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a46e:	4b1d      	ldr	r3, [pc, #116]	@ (800a4e4 <xTaskCheckForTimeOut+0xc0>)
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	69ba      	ldr	r2, [r7, #24]
 800a47a:	1ad3      	subs	r3, r2, r3
 800a47c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a486:	d102      	bne.n	800a48e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a488:	2300      	movs	r3, #0
 800a48a:	61fb      	str	r3, [r7, #28]
 800a48c:	e023      	b.n	800a4d6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	4b15      	ldr	r3, [pc, #84]	@ (800a4e8 <xTaskCheckForTimeOut+0xc4>)
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	429a      	cmp	r2, r3
 800a498:	d007      	beq.n	800a4aa <xTaskCheckForTimeOut+0x86>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	685b      	ldr	r3, [r3, #4]
 800a49e:	69ba      	ldr	r2, [r7, #24]
 800a4a0:	429a      	cmp	r2, r3
 800a4a2:	d302      	bcc.n	800a4aa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	61fb      	str	r3, [r7, #28]
 800a4a8:	e015      	b.n	800a4d6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	697a      	ldr	r2, [r7, #20]
 800a4b0:	429a      	cmp	r2, r3
 800a4b2:	d20b      	bcs.n	800a4cc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	681a      	ldr	r2, [r3, #0]
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	1ad2      	subs	r2, r2, r3
 800a4bc:	683b      	ldr	r3, [r7, #0]
 800a4be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a4c0:	6878      	ldr	r0, [r7, #4]
 800a4c2:	f7ff ff99 	bl	800a3f8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	61fb      	str	r3, [r7, #28]
 800a4ca:	e004      	b.n	800a4d6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a4cc:	683b      	ldr	r3, [r7, #0]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a4d6:	f000 fe91 	bl	800b1fc <vPortExitCritical>

	return xReturn;
 800a4da:	69fb      	ldr	r3, [r7, #28]
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3720      	adds	r7, #32
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}
 800a4e4:	2000168c 	.word	0x2000168c
 800a4e8:	200016a0 	.word	0x200016a0

0800a4ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a4f0:	4b03      	ldr	r3, [pc, #12]	@ (800a500 <vTaskMissedYield+0x14>)
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	601a      	str	r2, [r3, #0]
}
 800a4f6:	bf00      	nop
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr
 800a500:	2000169c 	.word	0x2000169c

0800a504 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b082      	sub	sp, #8
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a50c:	f000 f852 	bl	800a5b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a510:	4b06      	ldr	r3, [pc, #24]	@ (800a52c <prvIdleTask+0x28>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2b01      	cmp	r3, #1
 800a516:	d9f9      	bls.n	800a50c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a518:	4b05      	ldr	r3, [pc, #20]	@ (800a530 <prvIdleTask+0x2c>)
 800a51a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a51e:	601a      	str	r2, [r3, #0]
 800a520:	f3bf 8f4f 	dsb	sy
 800a524:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a528:	e7f0      	b.n	800a50c <prvIdleTask+0x8>
 800a52a:	bf00      	nop
 800a52c:	200011b8 	.word	0x200011b8
 800a530:	e000ed04 	.word	0xe000ed04

0800a534 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b082      	sub	sp, #8
 800a538:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a53a:	2300      	movs	r3, #0
 800a53c:	607b      	str	r3, [r7, #4]
 800a53e:	e00c      	b.n	800a55a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a540:	687a      	ldr	r2, [r7, #4]
 800a542:	4613      	mov	r3, r2
 800a544:	009b      	lsls	r3, r3, #2
 800a546:	4413      	add	r3, r2
 800a548:	009b      	lsls	r3, r3, #2
 800a54a:	4a12      	ldr	r2, [pc, #72]	@ (800a594 <prvInitialiseTaskLists+0x60>)
 800a54c:	4413      	add	r3, r2
 800a54e:	4618      	mov	r0, r3
 800a550:	f7fe fbf2 	bl	8008d38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	3301      	adds	r3, #1
 800a558:	607b      	str	r3, [r7, #4]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	2b37      	cmp	r3, #55	@ 0x37
 800a55e:	d9ef      	bls.n	800a540 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a560:	480d      	ldr	r0, [pc, #52]	@ (800a598 <prvInitialiseTaskLists+0x64>)
 800a562:	f7fe fbe9 	bl	8008d38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a566:	480d      	ldr	r0, [pc, #52]	@ (800a59c <prvInitialiseTaskLists+0x68>)
 800a568:	f7fe fbe6 	bl	8008d38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a56c:	480c      	ldr	r0, [pc, #48]	@ (800a5a0 <prvInitialiseTaskLists+0x6c>)
 800a56e:	f7fe fbe3 	bl	8008d38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a572:	480c      	ldr	r0, [pc, #48]	@ (800a5a4 <prvInitialiseTaskLists+0x70>)
 800a574:	f7fe fbe0 	bl	8008d38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a578:	480b      	ldr	r0, [pc, #44]	@ (800a5a8 <prvInitialiseTaskLists+0x74>)
 800a57a:	f7fe fbdd 	bl	8008d38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a57e:	4b0b      	ldr	r3, [pc, #44]	@ (800a5ac <prvInitialiseTaskLists+0x78>)
 800a580:	4a05      	ldr	r2, [pc, #20]	@ (800a598 <prvInitialiseTaskLists+0x64>)
 800a582:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a584:	4b0a      	ldr	r3, [pc, #40]	@ (800a5b0 <prvInitialiseTaskLists+0x7c>)
 800a586:	4a05      	ldr	r2, [pc, #20]	@ (800a59c <prvInitialiseTaskLists+0x68>)
 800a588:	601a      	str	r2, [r3, #0]
}
 800a58a:	bf00      	nop
 800a58c:	3708      	adds	r7, #8
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
 800a592:	bf00      	nop
 800a594:	200011b8 	.word	0x200011b8
 800a598:	20001618 	.word	0x20001618
 800a59c:	2000162c 	.word	0x2000162c
 800a5a0:	20001648 	.word	0x20001648
 800a5a4:	2000165c 	.word	0x2000165c
 800a5a8:	20001674 	.word	0x20001674
 800a5ac:	20001640 	.word	0x20001640
 800a5b0:	20001644 	.word	0x20001644

0800a5b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5ba:	e019      	b.n	800a5f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a5bc:	f000 fdec 	bl	800b198 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5c0:	4b10      	ldr	r3, [pc, #64]	@ (800a604 <prvCheckTasksWaitingTermination+0x50>)
 800a5c2:	68db      	ldr	r3, [r3, #12]
 800a5c4:	68db      	ldr	r3, [r3, #12]
 800a5c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	3304      	adds	r3, #4
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7fe fc3d 	bl	8008e4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a5d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a608 <prvCheckTasksWaitingTermination+0x54>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	3b01      	subs	r3, #1
 800a5d8:	4a0b      	ldr	r2, [pc, #44]	@ (800a608 <prvCheckTasksWaitingTermination+0x54>)
 800a5da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a5dc:	4b0b      	ldr	r3, [pc, #44]	@ (800a60c <prvCheckTasksWaitingTermination+0x58>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	3b01      	subs	r3, #1
 800a5e2:	4a0a      	ldr	r2, [pc, #40]	@ (800a60c <prvCheckTasksWaitingTermination+0x58>)
 800a5e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a5e6:	f000 fe09 	bl	800b1fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 f810 	bl	800a610 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a5f0:	4b06      	ldr	r3, [pc, #24]	@ (800a60c <prvCheckTasksWaitingTermination+0x58>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d1e1      	bne.n	800a5bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a5f8:	bf00      	nop
 800a5fa:	bf00      	nop
 800a5fc:	3708      	adds	r7, #8
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}
 800a602:	bf00      	nop
 800a604:	2000165c 	.word	0x2000165c
 800a608:	20001688 	.word	0x20001688
 800a60c:	20001670 	.word	0x20001670

0800a610 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a610:	b580      	push	{r7, lr}
 800a612:	b084      	sub	sp, #16
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	3354      	adds	r3, #84	@ 0x54
 800a61c:	4618      	mov	r0, r3
 800a61e:	f001 fe09 	bl	800c234 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d108      	bne.n	800a63e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a630:	4618      	mov	r0, r3
 800a632:	f000 ffa1 	bl	800b578 <vPortFree>
				vPortFree( pxTCB );
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 ff9e 	bl	800b578 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a63c:	e019      	b.n	800a672 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a644:	2b01      	cmp	r3, #1
 800a646:	d103      	bne.n	800a650 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a648:	6878      	ldr	r0, [r7, #4]
 800a64a:	f000 ff95 	bl	800b578 <vPortFree>
	}
 800a64e:	e010      	b.n	800a672 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a656:	2b02      	cmp	r3, #2
 800a658:	d00b      	beq.n	800a672 <prvDeleteTCB+0x62>
	__asm volatile
 800a65a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a65e:	f383 8811 	msr	BASEPRI, r3
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	60fb      	str	r3, [r7, #12]
}
 800a66c:	bf00      	nop
 800a66e:	bf00      	nop
 800a670:	e7fd      	b.n	800a66e <prvDeleteTCB+0x5e>
	}
 800a672:	bf00      	nop
 800a674:	3710      	adds	r7, #16
 800a676:	46bd      	mov	sp, r7
 800a678:	bd80      	pop	{r7, pc}
	...

0800a67c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a67c:	b480      	push	{r7}
 800a67e:	b083      	sub	sp, #12
 800a680:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a682:	4b0c      	ldr	r3, [pc, #48]	@ (800a6b4 <prvResetNextTaskUnblockTime+0x38>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d104      	bne.n	800a696 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a68c:	4b0a      	ldr	r3, [pc, #40]	@ (800a6b8 <prvResetNextTaskUnblockTime+0x3c>)
 800a68e:	f04f 32ff 	mov.w	r2, #4294967295
 800a692:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a694:	e008      	b.n	800a6a8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a696:	4b07      	ldr	r3, [pc, #28]	@ (800a6b4 <prvResetNextTaskUnblockTime+0x38>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	68db      	ldr	r3, [r3, #12]
 800a69e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	4a04      	ldr	r2, [pc, #16]	@ (800a6b8 <prvResetNextTaskUnblockTime+0x3c>)
 800a6a6:	6013      	str	r3, [r2, #0]
}
 800a6a8:	bf00      	nop
 800a6aa:	370c      	adds	r7, #12
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr
 800a6b4:	20001640 	.word	0x20001640
 800a6b8:	200016a8 	.word	0x200016a8

0800a6bc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a6c2:	4b0b      	ldr	r3, [pc, #44]	@ (800a6f0 <xTaskGetSchedulerState+0x34>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d102      	bne.n	800a6d0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	607b      	str	r3, [r7, #4]
 800a6ce:	e008      	b.n	800a6e2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a6d0:	4b08      	ldr	r3, [pc, #32]	@ (800a6f4 <xTaskGetSchedulerState+0x38>)
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d102      	bne.n	800a6de <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a6d8:	2302      	movs	r3, #2
 800a6da:	607b      	str	r3, [r7, #4]
 800a6dc:	e001      	b.n	800a6e2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a6e2:	687b      	ldr	r3, [r7, #4]
	}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	370c      	adds	r7, #12
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr
 800a6f0:	20001694 	.word	0x20001694
 800a6f4:	200016b0 	.word	0x200016b0

0800a6f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b086      	sub	sp, #24
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a704:	2300      	movs	r3, #0
 800a706:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d058      	beq.n	800a7c0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a70e:	4b2f      	ldr	r3, [pc, #188]	@ (800a7cc <xTaskPriorityDisinherit+0xd4>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	693a      	ldr	r2, [r7, #16]
 800a714:	429a      	cmp	r2, r3
 800a716:	d00b      	beq.n	800a730 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a71c:	f383 8811 	msr	BASEPRI, r3
 800a720:	f3bf 8f6f 	isb	sy
 800a724:	f3bf 8f4f 	dsb	sy
 800a728:	60fb      	str	r3, [r7, #12]
}
 800a72a:	bf00      	nop
 800a72c:	bf00      	nop
 800a72e:	e7fd      	b.n	800a72c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a730:	693b      	ldr	r3, [r7, #16]
 800a732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a734:	2b00      	cmp	r3, #0
 800a736:	d10b      	bne.n	800a750 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73c:	f383 8811 	msr	BASEPRI, r3
 800a740:	f3bf 8f6f 	isb	sy
 800a744:	f3bf 8f4f 	dsb	sy
 800a748:	60bb      	str	r3, [r7, #8]
}
 800a74a:	bf00      	nop
 800a74c:	bf00      	nop
 800a74e:	e7fd      	b.n	800a74c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a754:	1e5a      	subs	r2, r3, #1
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a762:	429a      	cmp	r2, r3
 800a764:	d02c      	beq.n	800a7c0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d128      	bne.n	800a7c0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	3304      	adds	r3, #4
 800a772:	4618      	mov	r0, r3
 800a774:	f7fe fb6a 	bl	8008e4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a784:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a78c:	693b      	ldr	r3, [r7, #16]
 800a78e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a790:	4b0f      	ldr	r3, [pc, #60]	@ (800a7d0 <xTaskPriorityDisinherit+0xd8>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	429a      	cmp	r2, r3
 800a796:	d903      	bls.n	800a7a0 <xTaskPriorityDisinherit+0xa8>
 800a798:	693b      	ldr	r3, [r7, #16]
 800a79a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a79c:	4a0c      	ldr	r2, [pc, #48]	@ (800a7d0 <xTaskPriorityDisinherit+0xd8>)
 800a79e:	6013      	str	r3, [r2, #0]
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	4a09      	ldr	r2, [pc, #36]	@ (800a7d4 <xTaskPriorityDisinherit+0xdc>)
 800a7ae:	441a      	add	r2, r3
 800a7b0:	693b      	ldr	r3, [r7, #16]
 800a7b2:	3304      	adds	r3, #4
 800a7b4:	4619      	mov	r1, r3
 800a7b6:	4610      	mov	r0, r2
 800a7b8:	f7fe faeb 	bl	8008d92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a7c0:	697b      	ldr	r3, [r7, #20]
	}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3718      	adds	r7, #24
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	200011b4 	.word	0x200011b4
 800a7d0:	20001690 	.word	0x20001690
 800a7d4:	200011b8 	.word	0x200011b8

0800a7d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a7d8:	b580      	push	{r7, lr}
 800a7da:	b084      	sub	sp, #16
 800a7dc:	af00      	add	r7, sp, #0
 800a7de:	6078      	str	r0, [r7, #4]
 800a7e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a7e2:	4b21      	ldr	r3, [pc, #132]	@ (800a868 <prvAddCurrentTaskToDelayedList+0x90>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a7e8:	4b20      	ldr	r3, [pc, #128]	@ (800a86c <prvAddCurrentTaskToDelayedList+0x94>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	3304      	adds	r3, #4
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7fe fb2c 	bl	8008e4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7fa:	d10a      	bne.n	800a812 <prvAddCurrentTaskToDelayedList+0x3a>
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d007      	beq.n	800a812 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a802:	4b1a      	ldr	r3, [pc, #104]	@ (800a86c <prvAddCurrentTaskToDelayedList+0x94>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	3304      	adds	r3, #4
 800a808:	4619      	mov	r1, r3
 800a80a:	4819      	ldr	r0, [pc, #100]	@ (800a870 <prvAddCurrentTaskToDelayedList+0x98>)
 800a80c:	f7fe fac1 	bl	8008d92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a810:	e026      	b.n	800a860 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a812:	68fa      	ldr	r2, [r7, #12]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	4413      	add	r3, r2
 800a818:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a81a:	4b14      	ldr	r3, [pc, #80]	@ (800a86c <prvAddCurrentTaskToDelayedList+0x94>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68ba      	ldr	r2, [r7, #8]
 800a820:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a822:	68ba      	ldr	r2, [r7, #8]
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	429a      	cmp	r2, r3
 800a828:	d209      	bcs.n	800a83e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a82a:	4b12      	ldr	r3, [pc, #72]	@ (800a874 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	4b0f      	ldr	r3, [pc, #60]	@ (800a86c <prvAddCurrentTaskToDelayedList+0x94>)
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	3304      	adds	r3, #4
 800a834:	4619      	mov	r1, r3
 800a836:	4610      	mov	r0, r2
 800a838:	f7fe facf 	bl	8008dda <vListInsert>
}
 800a83c:	e010      	b.n	800a860 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a83e:	4b0e      	ldr	r3, [pc, #56]	@ (800a878 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a840:	681a      	ldr	r2, [r3, #0]
 800a842:	4b0a      	ldr	r3, [pc, #40]	@ (800a86c <prvAddCurrentTaskToDelayedList+0x94>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	3304      	adds	r3, #4
 800a848:	4619      	mov	r1, r3
 800a84a:	4610      	mov	r0, r2
 800a84c:	f7fe fac5 	bl	8008dda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a850:	4b0a      	ldr	r3, [pc, #40]	@ (800a87c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	68ba      	ldr	r2, [r7, #8]
 800a856:	429a      	cmp	r2, r3
 800a858:	d202      	bcs.n	800a860 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a85a:	4a08      	ldr	r2, [pc, #32]	@ (800a87c <prvAddCurrentTaskToDelayedList+0xa4>)
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	6013      	str	r3, [r2, #0]
}
 800a860:	bf00      	nop
 800a862:	3710      	adds	r7, #16
 800a864:	46bd      	mov	sp, r7
 800a866:	bd80      	pop	{r7, pc}
 800a868:	2000168c 	.word	0x2000168c
 800a86c:	200011b4 	.word	0x200011b4
 800a870:	20001674 	.word	0x20001674
 800a874:	20001644 	.word	0x20001644
 800a878:	20001640 	.word	0x20001640
 800a87c:	200016a8 	.word	0x200016a8

0800a880 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b08a      	sub	sp, #40	@ 0x28
 800a884:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a886:	2300      	movs	r3, #0
 800a888:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a88a:	f000 fb13 	bl	800aeb4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a88e:	4b1d      	ldr	r3, [pc, #116]	@ (800a904 <xTimerCreateTimerTask+0x84>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d021      	beq.n	800a8da <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a896:	2300      	movs	r3, #0
 800a898:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a89a:	2300      	movs	r3, #0
 800a89c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a89e:	1d3a      	adds	r2, r7, #4
 800a8a0:	f107 0108 	add.w	r1, r7, #8
 800a8a4:	f107 030c 	add.w	r3, r7, #12
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	f7fe fa2b 	bl	8008d04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a8ae:	6879      	ldr	r1, [r7, #4]
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	68fa      	ldr	r2, [r7, #12]
 800a8b4:	9202      	str	r2, [sp, #8]
 800a8b6:	9301      	str	r3, [sp, #4]
 800a8b8:	2302      	movs	r3, #2
 800a8ba:	9300      	str	r3, [sp, #0]
 800a8bc:	2300      	movs	r3, #0
 800a8be:	460a      	mov	r2, r1
 800a8c0:	4911      	ldr	r1, [pc, #68]	@ (800a908 <xTimerCreateTimerTask+0x88>)
 800a8c2:	4812      	ldr	r0, [pc, #72]	@ (800a90c <xTimerCreateTimerTask+0x8c>)
 800a8c4:	f7ff f822 	bl	800990c <xTaskCreateStatic>
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	4a11      	ldr	r2, [pc, #68]	@ (800a910 <xTimerCreateTimerTask+0x90>)
 800a8cc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a8ce:	4b10      	ldr	r3, [pc, #64]	@ (800a910 <xTimerCreateTimerTask+0x90>)
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d001      	beq.n	800a8da <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a8da:	697b      	ldr	r3, [r7, #20]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10b      	bne.n	800a8f8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a8e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8e4:	f383 8811 	msr	BASEPRI, r3
 800a8e8:	f3bf 8f6f 	isb	sy
 800a8ec:	f3bf 8f4f 	dsb	sy
 800a8f0:	613b      	str	r3, [r7, #16]
}
 800a8f2:	bf00      	nop
 800a8f4:	bf00      	nop
 800a8f6:	e7fd      	b.n	800a8f4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a8f8:	697b      	ldr	r3, [r7, #20]
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3718      	adds	r7, #24
 800a8fe:	46bd      	mov	sp, r7
 800a900:	bd80      	pop	{r7, pc}
 800a902:	bf00      	nop
 800a904:	200016e4 	.word	0x200016e4
 800a908:	0800c448 	.word	0x0800c448
 800a90c:	0800aa4d 	.word	0x0800aa4d
 800a910:	200016e8 	.word	0x200016e8

0800a914 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b08a      	sub	sp, #40	@ 0x28
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	607a      	str	r2, [r7, #4]
 800a920:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a922:	2300      	movs	r3, #0
 800a924:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d10b      	bne.n	800a944 <xTimerGenericCommand+0x30>
	__asm volatile
 800a92c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a930:	f383 8811 	msr	BASEPRI, r3
 800a934:	f3bf 8f6f 	isb	sy
 800a938:	f3bf 8f4f 	dsb	sy
 800a93c:	623b      	str	r3, [r7, #32]
}
 800a93e:	bf00      	nop
 800a940:	bf00      	nop
 800a942:	e7fd      	b.n	800a940 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a944:	4b19      	ldr	r3, [pc, #100]	@ (800a9ac <xTimerGenericCommand+0x98>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d02a      	beq.n	800a9a2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	2b05      	cmp	r3, #5
 800a95c:	dc18      	bgt.n	800a990 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a95e:	f7ff fead 	bl	800a6bc <xTaskGetSchedulerState>
 800a962:	4603      	mov	r3, r0
 800a964:	2b02      	cmp	r3, #2
 800a966:	d109      	bne.n	800a97c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a968:	4b10      	ldr	r3, [pc, #64]	@ (800a9ac <xTimerGenericCommand+0x98>)
 800a96a:	6818      	ldr	r0, [r3, #0]
 800a96c:	f107 0110 	add.w	r1, r7, #16
 800a970:	2300      	movs	r3, #0
 800a972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a974:	f7fe fbda 	bl	800912c <xQueueGenericSend>
 800a978:	6278      	str	r0, [r7, #36]	@ 0x24
 800a97a:	e012      	b.n	800a9a2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a97c:	4b0b      	ldr	r3, [pc, #44]	@ (800a9ac <xTimerGenericCommand+0x98>)
 800a97e:	6818      	ldr	r0, [r3, #0]
 800a980:	f107 0110 	add.w	r1, r7, #16
 800a984:	2300      	movs	r3, #0
 800a986:	2200      	movs	r2, #0
 800a988:	f7fe fbd0 	bl	800912c <xQueueGenericSend>
 800a98c:	6278      	str	r0, [r7, #36]	@ 0x24
 800a98e:	e008      	b.n	800a9a2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a990:	4b06      	ldr	r3, [pc, #24]	@ (800a9ac <xTimerGenericCommand+0x98>)
 800a992:	6818      	ldr	r0, [r3, #0]
 800a994:	f107 0110 	add.w	r1, r7, #16
 800a998:	2300      	movs	r3, #0
 800a99a:	683a      	ldr	r2, [r7, #0]
 800a99c:	f7fe fcc8 	bl	8009330 <xQueueGenericSendFromISR>
 800a9a0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3728      	adds	r7, #40	@ 0x28
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}
 800a9ac:	200016e4 	.word	0x200016e4

0800a9b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b088      	sub	sp, #32
 800a9b4:	af02      	add	r7, sp, #8
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a9ba:	4b23      	ldr	r3, [pc, #140]	@ (800aa48 <prvProcessExpiredTimer+0x98>)
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	68db      	ldr	r3, [r3, #12]
 800a9c0:	68db      	ldr	r3, [r3, #12]
 800a9c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a9c4:	697b      	ldr	r3, [r7, #20]
 800a9c6:	3304      	adds	r3, #4
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7fe fa3f 	bl	8008e4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9d4:	f003 0304 	and.w	r3, r3, #4
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d023      	beq.n	800aa24 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	699a      	ldr	r2, [r3, #24]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	18d1      	adds	r1, r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	683a      	ldr	r2, [r7, #0]
 800a9e8:	6978      	ldr	r0, [r7, #20]
 800a9ea:	f000 f8d5 	bl	800ab98 <prvInsertTimerInActiveList>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d020      	beq.n	800aa36 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	9300      	str	r3, [sp, #0]
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	687a      	ldr	r2, [r7, #4]
 800a9fc:	2100      	movs	r1, #0
 800a9fe:	6978      	ldr	r0, [r7, #20]
 800aa00:	f7ff ff88 	bl	800a914 <xTimerGenericCommand>
 800aa04:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d114      	bne.n	800aa36 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800aa0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa10:	f383 8811 	msr	BASEPRI, r3
 800aa14:	f3bf 8f6f 	isb	sy
 800aa18:	f3bf 8f4f 	dsb	sy
 800aa1c:	60fb      	str	r3, [r7, #12]
}
 800aa1e:	bf00      	nop
 800aa20:	bf00      	nop
 800aa22:	e7fd      	b.n	800aa20 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa2a:	f023 0301 	bic.w	r3, r3, #1
 800aa2e:	b2da      	uxtb	r2, r3
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa36:	697b      	ldr	r3, [r7, #20]
 800aa38:	6a1b      	ldr	r3, [r3, #32]
 800aa3a:	6978      	ldr	r0, [r7, #20]
 800aa3c:	4798      	blx	r3
}
 800aa3e:	bf00      	nop
 800aa40:	3718      	adds	r7, #24
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	200016dc 	.word	0x200016dc

0800aa4c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b084      	sub	sp, #16
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa54:	f107 0308 	add.w	r3, r7, #8
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f000 f859 	bl	800ab10 <prvGetNextExpireTime>
 800aa5e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	4619      	mov	r1, r3
 800aa64:	68f8      	ldr	r0, [r7, #12]
 800aa66:	f000 f805 	bl	800aa74 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800aa6a:	f000 f8d7 	bl	800ac1c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800aa6e:	bf00      	nop
 800aa70:	e7f0      	b.n	800aa54 <prvTimerTask+0x8>
	...

0800aa74 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800aa7e:	f7ff fa29 	bl	8009ed4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aa82:	f107 0308 	add.w	r3, r7, #8
 800aa86:	4618      	mov	r0, r3
 800aa88:	f000 f866 	bl	800ab58 <prvSampleTimeNow>
 800aa8c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d130      	bne.n	800aaf6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aa94:	683b      	ldr	r3, [r7, #0]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d10a      	bne.n	800aab0 <prvProcessTimerOrBlockTask+0x3c>
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d806      	bhi.n	800aab0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aaa2:	f7ff fa25 	bl	8009ef0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aaa6:	68f9      	ldr	r1, [r7, #12]
 800aaa8:	6878      	ldr	r0, [r7, #4]
 800aaaa:	f7ff ff81 	bl	800a9b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aaae:	e024      	b.n	800aafa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d008      	beq.n	800aac8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aab6:	4b13      	ldr	r3, [pc, #76]	@ (800ab04 <prvProcessTimerOrBlockTask+0x90>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d101      	bne.n	800aac4 <prvProcessTimerOrBlockTask+0x50>
 800aac0:	2301      	movs	r3, #1
 800aac2:	e000      	b.n	800aac6 <prvProcessTimerOrBlockTask+0x52>
 800aac4:	2300      	movs	r3, #0
 800aac6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aac8:	4b0f      	ldr	r3, [pc, #60]	@ (800ab08 <prvProcessTimerOrBlockTask+0x94>)
 800aaca:	6818      	ldr	r0, [r3, #0]
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	1ad3      	subs	r3, r2, r3
 800aad2:	683a      	ldr	r2, [r7, #0]
 800aad4:	4619      	mov	r1, r3
 800aad6:	f7fe fee5 	bl	80098a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aada:	f7ff fa09 	bl	8009ef0 <xTaskResumeAll>
 800aade:	4603      	mov	r3, r0
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d10a      	bne.n	800aafa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aae4:	4b09      	ldr	r3, [pc, #36]	@ (800ab0c <prvProcessTimerOrBlockTask+0x98>)
 800aae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaea:	601a      	str	r2, [r3, #0]
 800aaec:	f3bf 8f4f 	dsb	sy
 800aaf0:	f3bf 8f6f 	isb	sy
}
 800aaf4:	e001      	b.n	800aafa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aaf6:	f7ff f9fb 	bl	8009ef0 <xTaskResumeAll>
}
 800aafa:	bf00      	nop
 800aafc:	3710      	adds	r7, #16
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	200016e0 	.word	0x200016e0
 800ab08:	200016e4 	.word	0x200016e4
 800ab0c:	e000ed04 	.word	0xe000ed04

0800ab10 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ab10:	b480      	push	{r7}
 800ab12:	b085      	sub	sp, #20
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ab18:	4b0e      	ldr	r3, [pc, #56]	@ (800ab54 <prvGetNextExpireTime+0x44>)
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d101      	bne.n	800ab26 <prvGetNextExpireTime+0x16>
 800ab22:	2201      	movs	r2, #1
 800ab24:	e000      	b.n	800ab28 <prvGetNextExpireTime+0x18>
 800ab26:	2200      	movs	r2, #0
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d105      	bne.n	800ab40 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ab34:	4b07      	ldr	r3, [pc, #28]	@ (800ab54 <prvGetNextExpireTime+0x44>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	68db      	ldr	r3, [r3, #12]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	60fb      	str	r3, [r7, #12]
 800ab3e:	e001      	b.n	800ab44 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ab40:	2300      	movs	r3, #0
 800ab42:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ab44:	68fb      	ldr	r3, [r7, #12]
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3714      	adds	r7, #20
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr
 800ab52:	bf00      	nop
 800ab54:	200016dc 	.word	0x200016dc

0800ab58 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b084      	sub	sp, #16
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ab60:	f7ff fa64 	bl	800a02c <xTaskGetTickCount>
 800ab64:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ab66:	4b0b      	ldr	r3, [pc, #44]	@ (800ab94 <prvSampleTimeNow+0x3c>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	68fa      	ldr	r2, [r7, #12]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d205      	bcs.n	800ab7c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ab70:	f000 f93a 	bl	800ade8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2201      	movs	r2, #1
 800ab78:	601a      	str	r2, [r3, #0]
 800ab7a:	e002      	b.n	800ab82 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ab82:	4a04      	ldr	r2, [pc, #16]	@ (800ab94 <prvSampleTimeNow+0x3c>)
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800ab88:	68fb      	ldr	r3, [r7, #12]
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3710      	adds	r7, #16
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
 800ab92:	bf00      	nop
 800ab94:	200016ec 	.word	0x200016ec

0800ab98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ab98:	b580      	push	{r7, lr}
 800ab9a:	b086      	sub	sp, #24
 800ab9c:	af00      	add	r7, sp, #0
 800ab9e:	60f8      	str	r0, [r7, #12]
 800aba0:	60b9      	str	r1, [r7, #8]
 800aba2:	607a      	str	r2, [r7, #4]
 800aba4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aba6:	2300      	movs	r3, #0
 800aba8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	68ba      	ldr	r2, [r7, #8]
 800abae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	68fa      	ldr	r2, [r7, #12]
 800abb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800abb6:	68ba      	ldr	r2, [r7, #8]
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	429a      	cmp	r2, r3
 800abbc:	d812      	bhi.n	800abe4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abbe:	687a      	ldr	r2, [r7, #4]
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	1ad2      	subs	r2, r2, r3
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	699b      	ldr	r3, [r3, #24]
 800abc8:	429a      	cmp	r2, r3
 800abca:	d302      	bcc.n	800abd2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800abcc:	2301      	movs	r3, #1
 800abce:	617b      	str	r3, [r7, #20]
 800abd0:	e01b      	b.n	800ac0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800abd2:	4b10      	ldr	r3, [pc, #64]	@ (800ac14 <prvInsertTimerInActiveList+0x7c>)
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	3304      	adds	r3, #4
 800abda:	4619      	mov	r1, r3
 800abdc:	4610      	mov	r0, r2
 800abde:	f7fe f8fc 	bl	8008dda <vListInsert>
 800abe2:	e012      	b.n	800ac0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800abe4:	687a      	ldr	r2, [r7, #4]
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	429a      	cmp	r2, r3
 800abea:	d206      	bcs.n	800abfa <prvInsertTimerInActiveList+0x62>
 800abec:	68ba      	ldr	r2, [r7, #8]
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d302      	bcc.n	800abfa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800abf4:	2301      	movs	r3, #1
 800abf6:	617b      	str	r3, [r7, #20]
 800abf8:	e007      	b.n	800ac0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800abfa:	4b07      	ldr	r3, [pc, #28]	@ (800ac18 <prvInsertTimerInActiveList+0x80>)
 800abfc:	681a      	ldr	r2, [r3, #0]
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	3304      	adds	r3, #4
 800ac02:	4619      	mov	r1, r3
 800ac04:	4610      	mov	r0, r2
 800ac06:	f7fe f8e8 	bl	8008dda <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ac0a:	697b      	ldr	r3, [r7, #20]
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3718      	adds	r7, #24
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}
 800ac14:	200016e0 	.word	0x200016e0
 800ac18:	200016dc 	.word	0x200016dc

0800ac1c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b08e      	sub	sp, #56	@ 0x38
 800ac20:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac22:	e0ce      	b.n	800adc2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	da19      	bge.n	800ac5e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ac2a:	1d3b      	adds	r3, r7, #4
 800ac2c:	3304      	adds	r3, #4
 800ac2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ac30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d10b      	bne.n	800ac4e <prvProcessReceivedCommands+0x32>
	__asm volatile
 800ac36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac3a:	f383 8811 	msr	BASEPRI, r3
 800ac3e:	f3bf 8f6f 	isb	sy
 800ac42:	f3bf 8f4f 	dsb	sy
 800ac46:	61fb      	str	r3, [r7, #28]
}
 800ac48:	bf00      	nop
 800ac4a:	bf00      	nop
 800ac4c:	e7fd      	b.n	800ac4a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800ac4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac54:	6850      	ldr	r0, [r2, #4]
 800ac56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac58:	6892      	ldr	r2, [r2, #8]
 800ac5a:	4611      	mov	r1, r2
 800ac5c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f2c0 80ae 	blt.w	800adc2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ac6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac6c:	695b      	ldr	r3, [r3, #20]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d004      	beq.n	800ac7c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac74:	3304      	adds	r3, #4
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7fe f8e8 	bl	8008e4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ac7c:	463b      	mov	r3, r7
 800ac7e:	4618      	mov	r0, r3
 800ac80:	f7ff ff6a 	bl	800ab58 <prvSampleTimeNow>
 800ac84:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2b09      	cmp	r3, #9
 800ac8a:	f200 8097 	bhi.w	800adbc <prvProcessReceivedCommands+0x1a0>
 800ac8e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac94 <prvProcessReceivedCommands+0x78>)
 800ac90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac94:	0800acbd 	.word	0x0800acbd
 800ac98:	0800acbd 	.word	0x0800acbd
 800ac9c:	0800acbd 	.word	0x0800acbd
 800aca0:	0800ad33 	.word	0x0800ad33
 800aca4:	0800ad47 	.word	0x0800ad47
 800aca8:	0800ad93 	.word	0x0800ad93
 800acac:	0800acbd 	.word	0x0800acbd
 800acb0:	0800acbd 	.word	0x0800acbd
 800acb4:	0800ad33 	.word	0x0800ad33
 800acb8:	0800ad47 	.word	0x0800ad47
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acc2:	f043 0301 	orr.w	r3, r3, #1
 800acc6:	b2da      	uxtb	r2, r3
 800acc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800acce:	68ba      	ldr	r2, [r7, #8]
 800acd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd2:	699b      	ldr	r3, [r3, #24]
 800acd4:	18d1      	adds	r1, r2, r3
 800acd6:	68bb      	ldr	r3, [r7, #8]
 800acd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800acdc:	f7ff ff5c 	bl	800ab98 <prvInsertTimerInActiveList>
 800ace0:	4603      	mov	r3, r0
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d06c      	beq.n	800adc0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ace6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ace8:	6a1b      	ldr	r3, [r3, #32]
 800acea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800acec:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800acee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acf4:	f003 0304 	and.w	r3, r3, #4
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d061      	beq.n	800adc0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800acfc:	68ba      	ldr	r2, [r7, #8]
 800acfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad00:	699b      	ldr	r3, [r3, #24]
 800ad02:	441a      	add	r2, r3
 800ad04:	2300      	movs	r3, #0
 800ad06:	9300      	str	r3, [sp, #0]
 800ad08:	2300      	movs	r3, #0
 800ad0a:	2100      	movs	r1, #0
 800ad0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad0e:	f7ff fe01 	bl	800a914 <xTimerGenericCommand>
 800ad12:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ad14:	6a3b      	ldr	r3, [r7, #32]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d152      	bne.n	800adc0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ad1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad1e:	f383 8811 	msr	BASEPRI, r3
 800ad22:	f3bf 8f6f 	isb	sy
 800ad26:	f3bf 8f4f 	dsb	sy
 800ad2a:	61bb      	str	r3, [r7, #24]
}
 800ad2c:	bf00      	nop
 800ad2e:	bf00      	nop
 800ad30:	e7fd      	b.n	800ad2e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad38:	f023 0301 	bic.w	r3, r3, #1
 800ad3c:	b2da      	uxtb	r2, r3
 800ad3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ad44:	e03d      	b.n	800adc2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ad46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad4c:	f043 0301 	orr.w	r3, r3, #1
 800ad50:	b2da      	uxtb	r2, r3
 800ad52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ad58:	68ba      	ldr	r2, [r7, #8]
 800ad5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad5c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ad5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad60:	699b      	ldr	r3, [r3, #24]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d10b      	bne.n	800ad7e <prvProcessReceivedCommands+0x162>
	__asm volatile
 800ad66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6a:	f383 8811 	msr	BASEPRI, r3
 800ad6e:	f3bf 8f6f 	isb	sy
 800ad72:	f3bf 8f4f 	dsb	sy
 800ad76:	617b      	str	r3, [r7, #20]
}
 800ad78:	bf00      	nop
 800ad7a:	bf00      	nop
 800ad7c:	e7fd      	b.n	800ad7a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ad7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad80:	699a      	ldr	r2, [r3, #24]
 800ad82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad84:	18d1      	adds	r1, r2, r3
 800ad86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ad8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad8c:	f7ff ff04 	bl	800ab98 <prvInsertTimerInActiveList>
					break;
 800ad90:	e017      	b.n	800adc2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ad92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad98:	f003 0302 	and.w	r3, r3, #2
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d103      	bne.n	800ada8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ada0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ada2:	f000 fbe9 	bl	800b578 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ada6:	e00c      	b.n	800adc2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ada8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adaa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800adae:	f023 0301 	bic.w	r3, r3, #1
 800adb2:	b2da      	uxtb	r2, r3
 800adb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800adba:	e002      	b.n	800adc2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800adbc:	bf00      	nop
 800adbe:	e000      	b.n	800adc2 <prvProcessReceivedCommands+0x1a6>
					break;
 800adc0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800adc2:	4b08      	ldr	r3, [pc, #32]	@ (800ade4 <prvProcessReceivedCommands+0x1c8>)
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	1d39      	adds	r1, r7, #4
 800adc8:	2200      	movs	r2, #0
 800adca:	4618      	mov	r0, r3
 800adcc:	f7fe fb4e 	bl	800946c <xQueueReceive>
 800add0:	4603      	mov	r3, r0
 800add2:	2b00      	cmp	r3, #0
 800add4:	f47f af26 	bne.w	800ac24 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800add8:	bf00      	nop
 800adda:	bf00      	nop
 800addc:	3730      	adds	r7, #48	@ 0x30
 800adde:	46bd      	mov	sp, r7
 800ade0:	bd80      	pop	{r7, pc}
 800ade2:	bf00      	nop
 800ade4:	200016e4 	.word	0x200016e4

0800ade8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800adee:	e049      	b.n	800ae84 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800adf0:	4b2e      	ldr	r3, [pc, #184]	@ (800aeac <prvSwitchTimerLists+0xc4>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800adfa:	4b2c      	ldr	r3, [pc, #176]	@ (800aeac <prvSwitchTimerLists+0xc4>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	68db      	ldr	r3, [r3, #12]
 800ae02:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	3304      	adds	r3, #4
 800ae08:	4618      	mov	r0, r3
 800ae0a:	f7fe f81f 	bl	8008e4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6a1b      	ldr	r3, [r3, #32]
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ae1c:	f003 0304 	and.w	r3, r3, #4
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d02f      	beq.n	800ae84 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	699b      	ldr	r3, [r3, #24]
 800ae28:	693a      	ldr	r2, [r7, #16]
 800ae2a:	4413      	add	r3, r2
 800ae2c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ae2e:	68ba      	ldr	r2, [r7, #8]
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d90e      	bls.n	800ae54 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	68fa      	ldr	r2, [r7, #12]
 800ae40:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ae42:	4b1a      	ldr	r3, [pc, #104]	@ (800aeac <prvSwitchTimerLists+0xc4>)
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	3304      	adds	r3, #4
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	4610      	mov	r0, r2
 800ae4e:	f7fd ffc4 	bl	8008dda <vListInsert>
 800ae52:	e017      	b.n	800ae84 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ae54:	2300      	movs	r3, #0
 800ae56:	9300      	str	r3, [sp, #0]
 800ae58:	2300      	movs	r3, #0
 800ae5a:	693a      	ldr	r2, [r7, #16]
 800ae5c:	2100      	movs	r1, #0
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff fd58 	bl	800a914 <xTimerGenericCommand>
 800ae64:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d10b      	bne.n	800ae84 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ae6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae70:	f383 8811 	msr	BASEPRI, r3
 800ae74:	f3bf 8f6f 	isb	sy
 800ae78:	f3bf 8f4f 	dsb	sy
 800ae7c:	603b      	str	r3, [r7, #0]
}
 800ae7e:	bf00      	nop
 800ae80:	bf00      	nop
 800ae82:	e7fd      	b.n	800ae80 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ae84:	4b09      	ldr	r3, [pc, #36]	@ (800aeac <prvSwitchTimerLists+0xc4>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d1b0      	bne.n	800adf0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ae8e:	4b07      	ldr	r3, [pc, #28]	@ (800aeac <prvSwitchTimerLists+0xc4>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ae94:	4b06      	ldr	r3, [pc, #24]	@ (800aeb0 <prvSwitchTimerLists+0xc8>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	4a04      	ldr	r2, [pc, #16]	@ (800aeac <prvSwitchTimerLists+0xc4>)
 800ae9a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ae9c:	4a04      	ldr	r2, [pc, #16]	@ (800aeb0 <prvSwitchTimerLists+0xc8>)
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	6013      	str	r3, [r2, #0]
}
 800aea2:	bf00      	nop
 800aea4:	3718      	adds	r7, #24
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}
 800aeaa:	bf00      	nop
 800aeac:	200016dc 	.word	0x200016dc
 800aeb0:	200016e0 	.word	0x200016e0

0800aeb4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b082      	sub	sp, #8
 800aeb8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aeba:	f000 f96d 	bl	800b198 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aebe:	4b15      	ldr	r3, [pc, #84]	@ (800af14 <prvCheckForValidListAndQueue+0x60>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d120      	bne.n	800af08 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800aec6:	4814      	ldr	r0, [pc, #80]	@ (800af18 <prvCheckForValidListAndQueue+0x64>)
 800aec8:	f7fd ff36 	bl	8008d38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aecc:	4813      	ldr	r0, [pc, #76]	@ (800af1c <prvCheckForValidListAndQueue+0x68>)
 800aece:	f7fd ff33 	bl	8008d38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aed2:	4b13      	ldr	r3, [pc, #76]	@ (800af20 <prvCheckForValidListAndQueue+0x6c>)
 800aed4:	4a10      	ldr	r2, [pc, #64]	@ (800af18 <prvCheckForValidListAndQueue+0x64>)
 800aed6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aed8:	4b12      	ldr	r3, [pc, #72]	@ (800af24 <prvCheckForValidListAndQueue+0x70>)
 800aeda:	4a10      	ldr	r2, [pc, #64]	@ (800af1c <prvCheckForValidListAndQueue+0x68>)
 800aedc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aede:	2300      	movs	r3, #0
 800aee0:	9300      	str	r3, [sp, #0]
 800aee2:	4b11      	ldr	r3, [pc, #68]	@ (800af28 <prvCheckForValidListAndQueue+0x74>)
 800aee4:	4a11      	ldr	r2, [pc, #68]	@ (800af2c <prvCheckForValidListAndQueue+0x78>)
 800aee6:	2110      	movs	r1, #16
 800aee8:	200a      	movs	r0, #10
 800aeea:	f7fe f843 	bl	8008f74 <xQueueGenericCreateStatic>
 800aeee:	4603      	mov	r3, r0
 800aef0:	4a08      	ldr	r2, [pc, #32]	@ (800af14 <prvCheckForValidListAndQueue+0x60>)
 800aef2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aef4:	4b07      	ldr	r3, [pc, #28]	@ (800af14 <prvCheckForValidListAndQueue+0x60>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d005      	beq.n	800af08 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800aefc:	4b05      	ldr	r3, [pc, #20]	@ (800af14 <prvCheckForValidListAndQueue+0x60>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	490b      	ldr	r1, [pc, #44]	@ (800af30 <prvCheckForValidListAndQueue+0x7c>)
 800af02:	4618      	mov	r0, r3
 800af04:	f7fe fca4 	bl	8009850 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800af08:	f000 f978 	bl	800b1fc <vPortExitCritical>
}
 800af0c:	bf00      	nop
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	200016e4 	.word	0x200016e4
 800af18:	200016b4 	.word	0x200016b4
 800af1c:	200016c8 	.word	0x200016c8
 800af20:	200016dc 	.word	0x200016dc
 800af24:	200016e0 	.word	0x200016e0
 800af28:	20001790 	.word	0x20001790
 800af2c:	200016f0 	.word	0x200016f0
 800af30:	0800c450 	.word	0x0800c450

0800af34 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800af34:	b480      	push	{r7}
 800af36:	b085      	sub	sp, #20
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	3b04      	subs	r3, #4
 800af44:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800af4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	3b04      	subs	r3, #4
 800af52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	f023 0201 	bic.w	r2, r3, #1
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	3b04      	subs	r3, #4
 800af62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800af64:	4a0c      	ldr	r2, [pc, #48]	@ (800af98 <pxPortInitialiseStack+0x64>)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	3b14      	subs	r3, #20
 800af6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800af70:	687a      	ldr	r2, [r7, #4]
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	3b04      	subs	r3, #4
 800af7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	f06f 0202 	mvn.w	r2, #2
 800af82:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	3b20      	subs	r3, #32
 800af88:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800af8a:	68fb      	ldr	r3, [r7, #12]
}
 800af8c:	4618      	mov	r0, r3
 800af8e:	3714      	adds	r7, #20
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	0800af9d 	.word	0x0800af9d

0800af9c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800af9c:	b480      	push	{r7}
 800af9e:	b085      	sub	sp, #20
 800afa0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800afa2:	2300      	movs	r3, #0
 800afa4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800afa6:	4b13      	ldr	r3, [pc, #76]	@ (800aff4 <prvTaskExitError+0x58>)
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afae:	d00b      	beq.n	800afc8 <prvTaskExitError+0x2c>
	__asm volatile
 800afb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afb4:	f383 8811 	msr	BASEPRI, r3
 800afb8:	f3bf 8f6f 	isb	sy
 800afbc:	f3bf 8f4f 	dsb	sy
 800afc0:	60fb      	str	r3, [r7, #12]
}
 800afc2:	bf00      	nop
 800afc4:	bf00      	nop
 800afc6:	e7fd      	b.n	800afc4 <prvTaskExitError+0x28>
	__asm volatile
 800afc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afcc:	f383 8811 	msr	BASEPRI, r3
 800afd0:	f3bf 8f6f 	isb	sy
 800afd4:	f3bf 8f4f 	dsb	sy
 800afd8:	60bb      	str	r3, [r7, #8]
}
 800afda:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800afdc:	bf00      	nop
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d0fc      	beq.n	800afde <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800afe4:	bf00      	nop
 800afe6:	bf00      	nop
 800afe8:	3714      	adds	r7, #20
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
 800aff2:	bf00      	nop
 800aff4:	20000098 	.word	0x20000098
	...

0800b000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b000:	4b07      	ldr	r3, [pc, #28]	@ (800b020 <pxCurrentTCBConst2>)
 800b002:	6819      	ldr	r1, [r3, #0]
 800b004:	6808      	ldr	r0, [r1, #0]
 800b006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b00a:	f380 8809 	msr	PSP, r0
 800b00e:	f3bf 8f6f 	isb	sy
 800b012:	f04f 0000 	mov.w	r0, #0
 800b016:	f380 8811 	msr	BASEPRI, r0
 800b01a:	4770      	bx	lr
 800b01c:	f3af 8000 	nop.w

0800b020 <pxCurrentTCBConst2>:
 800b020:	200011b4 	.word	0x200011b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b024:	bf00      	nop
 800b026:	bf00      	nop

0800b028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b028:	4808      	ldr	r0, [pc, #32]	@ (800b04c <prvPortStartFirstTask+0x24>)
 800b02a:	6800      	ldr	r0, [r0, #0]
 800b02c:	6800      	ldr	r0, [r0, #0]
 800b02e:	f380 8808 	msr	MSP, r0
 800b032:	f04f 0000 	mov.w	r0, #0
 800b036:	f380 8814 	msr	CONTROL, r0
 800b03a:	b662      	cpsie	i
 800b03c:	b661      	cpsie	f
 800b03e:	f3bf 8f4f 	dsb	sy
 800b042:	f3bf 8f6f 	isb	sy
 800b046:	df00      	svc	0
 800b048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b04a:	bf00      	nop
 800b04c:	e000ed08 	.word	0xe000ed08

0800b050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b050:	b580      	push	{r7, lr}
 800b052:	b086      	sub	sp, #24
 800b054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b056:	4b47      	ldr	r3, [pc, #284]	@ (800b174 <xPortStartScheduler+0x124>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4a47      	ldr	r2, [pc, #284]	@ (800b178 <xPortStartScheduler+0x128>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d10b      	bne.n	800b078 <xPortStartScheduler+0x28>
	__asm volatile
 800b060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b064:	f383 8811 	msr	BASEPRI, r3
 800b068:	f3bf 8f6f 	isb	sy
 800b06c:	f3bf 8f4f 	dsb	sy
 800b070:	60fb      	str	r3, [r7, #12]
}
 800b072:	bf00      	nop
 800b074:	bf00      	nop
 800b076:	e7fd      	b.n	800b074 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b078:	4b3e      	ldr	r3, [pc, #248]	@ (800b174 <xPortStartScheduler+0x124>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a3f      	ldr	r2, [pc, #252]	@ (800b17c <xPortStartScheduler+0x12c>)
 800b07e:	4293      	cmp	r3, r2
 800b080:	d10b      	bne.n	800b09a <xPortStartScheduler+0x4a>
	__asm volatile
 800b082:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b086:	f383 8811 	msr	BASEPRI, r3
 800b08a:	f3bf 8f6f 	isb	sy
 800b08e:	f3bf 8f4f 	dsb	sy
 800b092:	613b      	str	r3, [r7, #16]
}
 800b094:	bf00      	nop
 800b096:	bf00      	nop
 800b098:	e7fd      	b.n	800b096 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b09a:	4b39      	ldr	r3, [pc, #228]	@ (800b180 <xPortStartScheduler+0x130>)
 800b09c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b09e:	697b      	ldr	r3, [r7, #20]
 800b0a0:	781b      	ldrb	r3, [r3, #0]
 800b0a2:	b2db      	uxtb	r3, r3
 800b0a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	22ff      	movs	r2, #255	@ 0xff
 800b0aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	781b      	ldrb	r3, [r3, #0]
 800b0b0:	b2db      	uxtb	r3, r3
 800b0b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b0b4:	78fb      	ldrb	r3, [r7, #3]
 800b0b6:	b2db      	uxtb	r3, r3
 800b0b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b0bc:	b2da      	uxtb	r2, r3
 800b0be:	4b31      	ldr	r3, [pc, #196]	@ (800b184 <xPortStartScheduler+0x134>)
 800b0c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b0c2:	4b31      	ldr	r3, [pc, #196]	@ (800b188 <xPortStartScheduler+0x138>)
 800b0c4:	2207      	movs	r2, #7
 800b0c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b0c8:	e009      	b.n	800b0de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b0ca:	4b2f      	ldr	r3, [pc, #188]	@ (800b188 <xPortStartScheduler+0x138>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	3b01      	subs	r3, #1
 800b0d0:	4a2d      	ldr	r2, [pc, #180]	@ (800b188 <xPortStartScheduler+0x138>)
 800b0d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b0d4:	78fb      	ldrb	r3, [r7, #3]
 800b0d6:	b2db      	uxtb	r3, r3
 800b0d8:	005b      	lsls	r3, r3, #1
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b0de:	78fb      	ldrb	r3, [r7, #3]
 800b0e0:	b2db      	uxtb	r3, r3
 800b0e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b0e6:	2b80      	cmp	r3, #128	@ 0x80
 800b0e8:	d0ef      	beq.n	800b0ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b0ea:	4b27      	ldr	r3, [pc, #156]	@ (800b188 <xPortStartScheduler+0x138>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f1c3 0307 	rsb	r3, r3, #7
 800b0f2:	2b04      	cmp	r3, #4
 800b0f4:	d00b      	beq.n	800b10e <xPortStartScheduler+0xbe>
	__asm volatile
 800b0f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0fa:	f383 8811 	msr	BASEPRI, r3
 800b0fe:	f3bf 8f6f 	isb	sy
 800b102:	f3bf 8f4f 	dsb	sy
 800b106:	60bb      	str	r3, [r7, #8]
}
 800b108:	bf00      	nop
 800b10a:	bf00      	nop
 800b10c:	e7fd      	b.n	800b10a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b10e:	4b1e      	ldr	r3, [pc, #120]	@ (800b188 <xPortStartScheduler+0x138>)
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	021b      	lsls	r3, r3, #8
 800b114:	4a1c      	ldr	r2, [pc, #112]	@ (800b188 <xPortStartScheduler+0x138>)
 800b116:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b118:	4b1b      	ldr	r3, [pc, #108]	@ (800b188 <xPortStartScheduler+0x138>)
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b120:	4a19      	ldr	r2, [pc, #100]	@ (800b188 <xPortStartScheduler+0x138>)
 800b122:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	b2da      	uxtb	r2, r3
 800b128:	697b      	ldr	r3, [r7, #20]
 800b12a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b12c:	4b17      	ldr	r3, [pc, #92]	@ (800b18c <xPortStartScheduler+0x13c>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	4a16      	ldr	r2, [pc, #88]	@ (800b18c <xPortStartScheduler+0x13c>)
 800b132:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b136:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b138:	4b14      	ldr	r3, [pc, #80]	@ (800b18c <xPortStartScheduler+0x13c>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	4a13      	ldr	r2, [pc, #76]	@ (800b18c <xPortStartScheduler+0x13c>)
 800b13e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800b142:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b144:	f000 f8da 	bl	800b2fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b148:	4b11      	ldr	r3, [pc, #68]	@ (800b190 <xPortStartScheduler+0x140>)
 800b14a:	2200      	movs	r2, #0
 800b14c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800b14e:	f000 f8f9 	bl	800b344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800b152:	4b10      	ldr	r3, [pc, #64]	@ (800b194 <xPortStartScheduler+0x144>)
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4a0f      	ldr	r2, [pc, #60]	@ (800b194 <xPortStartScheduler+0x144>)
 800b158:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800b15c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b15e:	f7ff ff63 	bl	800b028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b162:	f7ff f82d 	bl	800a1c0 <vTaskSwitchContext>
	prvTaskExitError();
 800b166:	f7ff ff19 	bl	800af9c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b16a:	2300      	movs	r3, #0
}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3718      	adds	r7, #24
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}
 800b174:	e000ed00 	.word	0xe000ed00
 800b178:	410fc271 	.word	0x410fc271
 800b17c:	410fc270 	.word	0x410fc270
 800b180:	e000e400 	.word	0xe000e400
 800b184:	200017e0 	.word	0x200017e0
 800b188:	200017e4 	.word	0x200017e4
 800b18c:	e000ed20 	.word	0xe000ed20
 800b190:	20000098 	.word	0x20000098
 800b194:	e000ef34 	.word	0xe000ef34

0800b198 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b198:	b480      	push	{r7}
 800b19a:	b083      	sub	sp, #12
 800b19c:	af00      	add	r7, sp, #0
	__asm volatile
 800b19e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1a2:	f383 8811 	msr	BASEPRI, r3
 800b1a6:	f3bf 8f6f 	isb	sy
 800b1aa:	f3bf 8f4f 	dsb	sy
 800b1ae:	607b      	str	r3, [r7, #4]
}
 800b1b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b1b2:	4b10      	ldr	r3, [pc, #64]	@ (800b1f4 <vPortEnterCritical+0x5c>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	3301      	adds	r3, #1
 800b1b8:	4a0e      	ldr	r2, [pc, #56]	@ (800b1f4 <vPortEnterCritical+0x5c>)
 800b1ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b1bc:	4b0d      	ldr	r3, [pc, #52]	@ (800b1f4 <vPortEnterCritical+0x5c>)
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	2b01      	cmp	r3, #1
 800b1c2:	d110      	bne.n	800b1e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b1c4:	4b0c      	ldr	r3, [pc, #48]	@ (800b1f8 <vPortEnterCritical+0x60>)
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	b2db      	uxtb	r3, r3
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00b      	beq.n	800b1e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1d2:	f383 8811 	msr	BASEPRI, r3
 800b1d6:	f3bf 8f6f 	isb	sy
 800b1da:	f3bf 8f4f 	dsb	sy
 800b1de:	603b      	str	r3, [r7, #0]
}
 800b1e0:	bf00      	nop
 800b1e2:	bf00      	nop
 800b1e4:	e7fd      	b.n	800b1e2 <vPortEnterCritical+0x4a>
	}
}
 800b1e6:	bf00      	nop
 800b1e8:	370c      	adds	r7, #12
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f0:	4770      	bx	lr
 800b1f2:	bf00      	nop
 800b1f4:	20000098 	.word	0x20000098
 800b1f8:	e000ed04 	.word	0xe000ed04

0800b1fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b083      	sub	sp, #12
 800b200:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b202:	4b12      	ldr	r3, [pc, #72]	@ (800b24c <vPortExitCritical+0x50>)
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d10b      	bne.n	800b222 <vPortExitCritical+0x26>
	__asm volatile
 800b20a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b20e:	f383 8811 	msr	BASEPRI, r3
 800b212:	f3bf 8f6f 	isb	sy
 800b216:	f3bf 8f4f 	dsb	sy
 800b21a:	607b      	str	r3, [r7, #4]
}
 800b21c:	bf00      	nop
 800b21e:	bf00      	nop
 800b220:	e7fd      	b.n	800b21e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b222:	4b0a      	ldr	r3, [pc, #40]	@ (800b24c <vPortExitCritical+0x50>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	3b01      	subs	r3, #1
 800b228:	4a08      	ldr	r2, [pc, #32]	@ (800b24c <vPortExitCritical+0x50>)
 800b22a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b22c:	4b07      	ldr	r3, [pc, #28]	@ (800b24c <vPortExitCritical+0x50>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d105      	bne.n	800b240 <vPortExitCritical+0x44>
 800b234:	2300      	movs	r3, #0
 800b236:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	f383 8811 	msr	BASEPRI, r3
}
 800b23e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b240:	bf00      	nop
 800b242:	370c      	adds	r7, #12
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr
 800b24c:	20000098 	.word	0x20000098

0800b250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b250:	f3ef 8009 	mrs	r0, PSP
 800b254:	f3bf 8f6f 	isb	sy
 800b258:	4b15      	ldr	r3, [pc, #84]	@ (800b2b0 <pxCurrentTCBConst>)
 800b25a:	681a      	ldr	r2, [r3, #0]
 800b25c:	f01e 0f10 	tst.w	lr, #16
 800b260:	bf08      	it	eq
 800b262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b26a:	6010      	str	r0, [r2, #0]
 800b26c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b270:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b274:	f380 8811 	msr	BASEPRI, r0
 800b278:	f3bf 8f4f 	dsb	sy
 800b27c:	f3bf 8f6f 	isb	sy
 800b280:	f7fe ff9e 	bl	800a1c0 <vTaskSwitchContext>
 800b284:	f04f 0000 	mov.w	r0, #0
 800b288:	f380 8811 	msr	BASEPRI, r0
 800b28c:	bc09      	pop	{r0, r3}
 800b28e:	6819      	ldr	r1, [r3, #0]
 800b290:	6808      	ldr	r0, [r1, #0]
 800b292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b296:	f01e 0f10 	tst.w	lr, #16
 800b29a:	bf08      	it	eq
 800b29c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b2a0:	f380 8809 	msr	PSP, r0
 800b2a4:	f3bf 8f6f 	isb	sy
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop
 800b2ac:	f3af 8000 	nop.w

0800b2b0 <pxCurrentTCBConst>:
 800b2b0:	200011b4 	.word	0x200011b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b2b4:	bf00      	nop
 800b2b6:	bf00      	nop

0800b2b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
	__asm volatile
 800b2be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2c2:	f383 8811 	msr	BASEPRI, r3
 800b2c6:	f3bf 8f6f 	isb	sy
 800b2ca:	f3bf 8f4f 	dsb	sy
 800b2ce:	607b      	str	r3, [r7, #4]
}
 800b2d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b2d2:	f7fe febb 	bl	800a04c <xTaskIncrementTick>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d003      	beq.n	800b2e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b2dc:	4b06      	ldr	r3, [pc, #24]	@ (800b2f8 <xPortSysTickHandler+0x40>)
 800b2de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2e2:	601a      	str	r2, [r3, #0]
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	f383 8811 	msr	BASEPRI, r3
}
 800b2ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b2f0:	bf00      	nop
 800b2f2:	3708      	adds	r7, #8
 800b2f4:	46bd      	mov	sp, r7
 800b2f6:	bd80      	pop	{r7, pc}
 800b2f8:	e000ed04 	.word	0xe000ed04

0800b2fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b2fc:	b480      	push	{r7}
 800b2fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b300:	4b0b      	ldr	r3, [pc, #44]	@ (800b330 <vPortSetupTimerInterrupt+0x34>)
 800b302:	2200      	movs	r2, #0
 800b304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b306:	4b0b      	ldr	r3, [pc, #44]	@ (800b334 <vPortSetupTimerInterrupt+0x38>)
 800b308:	2200      	movs	r2, #0
 800b30a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b30c:	4b0a      	ldr	r3, [pc, #40]	@ (800b338 <vPortSetupTimerInterrupt+0x3c>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	4a0a      	ldr	r2, [pc, #40]	@ (800b33c <vPortSetupTimerInterrupt+0x40>)
 800b312:	fba2 2303 	umull	r2, r3, r2, r3
 800b316:	099b      	lsrs	r3, r3, #6
 800b318:	4a09      	ldr	r2, [pc, #36]	@ (800b340 <vPortSetupTimerInterrupt+0x44>)
 800b31a:	3b01      	subs	r3, #1
 800b31c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b31e:	4b04      	ldr	r3, [pc, #16]	@ (800b330 <vPortSetupTimerInterrupt+0x34>)
 800b320:	2207      	movs	r2, #7
 800b322:	601a      	str	r2, [r3, #0]
}
 800b324:	bf00      	nop
 800b326:	46bd      	mov	sp, r7
 800b328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32c:	4770      	bx	lr
 800b32e:	bf00      	nop
 800b330:	e000e010 	.word	0xe000e010
 800b334:	e000e018 	.word	0xe000e018
 800b338:	20000000 	.word	0x20000000
 800b33c:	10624dd3 	.word	0x10624dd3
 800b340:	e000e014 	.word	0xe000e014

0800b344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b344:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b354 <vPortEnableVFP+0x10>
 800b348:	6801      	ldr	r1, [r0, #0]
 800b34a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b34e:	6001      	str	r1, [r0, #0]
 800b350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b352:	bf00      	nop
 800b354:	e000ed88 	.word	0xe000ed88

0800b358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b358:	b480      	push	{r7}
 800b35a:	b085      	sub	sp, #20
 800b35c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b35e:	f3ef 8305 	mrs	r3, IPSR
 800b362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2b0f      	cmp	r3, #15
 800b368:	d915      	bls.n	800b396 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b36a:	4a18      	ldr	r2, [pc, #96]	@ (800b3cc <vPortValidateInterruptPriority+0x74>)
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	4413      	add	r3, r2
 800b370:	781b      	ldrb	r3, [r3, #0]
 800b372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b374:	4b16      	ldr	r3, [pc, #88]	@ (800b3d0 <vPortValidateInterruptPriority+0x78>)
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	7afa      	ldrb	r2, [r7, #11]
 800b37a:	429a      	cmp	r2, r3
 800b37c:	d20b      	bcs.n	800b396 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b37e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b382:	f383 8811 	msr	BASEPRI, r3
 800b386:	f3bf 8f6f 	isb	sy
 800b38a:	f3bf 8f4f 	dsb	sy
 800b38e:	607b      	str	r3, [r7, #4]
}
 800b390:	bf00      	nop
 800b392:	bf00      	nop
 800b394:	e7fd      	b.n	800b392 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b396:	4b0f      	ldr	r3, [pc, #60]	@ (800b3d4 <vPortValidateInterruptPriority+0x7c>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b39e:	4b0e      	ldr	r3, [pc, #56]	@ (800b3d8 <vPortValidateInterruptPriority+0x80>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	429a      	cmp	r2, r3
 800b3a4:	d90b      	bls.n	800b3be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b3a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3aa:	f383 8811 	msr	BASEPRI, r3
 800b3ae:	f3bf 8f6f 	isb	sy
 800b3b2:	f3bf 8f4f 	dsb	sy
 800b3b6:	603b      	str	r3, [r7, #0]
}
 800b3b8:	bf00      	nop
 800b3ba:	bf00      	nop
 800b3bc:	e7fd      	b.n	800b3ba <vPortValidateInterruptPriority+0x62>
	}
 800b3be:	bf00      	nop
 800b3c0:	3714      	adds	r7, #20
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c8:	4770      	bx	lr
 800b3ca:	bf00      	nop
 800b3cc:	e000e3f0 	.word	0xe000e3f0
 800b3d0:	200017e0 	.word	0x200017e0
 800b3d4:	e000ed0c 	.word	0xe000ed0c
 800b3d8:	200017e4 	.word	0x200017e4

0800b3dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b08a      	sub	sp, #40	@ 0x28
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b3e8:	f7fe fd74 	bl	8009ed4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b3ec:	4b5c      	ldr	r3, [pc, #368]	@ (800b560 <pvPortMalloc+0x184>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d101      	bne.n	800b3f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b3f4:	f000 f924 	bl	800b640 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b3f8:	4b5a      	ldr	r3, [pc, #360]	@ (800b564 <pvPortMalloc+0x188>)
 800b3fa:	681a      	ldr	r2, [r3, #0]
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	4013      	ands	r3, r2
 800b400:	2b00      	cmp	r3, #0
 800b402:	f040 8095 	bne.w	800b530 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d01e      	beq.n	800b44a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b40c:	2208      	movs	r2, #8
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	4413      	add	r3, r2
 800b412:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	f003 0307 	and.w	r3, r3, #7
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d015      	beq.n	800b44a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f023 0307 	bic.w	r3, r3, #7
 800b424:	3308      	adds	r3, #8
 800b426:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f003 0307 	and.w	r3, r3, #7
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d00b      	beq.n	800b44a <pvPortMalloc+0x6e>
	__asm volatile
 800b432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b436:	f383 8811 	msr	BASEPRI, r3
 800b43a:	f3bf 8f6f 	isb	sy
 800b43e:	f3bf 8f4f 	dsb	sy
 800b442:	617b      	str	r3, [r7, #20]
}
 800b444:	bf00      	nop
 800b446:	bf00      	nop
 800b448:	e7fd      	b.n	800b446 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d06f      	beq.n	800b530 <pvPortMalloc+0x154>
 800b450:	4b45      	ldr	r3, [pc, #276]	@ (800b568 <pvPortMalloc+0x18c>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	687a      	ldr	r2, [r7, #4]
 800b456:	429a      	cmp	r2, r3
 800b458:	d86a      	bhi.n	800b530 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b45a:	4b44      	ldr	r3, [pc, #272]	@ (800b56c <pvPortMalloc+0x190>)
 800b45c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b45e:	4b43      	ldr	r3, [pc, #268]	@ (800b56c <pvPortMalloc+0x190>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b464:	e004      	b.n	800b470 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b468:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b472:	685b      	ldr	r3, [r3, #4]
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	429a      	cmp	r2, r3
 800b478:	d903      	bls.n	800b482 <pvPortMalloc+0xa6>
 800b47a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d1f1      	bne.n	800b466 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b482:	4b37      	ldr	r3, [pc, #220]	@ (800b560 <pvPortMalloc+0x184>)
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b488:	429a      	cmp	r2, r3
 800b48a:	d051      	beq.n	800b530 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b48c:	6a3b      	ldr	r3, [r7, #32]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	2208      	movs	r2, #8
 800b492:	4413      	add	r3, r2
 800b494:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b498:	681a      	ldr	r2, [r3, #0]
 800b49a:	6a3b      	ldr	r3, [r7, #32]
 800b49c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b49e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a0:	685a      	ldr	r2, [r3, #4]
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	1ad2      	subs	r2, r2, r3
 800b4a6:	2308      	movs	r3, #8
 800b4a8:	005b      	lsls	r3, r3, #1
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d920      	bls.n	800b4f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b4ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	4413      	add	r3, r2
 800b4b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4b6:	69bb      	ldr	r3, [r7, #24]
 800b4b8:	f003 0307 	and.w	r3, r3, #7
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d00b      	beq.n	800b4d8 <pvPortMalloc+0xfc>
	__asm volatile
 800b4c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4c4:	f383 8811 	msr	BASEPRI, r3
 800b4c8:	f3bf 8f6f 	isb	sy
 800b4cc:	f3bf 8f4f 	dsb	sy
 800b4d0:	613b      	str	r3, [r7, #16]
}
 800b4d2:	bf00      	nop
 800b4d4:	bf00      	nop
 800b4d6:	e7fd      	b.n	800b4d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4da:	685a      	ldr	r2, [r3, #4]
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	1ad2      	subs	r2, r2, r3
 800b4e0:	69bb      	ldr	r3, [r7, #24]
 800b4e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e6:	687a      	ldr	r2, [r7, #4]
 800b4e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b4ea:	69b8      	ldr	r0, [r7, #24]
 800b4ec:	f000 f90a 	bl	800b704 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b4f0:	4b1d      	ldr	r3, [pc, #116]	@ (800b568 <pvPortMalloc+0x18c>)
 800b4f2:	681a      	ldr	r2, [r3, #0]
 800b4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	1ad3      	subs	r3, r2, r3
 800b4fa:	4a1b      	ldr	r2, [pc, #108]	@ (800b568 <pvPortMalloc+0x18c>)
 800b4fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b4fe:	4b1a      	ldr	r3, [pc, #104]	@ (800b568 <pvPortMalloc+0x18c>)
 800b500:	681a      	ldr	r2, [r3, #0]
 800b502:	4b1b      	ldr	r3, [pc, #108]	@ (800b570 <pvPortMalloc+0x194>)
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	429a      	cmp	r2, r3
 800b508:	d203      	bcs.n	800b512 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b50a:	4b17      	ldr	r3, [pc, #92]	@ (800b568 <pvPortMalloc+0x18c>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4a18      	ldr	r2, [pc, #96]	@ (800b570 <pvPortMalloc+0x194>)
 800b510:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b514:	685a      	ldr	r2, [r3, #4]
 800b516:	4b13      	ldr	r3, [pc, #76]	@ (800b564 <pvPortMalloc+0x188>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	431a      	orrs	r2, r3
 800b51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b51e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b522:	2200      	movs	r2, #0
 800b524:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b526:	4b13      	ldr	r3, [pc, #76]	@ (800b574 <pvPortMalloc+0x198>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	3301      	adds	r3, #1
 800b52c:	4a11      	ldr	r2, [pc, #68]	@ (800b574 <pvPortMalloc+0x198>)
 800b52e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b530:	f7fe fcde 	bl	8009ef0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b534:	69fb      	ldr	r3, [r7, #28]
 800b536:	f003 0307 	and.w	r3, r3, #7
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d00b      	beq.n	800b556 <pvPortMalloc+0x17a>
	__asm volatile
 800b53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b542:	f383 8811 	msr	BASEPRI, r3
 800b546:	f3bf 8f6f 	isb	sy
 800b54a:	f3bf 8f4f 	dsb	sy
 800b54e:	60fb      	str	r3, [r7, #12]
}
 800b550:	bf00      	nop
 800b552:	bf00      	nop
 800b554:	e7fd      	b.n	800b552 <pvPortMalloc+0x176>
	return pvReturn;
 800b556:	69fb      	ldr	r3, [r7, #28]
}
 800b558:	4618      	mov	r0, r3
 800b55a:	3728      	adds	r7, #40	@ 0x28
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}
 800b560:	200053f0 	.word	0x200053f0
 800b564:	20005404 	.word	0x20005404
 800b568:	200053f4 	.word	0x200053f4
 800b56c:	200053e8 	.word	0x200053e8
 800b570:	200053f8 	.word	0x200053f8
 800b574:	200053fc 	.word	0x200053fc

0800b578 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b086      	sub	sp, #24
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d04f      	beq.n	800b62a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b58a:	2308      	movs	r3, #8
 800b58c:	425b      	negs	r3, r3
 800b58e:	697a      	ldr	r2, [r7, #20]
 800b590:	4413      	add	r3, r2
 800b592:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b598:	693b      	ldr	r3, [r7, #16]
 800b59a:	685a      	ldr	r2, [r3, #4]
 800b59c:	4b25      	ldr	r3, [pc, #148]	@ (800b634 <vPortFree+0xbc>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4013      	ands	r3, r2
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d10b      	bne.n	800b5be <vPortFree+0x46>
	__asm volatile
 800b5a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5aa:	f383 8811 	msr	BASEPRI, r3
 800b5ae:	f3bf 8f6f 	isb	sy
 800b5b2:	f3bf 8f4f 	dsb	sy
 800b5b6:	60fb      	str	r3, [r7, #12]
}
 800b5b8:	bf00      	nop
 800b5ba:	bf00      	nop
 800b5bc:	e7fd      	b.n	800b5ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d00b      	beq.n	800b5de <vPortFree+0x66>
	__asm volatile
 800b5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5ca:	f383 8811 	msr	BASEPRI, r3
 800b5ce:	f3bf 8f6f 	isb	sy
 800b5d2:	f3bf 8f4f 	dsb	sy
 800b5d6:	60bb      	str	r3, [r7, #8]
}
 800b5d8:	bf00      	nop
 800b5da:	bf00      	nop
 800b5dc:	e7fd      	b.n	800b5da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b5de:	693b      	ldr	r3, [r7, #16]
 800b5e0:	685a      	ldr	r2, [r3, #4]
 800b5e2:	4b14      	ldr	r3, [pc, #80]	@ (800b634 <vPortFree+0xbc>)
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	4013      	ands	r3, r2
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d01e      	beq.n	800b62a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d11a      	bne.n	800b62a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	685a      	ldr	r2, [r3, #4]
 800b5f8:	4b0e      	ldr	r3, [pc, #56]	@ (800b634 <vPortFree+0xbc>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	43db      	mvns	r3, r3
 800b5fe:	401a      	ands	r2, r3
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b604:	f7fe fc66 	bl	8009ed4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	685a      	ldr	r2, [r3, #4]
 800b60c:	4b0a      	ldr	r3, [pc, #40]	@ (800b638 <vPortFree+0xc0>)
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	4413      	add	r3, r2
 800b612:	4a09      	ldr	r2, [pc, #36]	@ (800b638 <vPortFree+0xc0>)
 800b614:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b616:	6938      	ldr	r0, [r7, #16]
 800b618:	f000 f874 	bl	800b704 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b61c:	4b07      	ldr	r3, [pc, #28]	@ (800b63c <vPortFree+0xc4>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	3301      	adds	r3, #1
 800b622:	4a06      	ldr	r2, [pc, #24]	@ (800b63c <vPortFree+0xc4>)
 800b624:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b626:	f7fe fc63 	bl	8009ef0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b62a:	bf00      	nop
 800b62c:	3718      	adds	r7, #24
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	20005404 	.word	0x20005404
 800b638:	200053f4 	.word	0x200053f4
 800b63c:	20005400 	.word	0x20005400

0800b640 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b640:	b480      	push	{r7}
 800b642:	b085      	sub	sp, #20
 800b644:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b646:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b64a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b64c:	4b27      	ldr	r3, [pc, #156]	@ (800b6ec <prvHeapInit+0xac>)
 800b64e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	f003 0307 	and.w	r3, r3, #7
 800b656:	2b00      	cmp	r3, #0
 800b658:	d00c      	beq.n	800b674 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	3307      	adds	r3, #7
 800b65e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	f023 0307 	bic.w	r3, r3, #7
 800b666:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b668:	68ba      	ldr	r2, [r7, #8]
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	1ad3      	subs	r3, r2, r3
 800b66e:	4a1f      	ldr	r2, [pc, #124]	@ (800b6ec <prvHeapInit+0xac>)
 800b670:	4413      	add	r3, r2
 800b672:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b678:	4a1d      	ldr	r2, [pc, #116]	@ (800b6f0 <prvHeapInit+0xb0>)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b67e:	4b1c      	ldr	r3, [pc, #112]	@ (800b6f0 <prvHeapInit+0xb0>)
 800b680:	2200      	movs	r2, #0
 800b682:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	68ba      	ldr	r2, [r7, #8]
 800b688:	4413      	add	r3, r2
 800b68a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b68c:	2208      	movs	r2, #8
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	1a9b      	subs	r3, r3, r2
 800b692:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f023 0307 	bic.w	r3, r3, #7
 800b69a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	4a15      	ldr	r2, [pc, #84]	@ (800b6f4 <prvHeapInit+0xb4>)
 800b6a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b6a2:	4b14      	ldr	r3, [pc, #80]	@ (800b6f4 <prvHeapInit+0xb4>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b6aa:	4b12      	ldr	r3, [pc, #72]	@ (800b6f4 <prvHeapInit+0xb4>)
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	68fa      	ldr	r2, [r7, #12]
 800b6ba:	1ad2      	subs	r2, r2, r3
 800b6bc:	683b      	ldr	r3, [r7, #0]
 800b6be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b6c0:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f4 <prvHeapInit+0xb4>)
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	685b      	ldr	r3, [r3, #4]
 800b6cc:	4a0a      	ldr	r2, [pc, #40]	@ (800b6f8 <prvHeapInit+0xb8>)
 800b6ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	685b      	ldr	r3, [r3, #4]
 800b6d4:	4a09      	ldr	r2, [pc, #36]	@ (800b6fc <prvHeapInit+0xbc>)
 800b6d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b6d8:	4b09      	ldr	r3, [pc, #36]	@ (800b700 <prvHeapInit+0xc0>)
 800b6da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b6de:	601a      	str	r2, [r3, #0]
}
 800b6e0:	bf00      	nop
 800b6e2:	3714      	adds	r7, #20
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr
 800b6ec:	200017e8 	.word	0x200017e8
 800b6f0:	200053e8 	.word	0x200053e8
 800b6f4:	200053f0 	.word	0x200053f0
 800b6f8:	200053f8 	.word	0x200053f8
 800b6fc:	200053f4 	.word	0x200053f4
 800b700:	20005404 	.word	0x20005404

0800b704 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b704:	b480      	push	{r7}
 800b706:	b085      	sub	sp, #20
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b70c:	4b28      	ldr	r3, [pc, #160]	@ (800b7b0 <prvInsertBlockIntoFreeList+0xac>)
 800b70e:	60fb      	str	r3, [r7, #12]
 800b710:	e002      	b.n	800b718 <prvInsertBlockIntoFreeList+0x14>
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	60fb      	str	r3, [r7, #12]
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	687a      	ldr	r2, [r7, #4]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d8f7      	bhi.n	800b712 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	685b      	ldr	r3, [r3, #4]
 800b72a:	68ba      	ldr	r2, [r7, #8]
 800b72c:	4413      	add	r3, r2
 800b72e:	687a      	ldr	r2, [r7, #4]
 800b730:	429a      	cmp	r2, r3
 800b732:	d108      	bne.n	800b746 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	685a      	ldr	r2, [r3, #4]
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	441a      	add	r2, r3
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	685b      	ldr	r3, [r3, #4]
 800b74e:	68ba      	ldr	r2, [r7, #8]
 800b750:	441a      	add	r2, r3
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	429a      	cmp	r2, r3
 800b758:	d118      	bne.n	800b78c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	681a      	ldr	r2, [r3, #0]
 800b75e:	4b15      	ldr	r3, [pc, #84]	@ (800b7b4 <prvInsertBlockIntoFreeList+0xb0>)
 800b760:	681b      	ldr	r3, [r3, #0]
 800b762:	429a      	cmp	r2, r3
 800b764:	d00d      	beq.n	800b782 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	685a      	ldr	r2, [r3, #4]
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	685b      	ldr	r3, [r3, #4]
 800b770:	441a      	add	r2, r3
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	681a      	ldr	r2, [r3, #0]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	601a      	str	r2, [r3, #0]
 800b780:	e008      	b.n	800b794 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b782:	4b0c      	ldr	r3, [pc, #48]	@ (800b7b4 <prvInsertBlockIntoFreeList+0xb0>)
 800b784:	681a      	ldr	r2, [r3, #0]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	601a      	str	r2, [r3, #0]
 800b78a:	e003      	b.n	800b794 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681a      	ldr	r2, [r3, #0]
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	429a      	cmp	r2, r3
 800b79a:	d002      	beq.n	800b7a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	687a      	ldr	r2, [r7, #4]
 800b7a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b7a2:	bf00      	nop
 800b7a4:	3714      	adds	r7, #20
 800b7a6:	46bd      	mov	sp, r7
 800b7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ac:	4770      	bx	lr
 800b7ae:	bf00      	nop
 800b7b0:	200053e8 	.word	0x200053e8
 800b7b4:	200053f0 	.word	0x200053f0

0800b7b8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b7bc:	2200      	movs	r2, #0
 800b7be:	4912      	ldr	r1, [pc, #72]	@ (800b808 <MX_USB_DEVICE_Init+0x50>)
 800b7c0:	4812      	ldr	r0, [pc, #72]	@ (800b80c <MX_USB_DEVICE_Init+0x54>)
 800b7c2:	f7fb fd29 	bl	8007218 <USBD_Init>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d001      	beq.n	800b7d0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b7cc:	f7f5 fb8e 	bl	8000eec <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b7d0:	490f      	ldr	r1, [pc, #60]	@ (800b810 <MX_USB_DEVICE_Init+0x58>)
 800b7d2:	480e      	ldr	r0, [pc, #56]	@ (800b80c <MX_USB_DEVICE_Init+0x54>)
 800b7d4:	f7fb fd50 	bl	8007278 <USBD_RegisterClass>
 800b7d8:	4603      	mov	r3, r0
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d001      	beq.n	800b7e2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b7de:	f7f5 fb85 	bl	8000eec <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b7e2:	490c      	ldr	r1, [pc, #48]	@ (800b814 <MX_USB_DEVICE_Init+0x5c>)
 800b7e4:	4809      	ldr	r0, [pc, #36]	@ (800b80c <MX_USB_DEVICE_Init+0x54>)
 800b7e6:	f7fb fc87 	bl	80070f8 <USBD_CDC_RegisterInterface>
 800b7ea:	4603      	mov	r3, r0
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d001      	beq.n	800b7f4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b7f0:	f7f5 fb7c 	bl	8000eec <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b7f4:	4805      	ldr	r0, [pc, #20]	@ (800b80c <MX_USB_DEVICE_Init+0x54>)
 800b7f6:	f7fb fd75 	bl	80072e4 <USBD_Start>
 800b7fa:	4603      	mov	r3, r0
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d001      	beq.n	800b804 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b800:	f7f5 fb74 	bl	8000eec <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b804:	bf00      	nop
 800b806:	bd80      	pop	{r7, pc}
 800b808:	200000b0 	.word	0x200000b0
 800b80c:	20005408 	.word	0x20005408
 800b810:	20000018 	.word	0x20000018
 800b814:	2000009c 	.word	0x2000009c

0800b818 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b81c:	2200      	movs	r2, #0
 800b81e:	4905      	ldr	r1, [pc, #20]	@ (800b834 <CDC_Init_FS+0x1c>)
 800b820:	4805      	ldr	r0, [pc, #20]	@ (800b838 <CDC_Init_FS+0x20>)
 800b822:	f7fb fc83 	bl	800712c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b826:	4905      	ldr	r1, [pc, #20]	@ (800b83c <CDC_Init_FS+0x24>)
 800b828:	4803      	ldr	r0, [pc, #12]	@ (800b838 <CDC_Init_FS+0x20>)
 800b82a:	f7fb fca1 	bl	8007170 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b82e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b830:	4618      	mov	r0, r3
 800b832:	bd80      	pop	{r7, pc}
 800b834:	20005ee4 	.word	0x20005ee4
 800b838:	20005408 	.word	0x20005408
 800b83c:	200056e4 	.word	0x200056e4

0800b840 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b840:	b480      	push	{r7}
 800b842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b844:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b846:	4618      	mov	r0, r3
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr

0800b850 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b850:	b480      	push	{r7}
 800b852:	b083      	sub	sp, #12
 800b854:	af00      	add	r7, sp, #0
 800b856:	4603      	mov	r3, r0
 800b858:	6039      	str	r1, [r7, #0]
 800b85a:	71fb      	strb	r3, [r7, #7]
 800b85c:	4613      	mov	r3, r2
 800b85e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b860:	79fb      	ldrb	r3, [r7, #7]
 800b862:	2b23      	cmp	r3, #35	@ 0x23
 800b864:	d84a      	bhi.n	800b8fc <CDC_Control_FS+0xac>
 800b866:	a201      	add	r2, pc, #4	@ (adr r2, 800b86c <CDC_Control_FS+0x1c>)
 800b868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b86c:	0800b8fd 	.word	0x0800b8fd
 800b870:	0800b8fd 	.word	0x0800b8fd
 800b874:	0800b8fd 	.word	0x0800b8fd
 800b878:	0800b8fd 	.word	0x0800b8fd
 800b87c:	0800b8fd 	.word	0x0800b8fd
 800b880:	0800b8fd 	.word	0x0800b8fd
 800b884:	0800b8fd 	.word	0x0800b8fd
 800b888:	0800b8fd 	.word	0x0800b8fd
 800b88c:	0800b8fd 	.word	0x0800b8fd
 800b890:	0800b8fd 	.word	0x0800b8fd
 800b894:	0800b8fd 	.word	0x0800b8fd
 800b898:	0800b8fd 	.word	0x0800b8fd
 800b89c:	0800b8fd 	.word	0x0800b8fd
 800b8a0:	0800b8fd 	.word	0x0800b8fd
 800b8a4:	0800b8fd 	.word	0x0800b8fd
 800b8a8:	0800b8fd 	.word	0x0800b8fd
 800b8ac:	0800b8fd 	.word	0x0800b8fd
 800b8b0:	0800b8fd 	.word	0x0800b8fd
 800b8b4:	0800b8fd 	.word	0x0800b8fd
 800b8b8:	0800b8fd 	.word	0x0800b8fd
 800b8bc:	0800b8fd 	.word	0x0800b8fd
 800b8c0:	0800b8fd 	.word	0x0800b8fd
 800b8c4:	0800b8fd 	.word	0x0800b8fd
 800b8c8:	0800b8fd 	.word	0x0800b8fd
 800b8cc:	0800b8fd 	.word	0x0800b8fd
 800b8d0:	0800b8fd 	.word	0x0800b8fd
 800b8d4:	0800b8fd 	.word	0x0800b8fd
 800b8d8:	0800b8fd 	.word	0x0800b8fd
 800b8dc:	0800b8fd 	.word	0x0800b8fd
 800b8e0:	0800b8fd 	.word	0x0800b8fd
 800b8e4:	0800b8fd 	.word	0x0800b8fd
 800b8e8:	0800b8fd 	.word	0x0800b8fd
 800b8ec:	0800b8fd 	.word	0x0800b8fd
 800b8f0:	0800b8fd 	.word	0x0800b8fd
 800b8f4:	0800b8fd 	.word	0x0800b8fd
 800b8f8:	0800b8fd 	.word	0x0800b8fd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b8fc:	bf00      	nop
  }

  return (USBD_OK);
 800b8fe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b086      	sub	sp, #24
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
 800b914:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for(uint32_t i = 0; i<*Len; i++)
 800b916:	2300      	movs	r3, #0
 800b918:	617b      	str	r3, [r7, #20]
 800b91a:	e033      	b.n	800b984 <CDC_Receive_FS+0x78>
	{
		uint8_t b = Buf[i];
 800b91c:	687a      	ldr	r2, [r7, #4]
 800b91e:	697b      	ldr	r3, [r7, #20]
 800b920:	4413      	add	r3, r2
 800b922:	781b      	ldrb	r3, [r3, #0]
 800b924:	74fb      	strb	r3, [r7, #19]

		if(rxIndex == 0 && b !=0xAA) continue;
 800b926:	4b20      	ldr	r3, [pc, #128]	@ (800b9a8 <CDC_Receive_FS+0x9c>)
 800b928:	781b      	ldrb	r3, [r3, #0]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d102      	bne.n	800b934 <CDC_Receive_FS+0x28>
 800b92e:	7cfb      	ldrb	r3, [r7, #19]
 800b930:	2baa      	cmp	r3, #170	@ 0xaa
 800b932:	d123      	bne.n	800b97c <CDC_Receive_FS+0x70>

		rxBuffer[rxIndex++] = b;
 800b934:	4b1c      	ldr	r3, [pc, #112]	@ (800b9a8 <CDC_Receive_FS+0x9c>)
 800b936:	781b      	ldrb	r3, [r3, #0]
 800b938:	1c5a      	adds	r2, r3, #1
 800b93a:	b2d1      	uxtb	r1, r2
 800b93c:	4a1a      	ldr	r2, [pc, #104]	@ (800b9a8 <CDC_Receive_FS+0x9c>)
 800b93e:	7011      	strb	r1, [r2, #0]
 800b940:	4619      	mov	r1, r3
 800b942:	4a1a      	ldr	r2, [pc, #104]	@ (800b9ac <CDC_Receive_FS+0xa0>)
 800b944:	7cfb      	ldrb	r3, [r7, #19]
 800b946:	5453      	strb	r3, [r2, r1]

		if(rxIndex == PACKET_SIZE)
 800b948:	4b17      	ldr	r3, [pc, #92]	@ (800b9a8 <CDC_Receive_FS+0x9c>)
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	2b0b      	cmp	r3, #11
 800b94e:	d116      	bne.n	800b97e <CDC_Receive_FS+0x72>
		{
			SetpointPacket irqPacket;
			memcpy((void*)&irqPacket, (void*)rxBuffer, PACKET_SIZE);
 800b950:	4a16      	ldr	r2, [pc, #88]	@ (800b9ac <CDC_Receive_FS+0xa0>)
 800b952:	f107 0308 	add.w	r3, r7, #8
 800b956:	6810      	ldr	r0, [r2, #0]
 800b958:	6851      	ldr	r1, [r2, #4]
 800b95a:	c303      	stmia	r3!, {r0, r1}
 800b95c:	8911      	ldrh	r1, [r2, #8]
 800b95e:	7a92      	ldrb	r2, [r2, #10]
 800b960:	8019      	strh	r1, [r3, #0]
 800b962:	709a      	strb	r2, [r3, #2]
			osMessageQueuePut(USBqueueHandle, &irqPacket, 0, 0);
 800b964:	4b12      	ldr	r3, [pc, #72]	@ (800b9b0 <CDC_Receive_FS+0xa4>)
 800b966:	6818      	ldr	r0, [r3, #0]
 800b968:	f107 0108 	add.w	r1, r7, #8
 800b96c:	2300      	movs	r3, #0
 800b96e:	2200      	movs	r2, #0
 800b970:	f7fd f94e 	bl	8008c10 <osMessageQueuePut>

//			__disable_irq();
//			memcpy((void*)&active_packet, (void*)rxBuffer, PACKET_SIZE);
//			__enable_irq();
			rxIndex = 0;
 800b974:	4b0c      	ldr	r3, [pc, #48]	@ (800b9a8 <CDC_Receive_FS+0x9c>)
 800b976:	2200      	movs	r2, #0
 800b978:	701a      	strb	r2, [r3, #0]
 800b97a:	e000      	b.n	800b97e <CDC_Receive_FS+0x72>
		if(rxIndex == 0 && b !=0xAA) continue;
 800b97c:	bf00      	nop
	for(uint32_t i = 0; i<*Len; i++)
 800b97e:	697b      	ldr	r3, [r7, #20]
 800b980:	3301      	adds	r3, #1
 800b982:	617b      	str	r3, [r7, #20]
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	697a      	ldr	r2, [r7, #20]
 800b98a:	429a      	cmp	r2, r3
 800b98c:	d3c6      	bcc.n	800b91c <CDC_Receive_FS+0x10>
		}

	}

	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b98e:	6879      	ldr	r1, [r7, #4]
 800b990:	4808      	ldr	r0, [pc, #32]	@ (800b9b4 <CDC_Receive_FS+0xa8>)
 800b992:	f7fb fbed 	bl	8007170 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b996:	4807      	ldr	r0, [pc, #28]	@ (800b9b4 <CDC_Receive_FS+0xa8>)
 800b998:	f7fb fc08 	bl	80071ac <USBD_CDC_ReceivePacket>

	return (USBD_OK);
 800b99c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3718      	adds	r7, #24
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop
 800b9a8:	20000a14 	.word	0x20000a14
 800b9ac:	200009d4 	.word	0x200009d4
 800b9b0:	200008d4 	.word	0x200008d4
 800b9b4:	20005408 	.word	0x20005408

0800b9b8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b9b8:	b480      	push	{r7}
 800b9ba:	b087      	sub	sp, #28
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	60f8      	str	r0, [r7, #12]
 800b9c0:	60b9      	str	r1, [r7, #8]
 800b9c2:	4613      	mov	r3, r2
 800b9c4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b9ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	371c      	adds	r7, #28
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d8:	4770      	bx	lr
	...

0800b9dc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9dc:	b480      	push	{r7}
 800b9de:	b083      	sub	sp, #12
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	6039      	str	r1, [r7, #0]
 800b9e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b9e8:	683b      	ldr	r3, [r7, #0]
 800b9ea:	2212      	movs	r2, #18
 800b9ec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b9ee:	4b03      	ldr	r3, [pc, #12]	@ (800b9fc <USBD_FS_DeviceDescriptor+0x20>)
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	370c      	adds	r7, #12
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fa:	4770      	bx	lr
 800b9fc:	200000cc 	.word	0x200000cc

0800ba00 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b083      	sub	sp, #12
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	4603      	mov	r3, r0
 800ba08:	6039      	str	r1, [r7, #0]
 800ba0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	2204      	movs	r2, #4
 800ba10:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ba12:	4b03      	ldr	r3, [pc, #12]	@ (800ba20 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ba14:	4618      	mov	r0, r3
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr
 800ba20:	200000e0 	.word	0x200000e0

0800ba24 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba24:	b580      	push	{r7, lr}
 800ba26:	b082      	sub	sp, #8
 800ba28:	af00      	add	r7, sp, #0
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	6039      	str	r1, [r7, #0]
 800ba2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba30:	79fb      	ldrb	r3, [r7, #7]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d105      	bne.n	800ba42 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba36:	683a      	ldr	r2, [r7, #0]
 800ba38:	4907      	ldr	r1, [pc, #28]	@ (800ba58 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba3a:	4808      	ldr	r0, [pc, #32]	@ (800ba5c <USBD_FS_ProductStrDescriptor+0x38>)
 800ba3c:	f7fc fe18 	bl	8008670 <USBD_GetString>
 800ba40:	e004      	b.n	800ba4c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ba42:	683a      	ldr	r2, [r7, #0]
 800ba44:	4904      	ldr	r1, [pc, #16]	@ (800ba58 <USBD_FS_ProductStrDescriptor+0x34>)
 800ba46:	4805      	ldr	r0, [pc, #20]	@ (800ba5c <USBD_FS_ProductStrDescriptor+0x38>)
 800ba48:	f7fc fe12 	bl	8008670 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba4c:	4b02      	ldr	r3, [pc, #8]	@ (800ba58 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	3708      	adds	r7, #8
 800ba52:	46bd      	mov	sp, r7
 800ba54:	bd80      	pop	{r7, pc}
 800ba56:	bf00      	nop
 800ba58:	200066e4 	.word	0x200066e4
 800ba5c:	0800c458 	.word	0x0800c458

0800ba60 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b082      	sub	sp, #8
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	4603      	mov	r3, r0
 800ba68:	6039      	str	r1, [r7, #0]
 800ba6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ba6c:	683a      	ldr	r2, [r7, #0]
 800ba6e:	4904      	ldr	r1, [pc, #16]	@ (800ba80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ba70:	4804      	ldr	r0, [pc, #16]	@ (800ba84 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ba72:	f7fc fdfd 	bl	8008670 <USBD_GetString>
  return USBD_StrDesc;
 800ba76:	4b02      	ldr	r3, [pc, #8]	@ (800ba80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	200066e4 	.word	0x200066e4
 800ba84:	0800c470 	.word	0x0800c470

0800ba88 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba88:	b580      	push	{r7, lr}
 800ba8a:	b082      	sub	sp, #8
 800ba8c:	af00      	add	r7, sp, #0
 800ba8e:	4603      	mov	r3, r0
 800ba90:	6039      	str	r1, [r7, #0]
 800ba92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ba94:	683b      	ldr	r3, [r7, #0]
 800ba96:	221a      	movs	r2, #26
 800ba98:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ba9a:	f000 f843 	bl	800bb24 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ba9e:	4b02      	ldr	r3, [pc, #8]	@ (800baa8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800baa0:	4618      	mov	r0, r3
 800baa2:	3708      	adds	r7, #8
 800baa4:	46bd      	mov	sp, r7
 800baa6:	bd80      	pop	{r7, pc}
 800baa8:	200000e4 	.word	0x200000e4

0800baac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	4603      	mov	r3, r0
 800bab4:	6039      	str	r1, [r7, #0]
 800bab6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bab8:	79fb      	ldrb	r3, [r7, #7]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d105      	bne.n	800baca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800babe:	683a      	ldr	r2, [r7, #0]
 800bac0:	4907      	ldr	r1, [pc, #28]	@ (800bae0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bac2:	4808      	ldr	r0, [pc, #32]	@ (800bae4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bac4:	f7fc fdd4 	bl	8008670 <USBD_GetString>
 800bac8:	e004      	b.n	800bad4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800baca:	683a      	ldr	r2, [r7, #0]
 800bacc:	4904      	ldr	r1, [pc, #16]	@ (800bae0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bace:	4805      	ldr	r0, [pc, #20]	@ (800bae4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bad0:	f7fc fdce 	bl	8008670 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bad4:	4b02      	ldr	r3, [pc, #8]	@ (800bae0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bad6:	4618      	mov	r0, r3
 800bad8:	3708      	adds	r7, #8
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	200066e4 	.word	0x200066e4
 800bae4:	0800c484 	.word	0x0800c484

0800bae8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b082      	sub	sp, #8
 800baec:	af00      	add	r7, sp, #0
 800baee:	4603      	mov	r3, r0
 800baf0:	6039      	str	r1, [r7, #0]
 800baf2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800baf4:	79fb      	ldrb	r3, [r7, #7]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d105      	bne.n	800bb06 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bafa:	683a      	ldr	r2, [r7, #0]
 800bafc:	4907      	ldr	r1, [pc, #28]	@ (800bb1c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bafe:	4808      	ldr	r0, [pc, #32]	@ (800bb20 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb00:	f7fc fdb6 	bl	8008670 <USBD_GetString>
 800bb04:	e004      	b.n	800bb10 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb06:	683a      	ldr	r2, [r7, #0]
 800bb08:	4904      	ldr	r1, [pc, #16]	@ (800bb1c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb0a:	4805      	ldr	r0, [pc, #20]	@ (800bb20 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb0c:	f7fc fdb0 	bl	8008670 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb10:	4b02      	ldr	r3, [pc, #8]	@ (800bb1c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3708      	adds	r7, #8
 800bb16:	46bd      	mov	sp, r7
 800bb18:	bd80      	pop	{r7, pc}
 800bb1a:	bf00      	nop
 800bb1c:	200066e4 	.word	0x200066e4
 800bb20:	0800c490 	.word	0x0800c490

0800bb24 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b084      	sub	sp, #16
 800bb28:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bb2a:	4b0f      	ldr	r3, [pc, #60]	@ (800bb68 <Get_SerialNum+0x44>)
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bb30:	4b0e      	ldr	r3, [pc, #56]	@ (800bb6c <Get_SerialNum+0x48>)
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bb36:	4b0e      	ldr	r3, [pc, #56]	@ (800bb70 <Get_SerialNum+0x4c>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bb3c:	68fa      	ldr	r2, [r7, #12]
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	4413      	add	r3, r2
 800bb42:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d009      	beq.n	800bb5e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bb4a:	2208      	movs	r2, #8
 800bb4c:	4909      	ldr	r1, [pc, #36]	@ (800bb74 <Get_SerialNum+0x50>)
 800bb4e:	68f8      	ldr	r0, [r7, #12]
 800bb50:	f000 f814 	bl	800bb7c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bb54:	2204      	movs	r2, #4
 800bb56:	4908      	ldr	r1, [pc, #32]	@ (800bb78 <Get_SerialNum+0x54>)
 800bb58:	68b8      	ldr	r0, [r7, #8]
 800bb5a:	f000 f80f 	bl	800bb7c <IntToUnicode>
  }
}
 800bb5e:	bf00      	nop
 800bb60:	3710      	adds	r7, #16
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}
 800bb66:	bf00      	nop
 800bb68:	1fff7a10 	.word	0x1fff7a10
 800bb6c:	1fff7a14 	.word	0x1fff7a14
 800bb70:	1fff7a18 	.word	0x1fff7a18
 800bb74:	200000e6 	.word	0x200000e6
 800bb78:	200000f6 	.word	0x200000f6

0800bb7c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	b087      	sub	sp, #28
 800bb80:	af00      	add	r7, sp, #0
 800bb82:	60f8      	str	r0, [r7, #12]
 800bb84:	60b9      	str	r1, [r7, #8]
 800bb86:	4613      	mov	r3, r2
 800bb88:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bb8a:	2300      	movs	r3, #0
 800bb8c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bb8e:	2300      	movs	r3, #0
 800bb90:	75fb      	strb	r3, [r7, #23]
 800bb92:	e027      	b.n	800bbe4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	0f1b      	lsrs	r3, r3, #28
 800bb98:	2b09      	cmp	r3, #9
 800bb9a:	d80b      	bhi.n	800bbb4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	0f1b      	lsrs	r3, r3, #28
 800bba0:	b2da      	uxtb	r2, r3
 800bba2:	7dfb      	ldrb	r3, [r7, #23]
 800bba4:	005b      	lsls	r3, r3, #1
 800bba6:	4619      	mov	r1, r3
 800bba8:	68bb      	ldr	r3, [r7, #8]
 800bbaa:	440b      	add	r3, r1
 800bbac:	3230      	adds	r2, #48	@ 0x30
 800bbae:	b2d2      	uxtb	r2, r2
 800bbb0:	701a      	strb	r2, [r3, #0]
 800bbb2:	e00a      	b.n	800bbca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	0f1b      	lsrs	r3, r3, #28
 800bbb8:	b2da      	uxtb	r2, r3
 800bbba:	7dfb      	ldrb	r3, [r7, #23]
 800bbbc:	005b      	lsls	r3, r3, #1
 800bbbe:	4619      	mov	r1, r3
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	440b      	add	r3, r1
 800bbc4:	3237      	adds	r2, #55	@ 0x37
 800bbc6:	b2d2      	uxtb	r2, r2
 800bbc8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	011b      	lsls	r3, r3, #4
 800bbce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bbd0:	7dfb      	ldrb	r3, [r7, #23]
 800bbd2:	005b      	lsls	r3, r3, #1
 800bbd4:	3301      	adds	r3, #1
 800bbd6:	68ba      	ldr	r2, [r7, #8]
 800bbd8:	4413      	add	r3, r2
 800bbda:	2200      	movs	r2, #0
 800bbdc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bbde:	7dfb      	ldrb	r3, [r7, #23]
 800bbe0:	3301      	adds	r3, #1
 800bbe2:	75fb      	strb	r3, [r7, #23]
 800bbe4:	7dfa      	ldrb	r2, [r7, #23]
 800bbe6:	79fb      	ldrb	r3, [r7, #7]
 800bbe8:	429a      	cmp	r2, r3
 800bbea:	d3d3      	bcc.n	800bb94 <IntToUnicode+0x18>
  }
}
 800bbec:	bf00      	nop
 800bbee:	bf00      	nop
 800bbf0:	371c      	adds	r7, #28
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr
	...

0800bbfc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b08a      	sub	sp, #40	@ 0x28
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc04:	f107 0314 	add.w	r3, r7, #20
 800bc08:	2200      	movs	r2, #0
 800bc0a:	601a      	str	r2, [r3, #0]
 800bc0c:	605a      	str	r2, [r3, #4]
 800bc0e:	609a      	str	r2, [r3, #8]
 800bc10:	60da      	str	r2, [r3, #12]
 800bc12:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc1c:	d13a      	bne.n	800bc94 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc1e:	2300      	movs	r3, #0
 800bc20:	613b      	str	r3, [r7, #16]
 800bc22:	4b1e      	ldr	r3, [pc, #120]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc26:	4a1d      	ldr	r2, [pc, #116]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc28:	f043 0301 	orr.w	r3, r3, #1
 800bc2c:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc2e:	4b1b      	ldr	r3, [pc, #108]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc32:	f003 0301 	and.w	r3, r3, #1
 800bc36:	613b      	str	r3, [r7, #16]
 800bc38:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bc3a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bc3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bc40:	2302      	movs	r3, #2
 800bc42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc44:	2300      	movs	r3, #0
 800bc46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc48:	2303      	movs	r3, #3
 800bc4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bc4c:	230a      	movs	r3, #10
 800bc4e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc50:	f107 0314 	add.w	r3, r7, #20
 800bc54:	4619      	mov	r1, r3
 800bc56:	4812      	ldr	r0, [pc, #72]	@ (800bca0 <HAL_PCD_MspInit+0xa4>)
 800bc58:	f7f6 fb60 	bl	800231c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bc5c:	4b0f      	ldr	r3, [pc, #60]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bc60:	4a0e      	ldr	r2, [pc, #56]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc66:	6353      	str	r3, [r2, #52]	@ 0x34
 800bc68:	2300      	movs	r3, #0
 800bc6a:	60fb      	str	r3, [r7, #12]
 800bc6c:	4b0b      	ldr	r3, [pc, #44]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc70:	4a0a      	ldr	r2, [pc, #40]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bc76:	6453      	str	r3, [r2, #68]	@ 0x44
 800bc78:	4b08      	ldr	r3, [pc, #32]	@ (800bc9c <HAL_PCD_MspInit+0xa0>)
 800bc7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bc80:	60fb      	str	r3, [r7, #12]
 800bc82:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800bc84:	2200      	movs	r2, #0
 800bc86:	2105      	movs	r1, #5
 800bc88:	2043      	movs	r0, #67	@ 0x43
 800bc8a:	f7f6 f833 	bl	8001cf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bc8e:	2043      	movs	r0, #67	@ 0x43
 800bc90:	f7f6 f84c 	bl	8001d2c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bc94:	bf00      	nop
 800bc96:	3728      	adds	r7, #40	@ 0x28
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	bd80      	pop	{r7, pc}
 800bc9c:	40023800 	.word	0x40023800
 800bca0:	40020000 	.word	0x40020000

0800bca4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b082      	sub	sp, #8
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bcb8:	4619      	mov	r1, r3
 800bcba:	4610      	mov	r0, r2
 800bcbc:	f7fb fb5f 	bl	800737e <USBD_LL_SetupStage>
}
 800bcc0:	bf00      	nop
 800bcc2:	3708      	adds	r7, #8
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b082      	sub	sp, #8
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
 800bcd0:	460b      	mov	r3, r1
 800bcd2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bcda:	78fa      	ldrb	r2, [r7, #3]
 800bcdc:	6879      	ldr	r1, [r7, #4]
 800bcde:	4613      	mov	r3, r2
 800bce0:	00db      	lsls	r3, r3, #3
 800bce2:	4413      	add	r3, r2
 800bce4:	009b      	lsls	r3, r3, #2
 800bce6:	440b      	add	r3, r1
 800bce8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bcec:	681a      	ldr	r2, [r3, #0]
 800bcee:	78fb      	ldrb	r3, [r7, #3]
 800bcf0:	4619      	mov	r1, r3
 800bcf2:	f7fb fb99 	bl	8007428 <USBD_LL_DataOutStage>
}
 800bcf6:	bf00      	nop
 800bcf8:	3708      	adds	r7, #8
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}

0800bcfe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcfe:	b580      	push	{r7, lr}
 800bd00:	b082      	sub	sp, #8
 800bd02:	af00      	add	r7, sp, #0
 800bd04:	6078      	str	r0, [r7, #4]
 800bd06:	460b      	mov	r3, r1
 800bd08:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bd10:	78fa      	ldrb	r2, [r7, #3]
 800bd12:	6879      	ldr	r1, [r7, #4]
 800bd14:	4613      	mov	r3, r2
 800bd16:	00db      	lsls	r3, r3, #3
 800bd18:	4413      	add	r3, r2
 800bd1a:	009b      	lsls	r3, r3, #2
 800bd1c:	440b      	add	r3, r1
 800bd1e:	3320      	adds	r3, #32
 800bd20:	681a      	ldr	r2, [r3, #0]
 800bd22:	78fb      	ldrb	r3, [r7, #3]
 800bd24:	4619      	mov	r1, r3
 800bd26:	f7fb fc3b 	bl	80075a0 <USBD_LL_DataInStage>
}
 800bd2a:	bf00      	nop
 800bd2c:	3708      	adds	r7, #8
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}

0800bd32 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd32:	b580      	push	{r7, lr}
 800bd34:	b082      	sub	sp, #8
 800bd36:	af00      	add	r7, sp, #0
 800bd38:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd40:	4618      	mov	r0, r3
 800bd42:	f7fb fd7f 	bl	8007844 <USBD_LL_SOF>
}
 800bd46:	bf00      	nop
 800bd48:	3708      	adds	r7, #8
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b084      	sub	sp, #16
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bd56:	2301      	movs	r3, #1
 800bd58:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	79db      	ldrb	r3, [r3, #7]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d102      	bne.n	800bd68 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bd62:	2300      	movs	r3, #0
 800bd64:	73fb      	strb	r3, [r7, #15]
 800bd66:	e008      	b.n	800bd7a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	79db      	ldrb	r3, [r3, #7]
 800bd6c:	2b02      	cmp	r3, #2
 800bd6e:	d102      	bne.n	800bd76 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bd70:	2301      	movs	r3, #1
 800bd72:	73fb      	strb	r3, [r7, #15]
 800bd74:	e001      	b.n	800bd7a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bd76:	f7f5 f8b9 	bl	8000eec <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd80:	7bfa      	ldrb	r2, [r7, #15]
 800bd82:	4611      	mov	r1, r2
 800bd84:	4618      	mov	r0, r3
 800bd86:	f7fb fd19 	bl	80077bc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bd90:	4618      	mov	r0, r3
 800bd92:	f7fb fcc0 	bl	8007716 <USBD_LL_Reset>
}
 800bd96:	bf00      	nop
 800bd98:	3710      	adds	r7, #16
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}
	...

0800bda0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fb fd14 	bl	80077dc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bdbc:	681b      	ldr	r3, [r3, #0]
 800bdbe:	687a      	ldr	r2, [r7, #4]
 800bdc0:	6812      	ldr	r2, [r2, #0]
 800bdc2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bdc6:	f043 0301 	orr.w	r3, r3, #1
 800bdca:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	7adb      	ldrb	r3, [r3, #11]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d005      	beq.n	800bde0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bdd4:	4b04      	ldr	r3, [pc, #16]	@ (800bde8 <HAL_PCD_SuspendCallback+0x48>)
 800bdd6:	691b      	ldr	r3, [r3, #16]
 800bdd8:	4a03      	ldr	r2, [pc, #12]	@ (800bde8 <HAL_PCD_SuspendCallback+0x48>)
 800bdda:	f043 0306 	orr.w	r3, r3, #6
 800bdde:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bde0:	bf00      	nop
 800bde2:	3708      	adds	r7, #8
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}
 800bde8:	e000ed00 	.word	0xe000ed00

0800bdec <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b082      	sub	sp, #8
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7fb fd0a 	bl	8007814 <USBD_LL_Resume>
}
 800be00:	bf00      	nop
 800be02:	3708      	adds	r7, #8
 800be04:	46bd      	mov	sp, r7
 800be06:	bd80      	pop	{r7, pc}

0800be08 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b082      	sub	sp, #8
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
 800be10:	460b      	mov	r3, r1
 800be12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be1a:	78fa      	ldrb	r2, [r7, #3]
 800be1c:	4611      	mov	r1, r2
 800be1e:	4618      	mov	r0, r3
 800be20:	f7fb fd62 	bl	80078e8 <USBD_LL_IsoOUTIncomplete>
}
 800be24:	bf00      	nop
 800be26:	3708      	adds	r7, #8
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}

0800be2c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be2c:	b580      	push	{r7, lr}
 800be2e:	b082      	sub	sp, #8
 800be30:	af00      	add	r7, sp, #0
 800be32:	6078      	str	r0, [r7, #4]
 800be34:	460b      	mov	r3, r1
 800be36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be3e:	78fa      	ldrb	r2, [r7, #3]
 800be40:	4611      	mov	r1, r2
 800be42:	4618      	mov	r0, r3
 800be44:	f7fb fd1e 	bl	8007884 <USBD_LL_IsoINIncomplete>
}
 800be48:	bf00      	nop
 800be4a:	3708      	adds	r7, #8
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}

0800be50 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be50:	b580      	push	{r7, lr}
 800be52:	b082      	sub	sp, #8
 800be54:	af00      	add	r7, sp, #0
 800be56:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be5e:	4618      	mov	r0, r3
 800be60:	f7fb fd74 	bl	800794c <USBD_LL_DevConnected>
}
 800be64:	bf00      	nop
 800be66:	3708      	adds	r7, #8
 800be68:	46bd      	mov	sp, r7
 800be6a:	bd80      	pop	{r7, pc}

0800be6c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be6c:	b580      	push	{r7, lr}
 800be6e:	b082      	sub	sp, #8
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7fb fd71 	bl	8007962 <USBD_LL_DevDisconnected>
}
 800be80:	bf00      	nop
 800be82:	3708      	adds	r7, #8
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}

0800be88 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800be88:	b580      	push	{r7, lr}
 800be8a:	b082      	sub	sp, #8
 800be8c:	af00      	add	r7, sp, #0
 800be8e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	781b      	ldrb	r3, [r3, #0]
 800be94:	2b00      	cmp	r3, #0
 800be96:	d13c      	bne.n	800bf12 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800be98:	4a20      	ldr	r2, [pc, #128]	@ (800bf1c <USBD_LL_Init+0x94>)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	4a1e      	ldr	r2, [pc, #120]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bea4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bea8:	4b1c      	ldr	r3, [pc, #112]	@ (800bf1c <USBD_LL_Init+0x94>)
 800beaa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800beae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800beb0:	4b1a      	ldr	r3, [pc, #104]	@ (800bf1c <USBD_LL_Init+0x94>)
 800beb2:	2204      	movs	r2, #4
 800beb4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800beb6:	4b19      	ldr	r3, [pc, #100]	@ (800bf1c <USBD_LL_Init+0x94>)
 800beb8:	2202      	movs	r2, #2
 800beba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bebc:	4b17      	ldr	r3, [pc, #92]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bebe:	2200      	movs	r2, #0
 800bec0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bec2:	4b16      	ldr	r3, [pc, #88]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bec4:	2202      	movs	r2, #2
 800bec6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bec8:	4b14      	ldr	r3, [pc, #80]	@ (800bf1c <USBD_LL_Init+0x94>)
 800beca:	2200      	movs	r2, #0
 800becc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bece:	4b13      	ldr	r3, [pc, #76]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bed0:	2200      	movs	r2, #0
 800bed2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bed4:	4b11      	ldr	r3, [pc, #68]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bed6:	2200      	movs	r2, #0
 800bed8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800beda:	4b10      	ldr	r3, [pc, #64]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bedc:	2200      	movs	r2, #0
 800bede:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bee0:	4b0e      	ldr	r3, [pc, #56]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bee2:	2200      	movs	r2, #0
 800bee4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bee6:	480d      	ldr	r0, [pc, #52]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bee8:	f7f6 fbe7 	bl	80026ba <HAL_PCD_Init>
 800beec:	4603      	mov	r3, r0
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d001      	beq.n	800bef6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bef2:	f7f4 fffb 	bl	8000eec <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bef6:	2180      	movs	r1, #128	@ 0x80
 800bef8:	4808      	ldr	r0, [pc, #32]	@ (800bf1c <USBD_LL_Init+0x94>)
 800befa:	f7f7 fe14 	bl	8003b26 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800befe:	2240      	movs	r2, #64	@ 0x40
 800bf00:	2100      	movs	r1, #0
 800bf02:	4806      	ldr	r0, [pc, #24]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bf04:	f7f7 fdc8 	bl	8003a98 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bf08:	2280      	movs	r2, #128	@ 0x80
 800bf0a:	2101      	movs	r1, #1
 800bf0c:	4803      	ldr	r0, [pc, #12]	@ (800bf1c <USBD_LL_Init+0x94>)
 800bf0e:	f7f7 fdc3 	bl	8003a98 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bf12:	2300      	movs	r3, #0
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3708      	adds	r7, #8
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}
 800bf1c:	200068e4 	.word	0x200068e4

0800bf20 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b084      	sub	sp, #16
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf28:	2300      	movs	r3, #0
 800bf2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf36:	4618      	mov	r0, r3
 800bf38:	f7f6 fcce 	bl	80028d8 <HAL_PCD_Start>
 800bf3c:	4603      	mov	r3, r0
 800bf3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf40:	7bfb      	ldrb	r3, [r7, #15]
 800bf42:	4618      	mov	r0, r3
 800bf44:	f000 f942 	bl	800c1cc <USBD_Get_USB_Status>
 800bf48:	4603      	mov	r3, r0
 800bf4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf4c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3710      	adds	r7, #16
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bd80      	pop	{r7, pc}

0800bf56 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b084      	sub	sp, #16
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
 800bf5e:	4608      	mov	r0, r1
 800bf60:	4611      	mov	r1, r2
 800bf62:	461a      	mov	r2, r3
 800bf64:	4603      	mov	r3, r0
 800bf66:	70fb      	strb	r3, [r7, #3]
 800bf68:	460b      	mov	r3, r1
 800bf6a:	70bb      	strb	r3, [r7, #2]
 800bf6c:	4613      	mov	r3, r2
 800bf6e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf70:	2300      	movs	r3, #0
 800bf72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf74:	2300      	movs	r3, #0
 800bf76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf7e:	78bb      	ldrb	r3, [r7, #2]
 800bf80:	883a      	ldrh	r2, [r7, #0]
 800bf82:	78f9      	ldrb	r1, [r7, #3]
 800bf84:	f7f7 f9a2 	bl	80032cc <HAL_PCD_EP_Open>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf8c:	7bfb      	ldrb	r3, [r7, #15]
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f000 f91c 	bl	800c1cc <USBD_Get_USB_Status>
 800bf94:	4603      	mov	r3, r0
 800bf96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf98:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3710      	adds	r7, #16
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd80      	pop	{r7, pc}

0800bfa2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfa2:	b580      	push	{r7, lr}
 800bfa4:	b084      	sub	sp, #16
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
 800bfaa:	460b      	mov	r3, r1
 800bfac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfbc:	78fa      	ldrb	r2, [r7, #3]
 800bfbe:	4611      	mov	r1, r2
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f7f7 f9ed 	bl	80033a0 <HAL_PCD_EP_Close>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfca:	7bfb      	ldrb	r3, [r7, #15]
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f000 f8fd 	bl	800c1cc <USBD_Get_USB_Status>
 800bfd2:	4603      	mov	r3, r0
 800bfd4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfd6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfd8:	4618      	mov	r0, r3
 800bfda:	3710      	adds	r7, #16
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	bd80      	pop	{r7, pc}

0800bfe0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b084      	sub	sp, #16
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
 800bfe8:	460b      	mov	r3, r1
 800bfea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfec:	2300      	movs	r3, #0
 800bfee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bff0:	2300      	movs	r3, #0
 800bff2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bffa:	78fa      	ldrb	r2, [r7, #3]
 800bffc:	4611      	mov	r1, r2
 800bffe:	4618      	mov	r0, r3
 800c000:	f7f7 faa5 	bl	800354e <HAL_PCD_EP_SetStall>
 800c004:	4603      	mov	r3, r0
 800c006:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c008:	7bfb      	ldrb	r3, [r7, #15]
 800c00a:	4618      	mov	r0, r3
 800c00c:	f000 f8de 	bl	800c1cc <USBD_Get_USB_Status>
 800c010:	4603      	mov	r3, r0
 800c012:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c014:	7bbb      	ldrb	r3, [r7, #14]
}
 800c016:	4618      	mov	r0, r3
 800c018:	3710      	adds	r7, #16
 800c01a:	46bd      	mov	sp, r7
 800c01c:	bd80      	pop	{r7, pc}

0800c01e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c01e:	b580      	push	{r7, lr}
 800c020:	b084      	sub	sp, #16
 800c022:	af00      	add	r7, sp, #0
 800c024:	6078      	str	r0, [r7, #4]
 800c026:	460b      	mov	r3, r1
 800c028:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c02e:	2300      	movs	r3, #0
 800c030:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c038:	78fa      	ldrb	r2, [r7, #3]
 800c03a:	4611      	mov	r1, r2
 800c03c:	4618      	mov	r0, r3
 800c03e:	f7f7 fae9 	bl	8003614 <HAL_PCD_EP_ClrStall>
 800c042:	4603      	mov	r3, r0
 800c044:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c046:	7bfb      	ldrb	r3, [r7, #15]
 800c048:	4618      	mov	r0, r3
 800c04a:	f000 f8bf 	bl	800c1cc <USBD_Get_USB_Status>
 800c04e:	4603      	mov	r3, r0
 800c050:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c052:	7bbb      	ldrb	r3, [r7, #14]
}
 800c054:	4618      	mov	r0, r3
 800c056:	3710      	adds	r7, #16
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b085      	sub	sp, #20
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	460b      	mov	r3, r1
 800c066:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c06e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c070:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c074:	2b00      	cmp	r3, #0
 800c076:	da0b      	bge.n	800c090 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c078:	78fb      	ldrb	r3, [r7, #3]
 800c07a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c07e:	68f9      	ldr	r1, [r7, #12]
 800c080:	4613      	mov	r3, r2
 800c082:	00db      	lsls	r3, r3, #3
 800c084:	4413      	add	r3, r2
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	440b      	add	r3, r1
 800c08a:	3316      	adds	r3, #22
 800c08c:	781b      	ldrb	r3, [r3, #0]
 800c08e:	e00b      	b.n	800c0a8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c090:	78fb      	ldrb	r3, [r7, #3]
 800c092:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c096:	68f9      	ldr	r1, [r7, #12]
 800c098:	4613      	mov	r3, r2
 800c09a:	00db      	lsls	r3, r3, #3
 800c09c:	4413      	add	r3, r2
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	440b      	add	r3, r1
 800c0a2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c0a6:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	3714      	adds	r7, #20
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b2:	4770      	bx	lr

0800c0b4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b084      	sub	sp, #16
 800c0b8:	af00      	add	r7, sp, #0
 800c0ba:	6078      	str	r0, [r7, #4]
 800c0bc:	460b      	mov	r3, r1
 800c0be:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c0ce:	78fa      	ldrb	r2, [r7, #3]
 800c0d0:	4611      	mov	r1, r2
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f7f7 f8d6 	bl	8003284 <HAL_PCD_SetAddress>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0dc:	7bfb      	ldrb	r3, [r7, #15]
 800c0de:	4618      	mov	r0, r3
 800c0e0:	f000 f874 	bl	800c1cc <USBD_Get_USB_Status>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3710      	adds	r7, #16
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}

0800c0f2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0f2:	b580      	push	{r7, lr}
 800c0f4:	b086      	sub	sp, #24
 800c0f6:	af00      	add	r7, sp, #0
 800c0f8:	60f8      	str	r0, [r7, #12]
 800c0fa:	607a      	str	r2, [r7, #4]
 800c0fc:	603b      	str	r3, [r7, #0]
 800c0fe:	460b      	mov	r3, r1
 800c100:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c102:	2300      	movs	r3, #0
 800c104:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c106:	2300      	movs	r3, #0
 800c108:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c110:	7af9      	ldrb	r1, [r7, #11]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	687a      	ldr	r2, [r7, #4]
 800c116:	f7f7 f9e0 	bl	80034da <HAL_PCD_EP_Transmit>
 800c11a:	4603      	mov	r3, r0
 800c11c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c11e:	7dfb      	ldrb	r3, [r7, #23]
 800c120:	4618      	mov	r0, r3
 800c122:	f000 f853 	bl	800c1cc <USBD_Get_USB_Status>
 800c126:	4603      	mov	r3, r0
 800c128:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c12a:	7dbb      	ldrb	r3, [r7, #22]
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3718      	adds	r7, #24
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b086      	sub	sp, #24
 800c138:	af00      	add	r7, sp, #0
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	607a      	str	r2, [r7, #4]
 800c13e:	603b      	str	r3, [r7, #0]
 800c140:	460b      	mov	r3, r1
 800c142:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c144:	2300      	movs	r3, #0
 800c146:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c148:	2300      	movs	r3, #0
 800c14a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c152:	7af9      	ldrb	r1, [r7, #11]
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	687a      	ldr	r2, [r7, #4]
 800c158:	f7f7 f96c 	bl	8003434 <HAL_PCD_EP_Receive>
 800c15c:	4603      	mov	r3, r0
 800c15e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c160:	7dfb      	ldrb	r3, [r7, #23]
 800c162:	4618      	mov	r0, r3
 800c164:	f000 f832 	bl	800c1cc <USBD_Get_USB_Status>
 800c168:	4603      	mov	r3, r0
 800c16a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c16c:	7dbb      	ldrb	r3, [r7, #22]
}
 800c16e:	4618      	mov	r0, r3
 800c170:	3718      	adds	r7, #24
 800c172:	46bd      	mov	sp, r7
 800c174:	bd80      	pop	{r7, pc}

0800c176 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c176:	b580      	push	{r7, lr}
 800c178:	b082      	sub	sp, #8
 800c17a:	af00      	add	r7, sp, #0
 800c17c:	6078      	str	r0, [r7, #4]
 800c17e:	460b      	mov	r3, r1
 800c180:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c188:	78fa      	ldrb	r2, [r7, #3]
 800c18a:	4611      	mov	r1, r2
 800c18c:	4618      	mov	r0, r3
 800c18e:	f7f7 f98c 	bl	80034aa <HAL_PCD_EP_GetRxCount>
 800c192:	4603      	mov	r3, r0
}
 800c194:	4618      	mov	r0, r3
 800c196:	3708      	adds	r7, #8
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c19c:	b480      	push	{r7}
 800c19e:	b083      	sub	sp, #12
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c1a4:	4b03      	ldr	r3, [pc, #12]	@ (800c1b4 <USBD_static_malloc+0x18>)
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	370c      	adds	r7, #12
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr
 800c1b2:	bf00      	nop
 800c1b4:	20006dc8 	.word	0x20006dc8

0800c1b8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c1b8:	b480      	push	{r7}
 800c1ba:	b083      	sub	sp, #12
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]

}
 800c1c0:	bf00      	nop
 800c1c2:	370c      	adds	r7, #12
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ca:	4770      	bx	lr

0800c1cc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c1cc:	b480      	push	{r7}
 800c1ce:	b085      	sub	sp, #20
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c1da:	79fb      	ldrb	r3, [r7, #7]
 800c1dc:	2b03      	cmp	r3, #3
 800c1de:	d817      	bhi.n	800c210 <USBD_Get_USB_Status+0x44>
 800c1e0:	a201      	add	r2, pc, #4	@ (adr r2, 800c1e8 <USBD_Get_USB_Status+0x1c>)
 800c1e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1e6:	bf00      	nop
 800c1e8:	0800c1f9 	.word	0x0800c1f9
 800c1ec:	0800c1ff 	.word	0x0800c1ff
 800c1f0:	0800c205 	.word	0x0800c205
 800c1f4:	0800c20b 	.word	0x0800c20b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	73fb      	strb	r3, [r7, #15]
    break;
 800c1fc:	e00b      	b.n	800c216 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c1fe:	2303      	movs	r3, #3
 800c200:	73fb      	strb	r3, [r7, #15]
    break;
 800c202:	e008      	b.n	800c216 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c204:	2301      	movs	r3, #1
 800c206:	73fb      	strb	r3, [r7, #15]
    break;
 800c208:	e005      	b.n	800c216 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c20a:	2303      	movs	r3, #3
 800c20c:	73fb      	strb	r3, [r7, #15]
    break;
 800c20e:	e002      	b.n	800c216 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c210:	2303      	movs	r3, #3
 800c212:	73fb      	strb	r3, [r7, #15]
    break;
 800c214:	bf00      	nop
  }
  return usb_status;
 800c216:	7bfb      	ldrb	r3, [r7, #15]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3714      	adds	r7, #20
 800c21c:	46bd      	mov	sp, r7
 800c21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c222:	4770      	bx	lr

0800c224 <memset>:
 800c224:	4402      	add	r2, r0
 800c226:	4603      	mov	r3, r0
 800c228:	4293      	cmp	r3, r2
 800c22a:	d100      	bne.n	800c22e <memset+0xa>
 800c22c:	4770      	bx	lr
 800c22e:	f803 1b01 	strb.w	r1, [r3], #1
 800c232:	e7f9      	b.n	800c228 <memset+0x4>

0800c234 <_reclaim_reent>:
 800c234:	4b2d      	ldr	r3, [pc, #180]	@ (800c2ec <_reclaim_reent+0xb8>)
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	4283      	cmp	r3, r0
 800c23a:	b570      	push	{r4, r5, r6, lr}
 800c23c:	4604      	mov	r4, r0
 800c23e:	d053      	beq.n	800c2e8 <_reclaim_reent+0xb4>
 800c240:	69c3      	ldr	r3, [r0, #28]
 800c242:	b31b      	cbz	r3, 800c28c <_reclaim_reent+0x58>
 800c244:	68db      	ldr	r3, [r3, #12]
 800c246:	b163      	cbz	r3, 800c262 <_reclaim_reent+0x2e>
 800c248:	2500      	movs	r5, #0
 800c24a:	69e3      	ldr	r3, [r4, #28]
 800c24c:	68db      	ldr	r3, [r3, #12]
 800c24e:	5959      	ldr	r1, [r3, r5]
 800c250:	b9b1      	cbnz	r1, 800c280 <_reclaim_reent+0x4c>
 800c252:	3504      	adds	r5, #4
 800c254:	2d80      	cmp	r5, #128	@ 0x80
 800c256:	d1f8      	bne.n	800c24a <_reclaim_reent+0x16>
 800c258:	69e3      	ldr	r3, [r4, #28]
 800c25a:	4620      	mov	r0, r4
 800c25c:	68d9      	ldr	r1, [r3, #12]
 800c25e:	f000 f87b 	bl	800c358 <_free_r>
 800c262:	69e3      	ldr	r3, [r4, #28]
 800c264:	6819      	ldr	r1, [r3, #0]
 800c266:	b111      	cbz	r1, 800c26e <_reclaim_reent+0x3a>
 800c268:	4620      	mov	r0, r4
 800c26a:	f000 f875 	bl	800c358 <_free_r>
 800c26e:	69e3      	ldr	r3, [r4, #28]
 800c270:	689d      	ldr	r5, [r3, #8]
 800c272:	b15d      	cbz	r5, 800c28c <_reclaim_reent+0x58>
 800c274:	4629      	mov	r1, r5
 800c276:	4620      	mov	r0, r4
 800c278:	682d      	ldr	r5, [r5, #0]
 800c27a:	f000 f86d 	bl	800c358 <_free_r>
 800c27e:	e7f8      	b.n	800c272 <_reclaim_reent+0x3e>
 800c280:	680e      	ldr	r6, [r1, #0]
 800c282:	4620      	mov	r0, r4
 800c284:	f000 f868 	bl	800c358 <_free_r>
 800c288:	4631      	mov	r1, r6
 800c28a:	e7e1      	b.n	800c250 <_reclaim_reent+0x1c>
 800c28c:	6961      	ldr	r1, [r4, #20]
 800c28e:	b111      	cbz	r1, 800c296 <_reclaim_reent+0x62>
 800c290:	4620      	mov	r0, r4
 800c292:	f000 f861 	bl	800c358 <_free_r>
 800c296:	69e1      	ldr	r1, [r4, #28]
 800c298:	b111      	cbz	r1, 800c2a0 <_reclaim_reent+0x6c>
 800c29a:	4620      	mov	r0, r4
 800c29c:	f000 f85c 	bl	800c358 <_free_r>
 800c2a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c2a2:	b111      	cbz	r1, 800c2aa <_reclaim_reent+0x76>
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	f000 f857 	bl	800c358 <_free_r>
 800c2aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2ac:	b111      	cbz	r1, 800c2b4 <_reclaim_reent+0x80>
 800c2ae:	4620      	mov	r0, r4
 800c2b0:	f000 f852 	bl	800c358 <_free_r>
 800c2b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c2b6:	b111      	cbz	r1, 800c2be <_reclaim_reent+0x8a>
 800c2b8:	4620      	mov	r0, r4
 800c2ba:	f000 f84d 	bl	800c358 <_free_r>
 800c2be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c2c0:	b111      	cbz	r1, 800c2c8 <_reclaim_reent+0x94>
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	f000 f848 	bl	800c358 <_free_r>
 800c2c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c2ca:	b111      	cbz	r1, 800c2d2 <_reclaim_reent+0x9e>
 800c2cc:	4620      	mov	r0, r4
 800c2ce:	f000 f843 	bl	800c358 <_free_r>
 800c2d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c2d4:	b111      	cbz	r1, 800c2dc <_reclaim_reent+0xa8>
 800c2d6:	4620      	mov	r0, r4
 800c2d8:	f000 f83e 	bl	800c358 <_free_r>
 800c2dc:	6a23      	ldr	r3, [r4, #32]
 800c2de:	b11b      	cbz	r3, 800c2e8 <_reclaim_reent+0xb4>
 800c2e0:	4620      	mov	r0, r4
 800c2e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c2e6:	4718      	bx	r3
 800c2e8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ea:	bf00      	nop
 800c2ec:	20000100 	.word	0x20000100

0800c2f0 <__libc_init_array>:
 800c2f0:	b570      	push	{r4, r5, r6, lr}
 800c2f2:	4d0d      	ldr	r5, [pc, #52]	@ (800c328 <__libc_init_array+0x38>)
 800c2f4:	4c0d      	ldr	r4, [pc, #52]	@ (800c32c <__libc_init_array+0x3c>)
 800c2f6:	1b64      	subs	r4, r4, r5
 800c2f8:	10a4      	asrs	r4, r4, #2
 800c2fa:	2600      	movs	r6, #0
 800c2fc:	42a6      	cmp	r6, r4
 800c2fe:	d109      	bne.n	800c314 <__libc_init_array+0x24>
 800c300:	4d0b      	ldr	r5, [pc, #44]	@ (800c330 <__libc_init_array+0x40>)
 800c302:	4c0c      	ldr	r4, [pc, #48]	@ (800c334 <__libc_init_array+0x44>)
 800c304:	f000 f87e 	bl	800c404 <_init>
 800c308:	1b64      	subs	r4, r4, r5
 800c30a:	10a4      	asrs	r4, r4, #2
 800c30c:	2600      	movs	r6, #0
 800c30e:	42a6      	cmp	r6, r4
 800c310:	d105      	bne.n	800c31e <__libc_init_array+0x2e>
 800c312:	bd70      	pop	{r4, r5, r6, pc}
 800c314:	f855 3b04 	ldr.w	r3, [r5], #4
 800c318:	4798      	blx	r3
 800c31a:	3601      	adds	r6, #1
 800c31c:	e7ee      	b.n	800c2fc <__libc_init_array+0xc>
 800c31e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c322:	4798      	blx	r3
 800c324:	3601      	adds	r6, #1
 800c326:	e7f2      	b.n	800c30e <__libc_init_array+0x1e>
 800c328:	0800c528 	.word	0x0800c528
 800c32c:	0800c528 	.word	0x0800c528
 800c330:	0800c528 	.word	0x0800c528
 800c334:	0800c52c 	.word	0x0800c52c

0800c338 <__retarget_lock_acquire_recursive>:
 800c338:	4770      	bx	lr

0800c33a <__retarget_lock_release_recursive>:
 800c33a:	4770      	bx	lr

0800c33c <memcpy>:
 800c33c:	440a      	add	r2, r1
 800c33e:	4291      	cmp	r1, r2
 800c340:	f100 33ff 	add.w	r3, r0, #4294967295
 800c344:	d100      	bne.n	800c348 <memcpy+0xc>
 800c346:	4770      	bx	lr
 800c348:	b510      	push	{r4, lr}
 800c34a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c34e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c352:	4291      	cmp	r1, r2
 800c354:	d1f9      	bne.n	800c34a <memcpy+0xe>
 800c356:	bd10      	pop	{r4, pc}

0800c358 <_free_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	4605      	mov	r5, r0
 800c35c:	2900      	cmp	r1, #0
 800c35e:	d041      	beq.n	800c3e4 <_free_r+0x8c>
 800c360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c364:	1f0c      	subs	r4, r1, #4
 800c366:	2b00      	cmp	r3, #0
 800c368:	bfb8      	it	lt
 800c36a:	18e4      	addlt	r4, r4, r3
 800c36c:	f000 f83e 	bl	800c3ec <__malloc_lock>
 800c370:	4a1d      	ldr	r2, [pc, #116]	@ (800c3e8 <_free_r+0x90>)
 800c372:	6813      	ldr	r3, [r2, #0]
 800c374:	b933      	cbnz	r3, 800c384 <_free_r+0x2c>
 800c376:	6063      	str	r3, [r4, #4]
 800c378:	6014      	str	r4, [r2, #0]
 800c37a:	4628      	mov	r0, r5
 800c37c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c380:	f000 b83a 	b.w	800c3f8 <__malloc_unlock>
 800c384:	42a3      	cmp	r3, r4
 800c386:	d908      	bls.n	800c39a <_free_r+0x42>
 800c388:	6820      	ldr	r0, [r4, #0]
 800c38a:	1821      	adds	r1, r4, r0
 800c38c:	428b      	cmp	r3, r1
 800c38e:	bf01      	itttt	eq
 800c390:	6819      	ldreq	r1, [r3, #0]
 800c392:	685b      	ldreq	r3, [r3, #4]
 800c394:	1809      	addeq	r1, r1, r0
 800c396:	6021      	streq	r1, [r4, #0]
 800c398:	e7ed      	b.n	800c376 <_free_r+0x1e>
 800c39a:	461a      	mov	r2, r3
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	b10b      	cbz	r3, 800c3a4 <_free_r+0x4c>
 800c3a0:	42a3      	cmp	r3, r4
 800c3a2:	d9fa      	bls.n	800c39a <_free_r+0x42>
 800c3a4:	6811      	ldr	r1, [r2, #0]
 800c3a6:	1850      	adds	r0, r2, r1
 800c3a8:	42a0      	cmp	r0, r4
 800c3aa:	d10b      	bne.n	800c3c4 <_free_r+0x6c>
 800c3ac:	6820      	ldr	r0, [r4, #0]
 800c3ae:	4401      	add	r1, r0
 800c3b0:	1850      	adds	r0, r2, r1
 800c3b2:	4283      	cmp	r3, r0
 800c3b4:	6011      	str	r1, [r2, #0]
 800c3b6:	d1e0      	bne.n	800c37a <_free_r+0x22>
 800c3b8:	6818      	ldr	r0, [r3, #0]
 800c3ba:	685b      	ldr	r3, [r3, #4]
 800c3bc:	6053      	str	r3, [r2, #4]
 800c3be:	4408      	add	r0, r1
 800c3c0:	6010      	str	r0, [r2, #0]
 800c3c2:	e7da      	b.n	800c37a <_free_r+0x22>
 800c3c4:	d902      	bls.n	800c3cc <_free_r+0x74>
 800c3c6:	230c      	movs	r3, #12
 800c3c8:	602b      	str	r3, [r5, #0]
 800c3ca:	e7d6      	b.n	800c37a <_free_r+0x22>
 800c3cc:	6820      	ldr	r0, [r4, #0]
 800c3ce:	1821      	adds	r1, r4, r0
 800c3d0:	428b      	cmp	r3, r1
 800c3d2:	bf04      	itt	eq
 800c3d4:	6819      	ldreq	r1, [r3, #0]
 800c3d6:	685b      	ldreq	r3, [r3, #4]
 800c3d8:	6063      	str	r3, [r4, #4]
 800c3da:	bf04      	itt	eq
 800c3dc:	1809      	addeq	r1, r1, r0
 800c3de:	6021      	streq	r1, [r4, #0]
 800c3e0:	6054      	str	r4, [r2, #4]
 800c3e2:	e7ca      	b.n	800c37a <_free_r+0x22>
 800c3e4:	bd38      	pop	{r3, r4, r5, pc}
 800c3e6:	bf00      	nop
 800c3e8:	20007124 	.word	0x20007124

0800c3ec <__malloc_lock>:
 800c3ec:	4801      	ldr	r0, [pc, #4]	@ (800c3f4 <__malloc_lock+0x8>)
 800c3ee:	f7ff bfa3 	b.w	800c338 <__retarget_lock_acquire_recursive>
 800c3f2:	bf00      	nop
 800c3f4:	20007120 	.word	0x20007120

0800c3f8 <__malloc_unlock>:
 800c3f8:	4801      	ldr	r0, [pc, #4]	@ (800c400 <__malloc_unlock+0x8>)
 800c3fa:	f7ff bf9e 	b.w	800c33a <__retarget_lock_release_recursive>
 800c3fe:	bf00      	nop
 800c400:	20007120 	.word	0x20007120

0800c404 <_init>:
 800c404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c406:	bf00      	nop
 800c408:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c40a:	bc08      	pop	{r3}
 800c40c:	469e      	mov	lr, r3
 800c40e:	4770      	bx	lr

0800c410 <_fini>:
 800c410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c412:	bf00      	nop
 800c414:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c416:	bc08      	pop	{r3}
 800c418:	469e      	mov	lr, r3
 800c41a:	4770      	bx	lr
