# A More Realistic System: System Bus and Non-ideal Main Memory with Abstract DRAM Model