// Seed: 1660105327
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input tri id_2
);
  parameter id_4 = 1;
  wire id_5;
  assign id_5 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
module module_0 #(
    parameter id_12 = 32'd57,
    parameter id_9  = 32'd28
) (
    input tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    output tri0 id_4,
    input wor id_5
    , _id_12,
    input tri id_6,
    input supply1 id_7,
    output supply1 id_8,
    input supply1 _id_9,
    output supply0 module_2
);
  wire [1 : id_12  ==  id_9] id_13 = id_6;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
