Day 1: Introduction to Verilog RTL Design & Synthesis
---
We will start exploring Verilog designs, gain hands-on experience with Icarus Verilog (iverilog) tool for open-source simulation, and then how to visualise the waveform i.e. timing simulation output using Gtkwave tool.


## Table of Content 

- 🔍 **What is a Simulator, Design, and Testbench?**  
- ⚡ **Getting Started with Icarus Verilog (iverilog)**  
- 🧪 **Lab: Simulating a 2-to-1 Multiplexer**  
- 📖 **Verilog Code Walkthrough & Analysis**  
- 🏗️ **Introduction to Yosys & Gate Libraries**  
- 🔧 **Synthesis Lab with Yosys**  
- 📝 **Summary & Key Takeaways**  
  
