<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3062" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3062{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_3062{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_3062{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3062{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_3062{left:151px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_3062{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3062{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t8_3062{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t9_3062{left:69px;bottom:1008px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#ta_3062{left:69px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3062{left:69px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tc_3062{left:69px;bottom:943px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#td_3062{left:69px;bottom:926px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#te_3062{left:69px;bottom:909px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tf_3062{left:69px;bottom:885px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_3062{left:69px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_3062{left:69px;bottom:851px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#ti_3062{left:69px;bottom:801px;letter-spacing:-0.08px;}
#tj_3062{left:154px;bottom:801px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_3062{left:69px;bottom:777px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3062{left:69px;bottom:760px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_3062{left:69px;bottom:743px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3062{left:69px;bottom:717px;}
#to_3062{left:95px;bottom:720px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_3062{left:322px;bottom:720px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3062{left:95px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tr_3062{left:95px;bottom:687px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ts_3062{left:69px;bottom:660px;}
#tt_3062{left:95px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tu_3062{left:305px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3062{left:95px;bottom:647px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#tw_3062{left:95px;bottom:630px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tx_3062{left:69px;bottom:604px;}
#ty_3062{left:95px;bottom:607px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#tz_3062{left:384px;bottom:607px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_3062{left:95px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3062{left:69px;bottom:564px;}
#t12_3062{left:95px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t13_3062{left:281px;bottom:567px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_3062{left:95px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3062{left:69px;bottom:524px;}
#t16_3062{left:95px;bottom:528px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t17_3062{left:245px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t18_3062{left:95px;bottom:511px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t19_3062{left:69px;bottom:452px;letter-spacing:0.12px;}
#t1a_3062{left:151px;bottom:452px;letter-spacing:0.16px;word-spacing:0.01px;}
#t1b_3062{left:69px;bottom:428px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_3062{left:69px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_3062{left:69px;bottom:385px;}
#t1e_3062{left:95px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_3062{left:95px;bottom:372px;letter-spacing:-0.16px;word-spacing:-0.62px;}
#t1g_3062{left:69px;bottom:346px;}
#t1h_3062{left:95px;bottom:349px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1i_3062{left:95px;bottom:332px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1j_3062{left:95px;bottom:315px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#t1k_3062{left:95px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1l_3062{left:69px;bottom:272px;}
#t1m_3062{left:95px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1n_3062{left:95px;bottom:259px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1o_3062{left:95px;bottom:242px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#t1p_3062{left:69px;bottom:216px;}
#t1q_3062{left:95px;bottom:219px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_3062{left:95px;bottom:202px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1s_3062{left:69px;bottom:176px;}
#t1t_3062{left:95px;bottom:179px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1u_3062{left:95px;bottom:163px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t1v_3062{left:69px;bottom:136px;}
#t1w_3062{left:95px;bottom:140px;letter-spacing:-0.13px;word-spacing:-0.43px;}

.s1_3062{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3062{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3062{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3062{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3062{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3062{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3062{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3062" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3062Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3062" style="-webkit-user-select: none;"><object width="935" height="1210" data="3062/3062.svg" type="image/svg+xml" id="pdf3062" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3062" class="t s1_3062">2-6 </span><span id="t2_3062" class="t s1_3062">Vol. 3A </span>
<span id="t3_3062" class="t s2_3062">SYSTEM ARCHITECTURE OVERVIEW </span>
<span id="t4_3062" class="t s3_3062">2.1.5 </span><span id="t5_3062" class="t s3_3062">Memory Management </span>
<span id="t6_3062" class="t s4_3062">System architecture supports either direct physical addressing of memory or virtual memory (through paging). </span>
<span id="t7_3062" class="t s4_3062">When physical addressing is used, a linear address is treated as a physical address. When paging is used: all code, </span>
<span id="t8_3062" class="t s4_3062">data, stack, and system segments (including the GDT and IDT) can be paged with only the most recently accessed </span>
<span id="t9_3062" class="t s4_3062">pages being held in physical memory. </span>
<span id="ta_3062" class="t s4_3062">The location of pages (sometimes called page frames) in physical memory is contained in the paging structures. </span>
<span id="tb_3062" class="t s4_3062">These structures reside in physical memory (see Figure 2-1 for the case of 32-bit paging). </span>
<span id="tc_3062" class="t s4_3062">The base physical address of the paging-structure hierarchy is contained in control register CR3. The entries in the </span>
<span id="td_3062" class="t s4_3062">paging structures determine the physical address of the base of a page frame, access rights and memory manage- </span>
<span id="te_3062" class="t s4_3062">ment information. </span>
<span id="tf_3062" class="t s4_3062">To use this paging mechanism, a linear address is broken into parts. The parts provide separate offsets into the </span>
<span id="tg_3062" class="t s4_3062">paging structures and the page frame. A system can have a single hierarchy of paging structures or several. For </span>
<span id="th_3062" class="t s4_3062">example, each task can have its own hierarchy. </span>
<span id="ti_3062" class="t s5_3062">2.1.5.1 </span><span id="tj_3062" class="t s5_3062">Memory Management in IA-32e Mode </span>
<span id="tk_3062" class="t s4_3062">In IA-32e mode, physical memory pages are managed by a set of system data structures. In both compatibility </span>
<span id="tl_3062" class="t s4_3062">mode and 64-bit mode, four or five levels of system data structures are used (see Chapter 4, “Paging”). These </span>
<span id="tm_3062" class="t s4_3062">include the following: </span>
<span id="tn_3062" class="t s6_3062">• </span><span id="to_3062" class="t s7_3062">The page map level 5 (PML5) </span><span id="tp_3062" class="t s4_3062">— An entry in the PML5 table contains the physical address of the base of a </span>
<span id="tq_3062" class="t s4_3062">PML4 table, access rights, and memory management information. The base physical address of the PML5 table </span>
<span id="tr_3062" class="t s4_3062">is stored in CR3. The PML5 table is used only with 5-level paging. </span>
<span id="ts_3062" class="t s6_3062">• </span><span id="tt_3062" class="t s7_3062">A page map level 4 (PML4) </span><span id="tu_3062" class="t s4_3062">— An entry in a PML4 table contains the physical address of the base of a page </span>
<span id="tv_3062" class="t s4_3062">directory pointer table, access rights, and memory management information. With 4-level paging, there is only </span>
<span id="tw_3062" class="t s4_3062">one PML4 table and its base physical address is stored in CR3. </span>
<span id="tx_3062" class="t s6_3062">• </span><span id="ty_3062" class="t s7_3062">A set of page directory pointer tables </span><span id="tz_3062" class="t s4_3062">— An entry in a page directory pointer table contains the physical </span>
<span id="t10_3062" class="t s4_3062">address of the base of a page directory table, access rights, and memory management information. </span>
<span id="t11_3062" class="t s6_3062">• </span><span id="t12_3062" class="t s7_3062">Sets of page directories </span><span id="t13_3062" class="t s4_3062">— An entry in a page directory table contains the physical address of the base of a </span>
<span id="t14_3062" class="t s4_3062">page table, access rights, and memory management information. </span>
<span id="t15_3062" class="t s6_3062">• </span><span id="t16_3062" class="t s7_3062">Sets of page tables </span><span id="t17_3062" class="t s4_3062">— An entry in a page table contains the physical address of a page frame, access rights, </span>
<span id="t18_3062" class="t s4_3062">and memory management information. </span>
<span id="t19_3062" class="t s3_3062">2.1.6 </span><span id="t1a_3062" class="t s3_3062">System Registers </span>
<span id="t1b_3062" class="t s4_3062">To assist in initializing the processor and controlling system operations, the system architecture provides system </span>
<span id="t1c_3062" class="t s4_3062">flags in the EFLAGS register and several system registers: </span>
<span id="t1d_3062" class="t s6_3062">• </span><span id="t1e_3062" class="t s4_3062">The system flags and IOPL field in the EFLAGS register control task and mode switching, interrupt handling, </span>
<span id="t1f_3062" class="t s4_3062">instruction tracing, and access rights. See also: Section 2.3, “System Flags and Fields in the EFLAGS Register.” </span>
<span id="t1g_3062" class="t s6_3062">• </span><span id="t1h_3062" class="t s4_3062">The control registers (CR0, CR2, CR3, and CR4) contain a variety of flags and data fields for controlling system- </span>
<span id="t1i_3062" class="t s4_3062">level operations. Other flags in these registers are used to indicate support for specific processor capabilities </span>
<span id="t1j_3062" class="t s4_3062">within the operating system or executive. See also: Chapter 2, “Control Registers,” and Section 2.6, “Extended </span>
<span id="t1k_3062" class="t s4_3062">Control Registers (Including XCR0).” </span>
<span id="t1l_3062" class="t s6_3062">• </span><span id="t1m_3062" class="t s4_3062">The debug registers (not shown in Figure 2-1) allow the setting of breakpoints for use in debugging programs </span>
<span id="t1n_3062" class="t s4_3062">and systems software. See also: Chapter 18, “Debug, Branch Profile, TSC, and Intel® Resource Director </span>
<span id="t1o_3062" class="t s4_3062">Technology (Intel® RDT) Features.” </span>
<span id="t1p_3062" class="t s6_3062">• </span><span id="t1q_3062" class="t s4_3062">The GDTR, LDTR, and IDTR registers contain the linear addresses and sizes (limits) of their respective tables. </span>
<span id="t1r_3062" class="t s4_3062">See also: Section 2.4, “Memory-Management Registers.” </span>
<span id="t1s_3062" class="t s6_3062">• </span><span id="t1t_3062" class="t s4_3062">The task register contains the linear address and size of the TSS for the current task. See also: Section 2.4, </span>
<span id="t1u_3062" class="t s4_3062">“Memory-Management Registers.” </span>
<span id="t1v_3062" class="t s6_3062">• </span><span id="t1w_3062" class="t s4_3062">Model-specific registers (not shown in Figure 2-1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
