#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Feb 24 20:09:53 2023
# Process ID: 71628
# Current directory: /home/vlsidesign2/Work/IC_Design/Assignment4/Assignment/Assignment.runs/synth_1
# Command line: vivado -log top_Priority_Encoder8_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Priority_Encoder8_3.tcl
# Log file: /home/vlsidesign2/Work/IC_Design/Assignment4/Assignment/Assignment.runs/synth_1/top_Priority_Encoder8_3.vds
# Journal file: /home/vlsidesign2/Work/IC_Design/Assignment4/Assignment/Assignment.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_Priority_Encoder8_3.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1384.531 ; gain = 118.020 ; free physical = 4136 ; free virtual = 365986
Command: synth_design -top top_Priority_Encoder8_3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 71949 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1485.980 ; gain = 89.871 ; free physical = 3892 ; free virtual = 365743
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_Priority_Encoder8_3' [/home/vlsidesign2/Work/IC_Design/Assignment4/Modules/top_Priority_Encoder8_3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_Priority_Encoder8_3' (1#1) [/home/vlsidesign2/Work/IC_Design/Assignment4/Modules/top_Priority_Encoder8_3.v:23]
WARNING: [Synth 8-3331] design top_Priority_Encoder8_3 has unconnected port in[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.613 ; gain = 135.504 ; free physical = 3804 ; free virtual = 365654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1531.613 ; gain = 135.504 ; free physical = 3800 ; free virtual = 365651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1539.613 ; gain = 143.504 ; free physical = 3807 ; free virtual = 365658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.621 ; gain = 151.512 ; free physical = 3808 ; free virtual = 365659
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top_Priority_Encoder8_3 has unconnected port in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4098 ; free virtual = 366318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4101 ; free virtual = 366321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4101 ; free virtual = 366321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366287
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366287
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT4  |     1|
|4     |LUT6  |     2|
|5     |IBUF  |     8|
|6     |OBUFT |     3|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4068 ; free virtual = 366288
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4070 ; free virtual = 366289
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:46 . Memory (MB): peak = 1652.664 ; gain = 256.555 ; free physical = 4070 ; free virtual = 366289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:48 . Memory (MB): peak = 1783.684 ; gain = 399.152 ; free physical = 3931 ; free virtual = 366151
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/vlsidesign2/Work/IC_Design/Assignment4/Assignment/Assignment.runs/synth_1/top_Priority_Encoder8_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Priority_Encoder8_3_utilization_synth.rpt -pb top_Priority_Encoder8_3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1807.703 ; gain = 0.000 ; free physical = 3932 ; free virtual = 366152
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 20:10:59 2023...
