
---------- Begin Simulation Statistics ----------
final_tick                                14323249440                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160266                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655860                       # Number of bytes of host memory used
host_op_rate                                   285296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.37                       # Real time elapsed on the host
host_tick_rate                              229646634                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9995921                       # Number of instructions simulated
sim_ops                                      17794161                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014323                       # Number of seconds simulated
sim_ticks                                 14323249440                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11359447                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9085654                       # number of cc regfile writes
system.cpu.committedInsts                     9995921                       # Number of Instructions Simulated
system.cpu.committedOps                      17794161                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.577175                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.577175                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   4376529                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2000718                       # number of floating regfile writes
system.cpu.idleCycles                           34602                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1149                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2272092                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.693149                       # Inst execution rate
system.cpu.iew.exec_refs                      2335975                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2207024                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  149293                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                129413                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 17                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2207527                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            17861453                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                128951                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1182                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              17856372                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  31176                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               6498220                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1281                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               6544902                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          781                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            368                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  18131864                       # num instructions consuming a value
system.cpu.iew.wb_count                      17848710                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656598                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11905351                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.692851                       # insts written-back per cycle
system.cpu.iew.wb_sent                       17855949                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 22742153                       # number of integer regfile reads
system.cpu.int_regfile_writes                11376642                       # number of integer regfile writes
system.cpu.ipc                               0.388022                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.388022                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               832      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14018524     78.50%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1321      0.01%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 145      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               499996      2.80%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               125172      0.70%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               125046      0.70%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750207      4.20%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 13      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4086      0.02%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2206589     12.36%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          125064      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            531      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17857554                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2282116                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4283432                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2001288                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2001628                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      335958                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018813                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   55098     16.40%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  93577     27.85%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 124766     37.14%     81.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62451     18.59%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     35      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               15910564                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           57494340                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15847422                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15927121                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   17861404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  17857554                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  49                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           67286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                67                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             37                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      25726639                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.694127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.522596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20077440     78.04%     78.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1002072      3.90%     81.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1569145      6.10%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              607347      2.36%     90.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1037986      4.03%     94.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1018903      3.96%     98.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              325868      1.27%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                9540      0.04%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               78338      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        25726639                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.693195                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                38                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               129413                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2207527                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6881481                       # number of misc regfile reads
system.cpu.numCycles                         25761241                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16335                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       775519                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1552523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 2277758                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2276529                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1050                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2273949                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2273150                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.964863                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     300                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              269                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           90                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           67442                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1013                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     25717511                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.691908                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.546787                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        20164795     78.41%     78.41% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          240995      0.94%     79.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         2257657      8.78%     88.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1476051      5.74%     93.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          724856      2.82%     96.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          287545      1.12%     97.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           42999      0.17%     97.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          166348      0.65%     98.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          356265      1.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     25717511                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              9995921                       # Number of instructions committed
system.cpu.commit.opsCommitted               17794161                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2327019                       # Number of memory references committed
system.cpu.commit.loads                        127545                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2264230                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2001126                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15918412                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   148                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          287      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     13965345     78.48%     78.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1004      0.01%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd       499996      2.81%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       125100      0.70%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     82.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       125044      0.70%     82.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       750204      4.22%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            6      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         2499      0.01%     86.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2199016     12.36%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       125046      0.70%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17794161                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        356265                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1504221                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1504221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1504221                       # number of overall hits
system.cpu.dcache.overall_hits::total         1504221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       839515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839515                       # number of overall misses
system.cpu.dcache.overall_misses::total        839515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  13185230307                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13185230307                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  13185230307                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13185230307                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2343736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2343736                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2343736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2343736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.358195                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.358195                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.358195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.358195                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15705.770959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15705.770959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15705.770959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15705.770959                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1036                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.555556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775415                       # number of writebacks
system.cpu.dcache.writebacks::total            775415                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       776519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       776519                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       776519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       776519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  11700982747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11700982747                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  11700982747                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11700982747                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.331317                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.331317                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.331317                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.331317                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15068.507979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15068.507979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15068.507979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15068.507979                       # average overall mshr miss latency
system.cpu.dcache.replacements                 775495                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        65385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           65385                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        78876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    860334940                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    860334940                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       144261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       144261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.546759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.546759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10907.436229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10907.436229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        62995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62995                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15881                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    221994676                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    221994676                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.110085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.110085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13978.633335                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13978.633335                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1438836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1438836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       760639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       760639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12324895367                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12324895367                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2199475                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345828                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16203.343987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16203.343987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       760638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       760638                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  11478988071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11478988071                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345827                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15091.262954                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15091.262954                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.133433                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2280740                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            776519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.937134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181812                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.133433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38276295                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38276295                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   684744                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              22772597                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    700873                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1567144                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   1281                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2270117                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   221                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17869754                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   902                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      144519                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2207027                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           498                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47838                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             145507                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10053034                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2277758                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2273466                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      25578295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    2988                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  190                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          1118                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    130894                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   444                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           25726639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.695614                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.975667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 22390442     87.03%     87.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   346482      1.35%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   253842      0.99%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   207101      0.81%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   254071      0.99%     91.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   190337      0.74%     91.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   377802      1.47%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1466923      5.70%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   239639      0.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             25726639                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.088418                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.390239                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       130276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130276                       # number of overall hits
system.cpu.icache.overall_hits::total          130276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          618                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            618                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          618                       # number of overall misses
system.cpu.icache.overall_misses::total           618                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49370019                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49370019                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49370019                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49370019                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130894                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130894                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130894                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130894                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004721                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004721                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004721                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004721                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79886.762136                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79886.762136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79886.762136                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79886.762136                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40433431                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40433431                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40433431                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40433431                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003705                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003705                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003705                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003705                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83367.898969                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83367.898969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83367.898969                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83367.898969                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          618                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           618                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49370019                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49370019                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130894                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004721                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79886.762136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79886.762136                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40433431                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40433431                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003705                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83367.898969                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83367.898969                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           417.392856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               484                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            270.165289                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88960                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   417.392856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.407610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.407610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.449219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262272                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262272                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8896                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      131089                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           240                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         193                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1868                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   8053                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14323249440                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   1281                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1171388                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6700498                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1765715                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              16087723                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               17865619                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   752                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  46872                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15830245                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            22474361                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    45387698                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 22758112                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4376742                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22385329                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    89026                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8417695                       # count of insts added to the skid buffer
system.cpu.rob.reads                         43219495                       # The number of ROB reads
system.cpu.rob.writes                        35732353                       # The number of ROB writes
system.cpu.thread_0.numInsts                  9995921                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17794161                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       556                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               760664                       # number of demand (read+write) hits
system.l2.demand_hits::total                   760668                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data              760664                       # number of overall hits
system.l2.overall_hits::total                  760668                       # number of overall hits
system.l2.demand_misses::.cpu.inst                481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15855                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16336                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               481                       # number of overall misses
system.l2.overall_misses::.cpu.data             15855                       # number of overall misses
system.l2.overall_misses::total                 16336                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39574968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1220793632                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1260368600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39574968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1220793632                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1260368600                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              485                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           776519                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               777004                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             485                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          776519                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              777004                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991753                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020418                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021024                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991753                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020418                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021024                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82276.440748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76997.390855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77152.828110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82276.440748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76997.390855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77152.828110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34110096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1040132200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1074242296                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34110096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1040132200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1074242296                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021024                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70914.960499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65602.787764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65759.200294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70914.960499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65602.787764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65759.200294                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       775415                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775415                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       775415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775415                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            744907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                744907                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15731                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1209289992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1209289992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        760638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            760638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.020681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020681                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76873.052698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76873.052698                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15731                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1030036060                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1030036060                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020681                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65478.104380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65478.104380                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39574968                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39574968                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            485                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991753                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82276.440748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82276.440748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34110096                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34110096                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70914.960499                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70914.960499                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     11503640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11503640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15881                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92771.290323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92771.290323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10096140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10096140                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81420.483871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81420.483871                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15258.740854                       # Cycle average of tags in use
system.l2.tags.total_refs                     1552522                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16335                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     95.042669                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       435.355948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14823.384905                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.013286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.452374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.465660                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16274                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.498505                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24856703                       # Number of tag accesses
system.l2.tags.data_accesses                 24856703                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572140                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36302                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16335                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1045440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     72.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14323168820                       # Total gap between requests
system.mem_ctrls.avgGap                     876839.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1014720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2144764.714786674827                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 70844259.485297352076                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        15855                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13682764                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    364405164                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28505.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     22983.61                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1014720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1045440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        15855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          16335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2144765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     70844259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         72989024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2144765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2144765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2144765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     70844259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        72989024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                16335                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1041                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                71806678                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              81675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          378087928                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 4395.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           23145.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               14959                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   763.084126                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   591.146839                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   370.725905                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          110      8.05%      8.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           89      6.51%     14.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          154     11.27%     25.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           40      2.93%     28.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           36      2.63%     31.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           31      2.27%     33.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           33      2.41%     36.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           30      2.19%     38.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          844     61.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1045440                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               72.989024                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.57                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         4969440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2626140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       57469860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1130322960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    615151410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   4982105760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6792645570                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   474.239145                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12942677412                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    478140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    902432028                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         4855200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2561625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       59162040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1130322960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    625413120                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   4973464320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6795779265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   474.457929                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12920099682                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    478140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    925009758                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                604                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15731                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15731                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        32670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        32670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  32670                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1045440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1045440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1045440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16335                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            27169648                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86116202                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16365                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              80                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           760638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          760638                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           485                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15881                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          993                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2328533                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2329526                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        32512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     99323776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               99356288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           777004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 777004    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             777004                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14323249440                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1725490956                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            807312                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1295233692                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
