# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Jan 21 23:56:19 2024


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                        Ending                                          |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                          top_pll_nrtthrth|PLLOUTCORE_derived_clock       |     No paths         |     No paths         |     125.000          |     No paths                         
top|PACKAGEPIN                                  top|PACKAGEPIN                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
top|PACKAGEPIN                                  Clock_divider_20000|clock_out_derived_clock     |     1000.000         |     No paths         |     No paths         |     No paths                         
top|PACKAGEPIN                                  top_pll_nrtthrth|PLLOUTCORE_derived_clock       |     125.000          |     No paths         |     No paths         |     No paths                         
Clock_divider_20000|clock_out_derived_clock     System                                          |     1000.000         |     No paths         |     No paths         |     No paths                         
Clock_divider_20000|clock_out_derived_clock     top|PACKAGEPIN                                  |     1000.000         |     No paths         |     No paths         |     No paths                         
Clock_divider_20000|clock_out_derived_clock     Clock_divider_20000|clock_out_derived_clock     |     1000.000         |     1000.000         |     No paths         |     500.000                          
Clock_divider_20000|clock_out_derived_clock     top_pll_nrtthrth|PLLOUTCORE_derived_clock       |     No paths         |     No paths         |     62.500           |     No paths                         
top_pll_nrtthrth|PLLOUTCORE_derived_clock       top_pll_nrtthrth|PLLOUTCORE_derived_clock       |     125.000          |     125.000          |     62.500           |     62.500                           
===========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:altreset
p:apuclk
p:apureset
p:apusync
p:consolereset
p:cpuclk
p:cpureset
p:deldn
p:delup
p:lcol1
p:lcol2
p:lcol3
p:lcol4
p:led1
p:led2
p:led3
p:led4
p:led5
p:led6
p:led7
p:led8
p:masterreset


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
