
---------- Begin Simulation Statistics ----------
final_tick                               1184148635000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 524816                       # Simulator instruction rate (inst/s)
host_mem_usage                                4557640                       # Number of bytes of host memory used
host_op_rate                                   798302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2477.06                       # Real time elapsed on the host
host_tick_rate                               46677065                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115622                       # Number of seconds simulated
sim_ticks                                115621851000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       531807                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1063619                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69066                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12495080                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8193259                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223797                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30538                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12653947                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82456                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6725                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402616592                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200088517                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69097                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27077178                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3618962                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    230726360                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.642101                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.709282                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    131125418     56.83%     56.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42435880     18.39%     75.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2531701      1.10%     76.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11797905      5.11%     81.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8515290      3.69%     85.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1526360      0.66%     85.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2343846      1.02%     86.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3372782      1.46%     88.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27077178     11.74%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    230726360                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.924975                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.924975                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    170888227                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383528386                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10363037                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32573428                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72400                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17343853                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799849                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1391                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316911                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11451                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12653947                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19545141                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           211589556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9477                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253563446                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          186                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144800                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.054721                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19578783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275715                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.096520                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    231240956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.665666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.012718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      168909357     73.04%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4224596      1.83%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2392389      1.03%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4910907      2.12%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7930510      3.43%     81.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1219371      0.53%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1763696      0.76%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6093982      2.64%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33796148     14.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    231240956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1891085                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947625                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88699                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12197349                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.648076                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146164227                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316885                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        851228                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924406                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          472                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          670                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394598                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382494726                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107847342                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       138528                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381107139                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     37239163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72400                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     37278455                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11264                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7028866                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1549                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3618                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649839                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       141029                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3618                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57452                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640228300                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380915308                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497761                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318680764                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.647246                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380962669                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      774011115                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329389603                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.081111                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.081111                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90353      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233982207     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103563      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49892      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          245      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66410      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61730      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183145      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199110      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           45      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227523      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32917      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15563      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107610142     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319348     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302491      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          984      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381245668                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1207167                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2405098                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170241                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1780149                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1947535                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005108                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        203998     10.47%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2777      0.14%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6620      0.34%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1731974     88.93%     99.89% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         2030      0.10%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          112      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           18      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381895683                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    993347556                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379745067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384336818                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382493318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381245668                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3618714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72828                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5938869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    231240956                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.648694                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.106548                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    119297123     51.59%     51.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15410434      6.66%     58.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26330942     11.39%     69.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22265908      9.63%     79.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19095149      8.26%     87.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12412969      5.37%     92.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9382524      4.06%     96.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4732215      2.05%     99.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2313692      1.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    231240956                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.648675                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19545173                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  48                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5205442                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6611025                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924406                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170759996                       # number of misc regfile reads
system.switch_cpus_1.numCycles              231243702                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      39885177                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2062871                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17749452                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32214985                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1615043                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356283384                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383058436                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533376967                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42477059                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     90771944                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72400                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    131056858                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5532713                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2313069                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777254965                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101413789                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          586144075                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765508749                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997020                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            401                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        57153                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651780                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          57153                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       526204                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5580                       # Transaction distribution
system.membus.trans_dist::ReadExReq            525707                       # Transaction distribution
system.membus.trans_dist::ReadExResp           525707                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6128                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1595454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1595454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1595454                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     67714496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     67714496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67714496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            531835                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  531835    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              531835                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3306662500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2849813250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1184148635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1184148635000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           87                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          827386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3840                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722478                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722478                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          261                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142262016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142273152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          779375                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2279805                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2279380     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    425      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2279805                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2224938000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246674500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            130999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171310                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171318                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171310                       # number of overall hits
system.l2.overall_hits::total                  171318                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325193                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325272                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325193                       # number of overall misses
system.l2.overall_misses::total               1325272                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  75883005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      75891916500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  75883005500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     75891916500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           87                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496590                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           87                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496590                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.908046                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885526                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885528                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.908046                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885526                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885528                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 112797.468354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57261.852047                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57265.162548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 112797.468354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57261.852047                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57265.162548                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722146                       # number of writebacks
system.l2.writebacks::total                    722146                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325193                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325272                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325193                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325272                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      8121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  62631075500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  62639196500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      8121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  62631075500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  62639196500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.908046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885528                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.908046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885528                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 102797.468354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47261.852047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47265.162548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 102797.468354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47261.852047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47265.162548                       # average overall mshr miss latency
system.l2.replacements                         722225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726341                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726341                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726341                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           87                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               87                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           87                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           87                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603036                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603036                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2592                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1248                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3840                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1248                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20718000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20718000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16600.961538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16600.961538                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1604                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  58143966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   58143966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80657.599664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80657.599664                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  50935226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  50935226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70657.599664                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70657.599664                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169706                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604319                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17739039000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17747950000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           87                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.908046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780749                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780763                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 112797.468354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 29353.766802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 29364.673609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      8121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11695849000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11703970000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.908046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780749                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 102797.468354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 19353.766802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 19364.673609                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.362924                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777009                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730523                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432516                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.362924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999844                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24702396                       # Number of tag accesses
system.l2.tags.data_accesses                 24702396                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data       793437                       # number of demand (read+write) hits
system.l3.demand_hits::total                   793437                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data       793437                       # number of overall hits
system.l3.overall_hits::total                  793437                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           79                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       531756                       # number of demand (read+write) misses
system.l3.demand_misses::total                 531835                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           79                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       531756                       # number of overall misses
system.l3.overall_misses::total                531835                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      7644000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  44624844000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      44632488000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      7644000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  44624844000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     44632488000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           79                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325193                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325272                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           79                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325193                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325272                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.401267                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.401303                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.401267                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.401303                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 96759.493671                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83919.775235                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83921.682477                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 96759.493671                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83919.775235                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83921.682477                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              526204                       # number of writebacks
system.l3.writebacks::total                    526204                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           79                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       531756                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            531835                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           79                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       531756                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           531835                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      6696000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  38243772000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  38250468000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      6696000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  38243772000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  38250468000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.401267                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.401303                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.401267                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.401303                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 84759.493671                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71919.775235                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71921.682477                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 84759.493671                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71919.775235                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71921.682477                       # average overall mshr miss latency
system.l3.replacements                         588604                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722145                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722145                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722145                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722145                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          328                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           328                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1248                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1248                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1248                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1248                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       195167                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                195167                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       525707                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              525707                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  44044719500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   44044719500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720874                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720874                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.729263                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.729263                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83781.877548                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83781.877548                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       525707                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         525707                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  37736235500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  37736235500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.729263                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.729263                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71781.877548                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71781.877548                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       598270                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             598270                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           79                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         6049                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             6128                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7644000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    580124500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    587768500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604319                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604398                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.010010                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.010139                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 96759.493671                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 95904.199041                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 95915.225196                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           79                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         6049                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         6128                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6696000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    507536500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    514232500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.010010                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.010139                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 84759.493671                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83904.199041                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83915.225196                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                     6594135                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    604988                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.899613                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1194.228386                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       409.733694                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   233.155753                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.979268                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 14545.902899                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.072890                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.025008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.014231                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000060                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.887811                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         5122                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         9785                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          892                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  43017084                       # Number of tag accesses
system.l3.tags.data_accesses                 43017084                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604398                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1248349                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          665515                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1248                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1248                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720874                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720874                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604398                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978300                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131034688                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          588604                       # Total snoops (count)
system.tol3bus.snoopTraffic                  33677056                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1915124                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.029843                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.170154                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1857971     97.02%     97.02% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  57153      2.98%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1915124                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048035000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988532000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     34032384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34037440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          5056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33677056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33677056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       531756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              531835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       526204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             526204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        43729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    294342148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             294385877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        43729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            43729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291268957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291268957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291268957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        43729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    294342148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            585654834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    526204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    531586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004871131750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30601                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30601                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1602262                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             496226                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      531835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     526204                       # Number of write requests accepted
system.mem_ctrls.readBursts                    531835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   526204                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             31055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             31896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31567                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6419447750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2658325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16388166500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12074.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30824.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   384055                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  435143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                531835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               526204                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  528912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.692542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.588840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.079361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       115182     48.27%     48.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28634     12.00%     60.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22778      9.54%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18140      7.60%     77.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11802      4.95%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11922      5.00%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10303      4.32%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8471      3.55%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11409      4.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238641                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30601                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.373746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.852273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           5066     16.56%     16.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         25171     82.26%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           236      0.77%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            56      0.18%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            16      0.05%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30601                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30601                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.194765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.162678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12900     42.16%     42.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      0.50%     42.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16360     53.46%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1102      3.60%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               17      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30601                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34026560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33675328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34037440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33677056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       294.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       291.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    294.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    291.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115631796000                       # Total gap between requests
system.mem_ctrls.avgGap                     109288.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         5056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     34021504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33675328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 43728.758502577512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 294248048.320900857449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 291254012.184945940971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           79                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       531756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       526204                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3439250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  16384727250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2747478366750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     43534.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     30812.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5221317.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            915997740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            486856755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1925022540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1394491680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9126789360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39941825460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10763568960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64554552495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        558.324849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  27171688500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3860740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  84589422500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            787920420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            418785840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1871065560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1352152260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9126789360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39705407700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10962657600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64224778740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.472674                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27766657250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3860740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83994453750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19545031                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471504823                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19545031                       # number of overall hits
system.cpu.icache.overall_hits::total      1471504823                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2054                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          110                       # number of overall misses
system.cpu.icache.overall_misses::total          2054                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10968000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10968000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10968000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10968000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19545141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471506877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19545141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471506877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 99709.090909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5339.824732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 99709.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5339.824732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1519                       # number of writebacks
system.cpu.icache.writebacks::total              1519                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           87                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           87                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      9128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      9128000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      9128000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      9128000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 104919.540230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104919.540230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 104919.540230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104919.540230                       # average overall mshr miss latency
system.cpu.icache.replacements                   1519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19545031                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471504823                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10968000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19545141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471506877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 99709.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5339.824732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           87                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      9128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      9128000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 104919.540230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104919.540230                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.981444                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506854                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2031                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          724523.315608                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.833163                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.148281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.012008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886029539                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886029539                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136592763                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738234127                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136592763                       # number of overall hits
system.cpu.dcache.overall_hits::total       738234127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2430578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8904075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2430578                       # number of overall misses
system.cpu.dcache.overall_misses::total       8904075                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  17728204000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  96677432897                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 114405636897                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  17728204000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  96677432897                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 114405636897                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139023341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747138202                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139023341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747138202                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017483                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017483                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 56364.469936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 39775.490808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12848.682979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 56364.469936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 39775.490808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12848.682979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       271879                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12918                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.046524                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765176                       # number of writebacks
system.cpu.dcache.writebacks::total           3765176                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       931049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       931049                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       931049                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       931049                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  17413676000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  80020855897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  97434531897                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  17413676000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  80020855897                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  97434531897                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55364.469936                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 53363.993559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53710.843649                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55364.469936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 53363.993559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53710.843649                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949619                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99065523                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543522152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1704260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5138728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4529660000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36629199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41158859000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100769783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548660880                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016912                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26993.272033                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21492.729396                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8009.542245                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       930235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       930235                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774025                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4361853000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20698940000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25060793000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25993.272033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26741.952779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26608.559701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765347                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13198544000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  60048233897                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  73246777897                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89956.747841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 82674.853022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19452.862617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          814                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725504                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13051823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  59321915897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  72373738897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018966                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88956.747841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 81766.490463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82975.996901                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993792                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746208329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950131                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.861136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   412.627085                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    49.413956                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    49.952750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.096512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.097564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996502939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996502939                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1184148635000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 231333586000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
