
P2 Audio Processor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ba8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08005d38  08005d38  00015d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e28  08005e28  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08005e28  08005e28  00015e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e30  08005e30  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e30  08005e30  00015e30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e34  08005e34  00015e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005e38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001324  2000005c  08005e94  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001380  08005e94  00021380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e484  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002249  00000000  00000000  0002e553  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  000307a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009a9  00000000  00000000  00031430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002696e  00000000  00000000  00031dd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f14b  00000000  00000000  00058747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ec1ef  00000000  00000000  00067892  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000387c  00000000  00000000  00153a84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00157300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d20 	.word	0x08005d20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005d20 	.word	0x08005d20

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <HAL_SAI_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Callback function for completed DMA transfer
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
    // Start receiving into the new currentBuffer
    HAL_SAI_Receive_DMA(&hsai_BlockA2, (uint8_t*)audioBuffer1, AUDIO_BUFFER_SIZE);
 8000584:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000588:	4906      	ldr	r1, [pc, #24]	; (80005a4 <HAL_SAI_RxCpltCallback+0x28>)
 800058a:	4807      	ldr	r0, [pc, #28]	; (80005a8 <HAL_SAI_RxCpltCallback+0x2c>)
 800058c:	f003 fe88 	bl	80042a0 <HAL_SAI_Receive_DMA>

    // Signal or start processing data in processingBuffer
    ProcessAudioData(audioBuffer1, AUDIO_BUFFER_SIZE);
 8000590:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000594:	4803      	ldr	r0, [pc, #12]	; (80005a4 <HAL_SAI_RxCpltCallback+0x28>)
 8000596:	f000 f813 	bl	80005c0 <ProcessAudioData>
}
 800059a:	bf00      	nop
 800059c:	3708      	adds	r7, #8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000078 	.word	0x20000078
 80005a8:	200010d8 	.word	0x200010d8

080005ac <HAL_SAI_RxHalfCpltCallback>:

// Callback function for half completed DMA transfer
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

}
 80005b4:	bf00      	nop
 80005b6:	370c      	adds	r7, #12
 80005b8:	46bd      	mov	sp, r7
 80005ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005be:	4770      	bx	lr

080005c0 <ProcessAudioData>:

void ProcessAudioData(uint32_t* buffer, uint32_t size) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b094      	sub	sp, #80	; 0x50
 80005c4:	af02      	add	r7, sp, #8
 80005c6:	6078      	str	r0, [r7, #4]
 80005c8:	6039      	str	r1, [r7, #0]
    for (uint32_t i = 0; i < size; ++i) {
 80005ca:	2300      	movs	r3, #0
 80005cc:	647b      	str	r3, [r7, #68]	; 0x44
 80005ce:	e023      	b.n	8000618 <ProcessAudioData+0x58>
        // Assuming left-aligned data
        int32_t sample = buffer[i] >> 8; // Shift right to align 24-bit data
 80005d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	4413      	add	r3, r2
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	0a1b      	lsrs	r3, r3, #8
 80005dc:	643b      	str	r3, [r7, #64]	; 0x40

        // If the data is signed, perform sign extension for negative values
        if (sample & 0x00800000) { // Check if the 24th bit (sign bit) is set
 80005de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80005e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d003      	beq.n	80005f0 <ProcessAudioData+0x30>
            sample |= 0xFF000000; // Extend the sign to 32 bits
 80005e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80005ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80005ee:	643b      	str	r3, [r7, #64]	; 0x40
        }

        // Process the sample as required
        // Example: Print the first few samples
        if (i < 10) {
 80005f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80005f2:	2b09      	cmp	r3, #9
 80005f4:	d80d      	bhi.n	8000612 <ProcessAudioData+0x52>
            char uartBuffer[50];
            snprintf(uartBuffer, sizeof(uartBuffer), "Sample %d: %ld\r\n", i, sample);
 80005f6:	f107 000c 	add.w	r0, r7, #12
 80005fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000600:	4a0a      	ldr	r2, [pc, #40]	; (800062c <ProcessAudioData+0x6c>)
 8000602:	2132      	movs	r1, #50	; 0x32
 8000604:	f004 fe9a 	bl	800533c <sniprintf>
            TransmitDataOverUART(uartBuffer);
 8000608:	f107 030c 	add.w	r3, r7, #12
 800060c:	4618      	mov	r0, r3
 800060e:	f000 f82b 	bl	8000668 <TransmitDataOverUART>
    for (uint32_t i = 0; i < size; ++i) {
 8000612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000614:	3301      	adds	r3, #1
 8000616:	647b      	str	r3, [r7, #68]	; 0x44
 8000618:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	429a      	cmp	r2, r3
 800061e:	d3d7      	bcc.n	80005d0 <ProcessAudioData+0x10>
        }

        // Further processing can be added here
    }
}
 8000620:	bf00      	nop
 8000622:	bf00      	nop
 8000624:	3748      	adds	r7, #72	; 0x48
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	08005d38 	.word	0x08005d38

08000630 <DebugPrint>:


void DebugPrint(const char* format, ...) {
 8000630:	b40f      	push	{r0, r1, r2, r3}
 8000632:	b580      	push	{r7, lr}
 8000634:	b0a2      	sub	sp, #136	; 0x88
 8000636:	af00      	add	r7, sp, #0
    char debugBuffer[128];  // Adjust size as needed
    va_list args;
    va_start(args, format);
 8000638:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800063c:	607b      	str	r3, [r7, #4]
    vsnprintf(debugBuffer, sizeof(debugBuffer), format, args);
 800063e:	f107 0008 	add.w	r0, r7, #8
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8000648:	2180      	movs	r1, #128	; 0x80
 800064a:	f004 fed7 	bl	80053fc <vsniprintf>
    va_end(args);

    TransmitDataOverUART(debugBuffer);
 800064e:	f107 0308 	add.w	r3, r7, #8
 8000652:	4618      	mov	r0, r3
 8000654:	f000 f808 	bl	8000668 <TransmitDataOverUART>
}
 8000658:	bf00      	nop
 800065a:	3788      	adds	r7, #136	; 0x88
 800065c:	46bd      	mov	sp, r7
 800065e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000662:	b004      	add	sp, #16
 8000664:	4770      	bx	lr
	...

08000668 <TransmitDataOverUART>:

void TransmitDataOverUART(const char* data)
{
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, strlen(data), 1000);
 8000670:	6878      	ldr	r0, [r7, #4]
 8000672:	f7ff fdad 	bl	80001d0 <strlen>
 8000676:	4603      	mov	r3, r0
 8000678:	b29a      	uxth	r2, r3
 800067a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800067e:	6879      	ldr	r1, [r7, #4]
 8000680:	4803      	ldr	r0, [pc, #12]	; (8000690 <TransmitDataOverUART+0x28>)
 8000682:	f004 f903 	bl	800488c <HAL_UART_Transmit>
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	200011a4 	.word	0x200011a4

08000694 <HAL_SAI_ErrorCallback>:
        TransmitDataOverUART(temp);
    }
    TransmitDataOverUART("\n");
}

void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai) {
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
    uint32_t saiError = HAL_SAI_GetError(hsai);
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f003 fe8d 	bl	80043bc <HAL_SAI_GetError>
 80006a2:	60f8      	str	r0, [r7, #12]
    DebugPrint("SAI Error: %lu\n", saiError);
 80006a4:	68f9      	ldr	r1, [r7, #12]
 80006a6:	4803      	ldr	r0, [pc, #12]	; (80006b4 <HAL_SAI_ErrorCallback+0x20>)
 80006a8:	f7ff ffc2 	bl	8000630 <DebugPrint>
}
 80006ac:	bf00      	nop
 80006ae:	3710      	adds	r7, #16
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	08005d6c 	.word	0x08005d6c

080006b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006bc:	f000 fbfa 	bl	8000eb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c0:	f000 f81a 	bl	80006f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c4:	f000 f95e 	bl	8000984 <MX_GPIO_Init>
  MX_DMA_Init();
 80006c8:	f000 f936 	bl	8000938 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80006cc:	f000 f904 	bl	80008d8 <MX_USART2_UART_Init>
  MX_SAI2_Init();
 80006d0:	f000 f8a6 	bl	8000820 <MX_SAI2_Init>
  MX_DAC1_Init();
 80006d4:	f000 f872 	bl	80007bc <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */

  currentBuffer = audioBuffer1;
 80006d8:	4b04      	ldr	r3, [pc, #16]	; (80006ec <main+0x34>)
 80006da:	4a05      	ldr	r2, [pc, #20]	; (80006f0 <main+0x38>)
 80006dc:	601a      	str	r2, [r3, #0]
  //processingBuffer = audioBuffer2;

  HAL_SAI_Receive_DMA(&hsai_BlockA2, (uint8_t*)audioBuffer1, AUDIO_BUFFER_SIZE);
 80006de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006e2:	4903      	ldr	r1, [pc, #12]	; (80006f0 <main+0x38>)
 80006e4:	4803      	ldr	r0, [pc, #12]	; (80006f4 <main+0x3c>)
 80006e6:	f003 fddb 	bl	80042a0 <HAL_SAI_Receive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ea:	e7fe      	b.n	80006ea <main+0x32>
 80006ec:	20001078 	.word	0x20001078
 80006f0:	20000078 	.word	0x20000078
 80006f4:	200010d8 	.word	0x200010d8

080006f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b096      	sub	sp, #88	; 0x58
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	2244      	movs	r2, #68	; 0x44
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f004 fe86 	bl	8005418 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	463b      	mov	r3, r7
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800071a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800071e:	f001 fa9b 	bl	8001c58 <HAL_PWREx_ControlVoltageScaling>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000728:	f000 f992 	bl	8000a50 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800072c:	f001 fa76 	bl	8001c1c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000730:	4b21      	ldr	r3, [pc, #132]	; (80007b8 <SystemClock_Config+0xc0>)
 8000732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000736:	4a20      	ldr	r2, [pc, #128]	; (80007b8 <SystemClock_Config+0xc0>)
 8000738:	f023 0318 	bic.w	r3, r3, #24
 800073c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000740:	2314      	movs	r3, #20
 8000742:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000744:	2301      	movs	r3, #1
 8000746:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000748:	2301      	movs	r3, #1
 800074a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800074c:	2300      	movs	r3, #0
 800074e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000750:	23a0      	movs	r3, #160	; 0xa0
 8000752:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000758:	2301      	movs	r3, #1
 800075a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 800075c:	2305      	movs	r3, #5
 800075e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 37;
 8000760:	2325      	movs	r3, #37	; 0x25
 8000762:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV17;
 8000764:	2311      	movs	r3, #17
 8000766:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000768:	2302      	movs	r3, #2
 800076a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800076c:	2304      	movs	r3, #4
 800076e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000770:	f107 0314 	add.w	r3, r7, #20
 8000774:	4618      	mov	r0, r3
 8000776:	f001 fac5 	bl	8001d04 <HAL_RCC_OscConfig>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000780:	f000 f966 	bl	8000a50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	230f      	movs	r3, #15
 8000786:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000788:	2303      	movs	r3, #3
 800078a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000790:	2300      	movs	r3, #0
 8000792:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000798:	463b      	mov	r3, r7
 800079a:	2103      	movs	r1, #3
 800079c:	4618      	mov	r0, r3
 800079e:	f001 fe8d 	bl	80024bc <HAL_RCC_ClockConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80007a8:	f000 f952 	bl	8000a50 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80007ac:	f003 f902 	bl	80039b4 <HAL_RCCEx_EnableMSIPLLMode>
}
 80007b0:	bf00      	nop
 80007b2:	3758      	adds	r7, #88	; 0x58
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40021000 	.word	0x40021000

080007bc <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08a      	sub	sp, #40	; 0x28
 80007c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	2224      	movs	r2, #36	; 0x24
 80007c6:	2100      	movs	r1, #0
 80007c8:	4618      	mov	r0, r3
 80007ca:	f004 fe25 	bl	8005418 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80007ce:	4b12      	ldr	r3, [pc, #72]	; (8000818 <MX_DAC1_Init+0x5c>)
 80007d0:	4a12      	ldr	r2, [pc, #72]	; (800081c <MX_DAC1_Init+0x60>)
 80007d2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80007d4:	4810      	ldr	r0, [pc, #64]	; (8000818 <MX_DAC1_Init+0x5c>)
 80007d6:	f000 fd1e 	bl	8001216 <HAL_DAC_Init>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d001      	beq.n	80007e4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80007e0:	f000 f936 	bl	8000a50 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007e8:	2300      	movs	r3, #0
 80007ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007ec:	2300      	movs	r3, #0
 80007ee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80007f0:	2300      	movs	r3, #0
 80007f2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007f8:	1d3b      	adds	r3, r7, #4
 80007fa:	2200      	movs	r2, #0
 80007fc:	4619      	mov	r1, r3
 80007fe:	4806      	ldr	r0, [pc, #24]	; (8000818 <MX_DAC1_Init+0x5c>)
 8000800:	f000 fd2b 	bl	800125a <HAL_DAC_ConfigChannel>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800080a:	f000 f921 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	3728      	adds	r7, #40	; 0x28
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	2000107c 	.word	0x2000107c
 800081c:	40007400 	.word	0x40007400

08000820 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000824:	4b28      	ldr	r3, [pc, #160]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000826:	4a29      	ldr	r2, [pc, #164]	; (80008cc <MX_SAI2_Init+0xac>)
 8000828:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_RX;
 800082a:	4b27      	ldr	r3, [pc, #156]	; (80008c8 <MX_SAI2_Init+0xa8>)
 800082c:	2201      	movs	r2, #1
 800082e:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000830:	4b25      	ldr	r3, [pc, #148]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000836:	4b24      	ldr	r3, [pc, #144]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000838:	2200      	movs	r2, #0
 800083a:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 800083c:	4b22      	ldr	r3, [pc, #136]	; (80008c8 <MX_SAI2_Init+0xa8>)
 800083e:	2200      	movs	r2, #0
 8000840:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000842:	4b21      	ldr	r3, [pc, #132]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000844:	2200      	movs	r2, #0
 8000846:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000848:	4b1f      	ldr	r3, [pc, #124]	; (80008c8 <MX_SAI2_Init+0xa8>)
 800084a:	f64b 3280 	movw	r2, #48000	; 0xbb80
 800084e:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000850:	4b1d      	ldr	r3, [pc, #116]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000852:	2200      	movs	r2, #0
 8000854:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_MONOMODE;
 8000856:	4b1c      	ldr	r3, [pc, #112]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000858:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800085c:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 800085e:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <MX_SAI2_Init+0xa8>)
 8000860:	2200      	movs	r2, #0
 8000862:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_32BIT, 2) != HAL_OK)
 8000864:	2302      	movs	r3, #2
 8000866:	2203      	movs	r2, #3
 8000868:	2100      	movs	r1, #0
 800086a:	4817      	ldr	r0, [pc, #92]	; (80008c8 <MX_SAI2_Init+0xa8>)
 800086c:	f003 fb74 	bl	8003f58 <HAL_SAI_InitProtocol>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <MX_SAI2_Init+0x5a>
  {
    Error_Handler();
 8000876:	f000 f8eb 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  // Configure the DMA handler for reception process
  hdma_sai2_a.Instance                 = DMA1_Channel6;
 800087a:	4b15      	ldr	r3, [pc, #84]	; (80008d0 <MX_SAI2_Init+0xb0>)
 800087c:	4a15      	ldr	r2, [pc, #84]	; (80008d4 <MX_SAI2_Init+0xb4>)
 800087e:	601a      	str	r2, [r3, #0]
  hdma_sai2_a.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8000880:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <MX_SAI2_Init+0xb0>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  hdma_sai2_a.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000886:	4b12      	ldr	r3, [pc, #72]	; (80008d0 <MX_SAI2_Init+0xb0>)
 8000888:	2200      	movs	r2, #0
 800088a:	60da      	str	r2, [r3, #12]
  hdma_sai2_a.Init.MemInc              = DMA_MINC_ENABLE;
 800088c:	4b10      	ldr	r3, [pc, #64]	; (80008d0 <MX_SAI2_Init+0xb0>)
 800088e:	2280      	movs	r2, #128	; 0x80
 8000890:	611a      	str	r2, [r3, #16]
  hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000892:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <MX_SAI2_Init+0xb0>)
 8000894:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000898:	615a      	str	r2, [r3, #20]
  hdma_sai2_a.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800089a:	4b0d      	ldr	r3, [pc, #52]	; (80008d0 <MX_SAI2_Init+0xb0>)
 800089c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008a0:	619a      	str	r2, [r3, #24]
  hdma_sai2_a.Init.Mode                = DMA_CIRCULAR;
 80008a2:	4b0b      	ldr	r3, [pc, #44]	; (80008d0 <MX_SAI2_Init+0xb0>)
 80008a4:	2220      	movs	r2, #32
 80008a6:	61da      	str	r2, [r3, #28]
  hdma_sai2_a.Init.Priority            = DMA_PRIORITY_HIGH;
 80008a8:	4b09      	ldr	r3, [pc, #36]	; (80008d0 <MX_SAI2_Init+0xb0>)
 80008aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008ae:	621a      	str	r2, [r3, #32]

  HAL_DMA_Init(&hdma_sai2_a);
 80008b0:	4807      	ldr	r0, [pc, #28]	; (80008d0 <MX_SAI2_Init+0xb0>)
 80008b2:	f000 fdf9 	bl	80014a8 <HAL_DMA_Init>

  // Associate the initialized DMA handle to the SAI handle
  __HAL_LINKDMA(&hsai_BlockA2, hdmarx, hdma_sai2_a);
 80008b6:	4b04      	ldr	r3, [pc, #16]	; (80008c8 <MX_SAI2_Init+0xa8>)
 80008b8:	4a05      	ldr	r2, [pc, #20]	; (80008d0 <MX_SAI2_Init+0xb0>)
 80008ba:	671a      	str	r2, [r3, #112]	; 0x70
 80008bc:	4b04      	ldr	r3, [pc, #16]	; (80008d0 <MX_SAI2_Init+0xb0>)
 80008be:	4a02      	ldr	r2, [pc, #8]	; (80008c8 <MX_SAI2_Init+0xa8>)
 80008c0:	629a      	str	r2, [r3, #40]	; 0x28

  /* USER CODE END SAI2_Init 2 */

}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	200010d8 	.word	0x200010d8
 80008cc:	40015804 	.word	0x40015804
 80008d0:	2000115c 	.word	0x2000115c
 80008d4:	4002006c 	.word	0x4002006c

080008d8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008de:	4a15      	ldr	r2, [pc, #84]	; (8000934 <MX_USART2_UART_Init+0x5c>)
 80008e0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80008e2:	4b13      	ldr	r3, [pc, #76]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008ea:	4b11      	ldr	r3, [pc, #68]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008f0:	4b0f      	ldr	r3, [pc, #60]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008f6:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008fc:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <MX_USART2_UART_Init+0x58>)
 80008fe:	220c      	movs	r2, #12
 8000900:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <MX_USART2_UART_Init+0x58>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <MX_USART2_UART_Init+0x58>)
 800090a:	2200      	movs	r2, #0
 800090c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800090e:	4b08      	ldr	r3, [pc, #32]	; (8000930 <MX_USART2_UART_Init+0x58>)
 8000910:	2200      	movs	r2, #0
 8000912:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <MX_USART2_UART_Init+0x58>)
 8000916:	2200      	movs	r2, #0
 8000918:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800091a:	4805      	ldr	r0, [pc, #20]	; (8000930 <MX_USART2_UART_Init+0x58>)
 800091c:	f003 ff68 	bl	80047f0 <HAL_UART_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000926:	f000 f893 	bl	8000a50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	200011a4 	.word	0x200011a4
 8000934:	40004400 	.word	0x40004400

08000938 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <MX_DMA_Init+0x48>)
 8000940:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000942:	4a0f      	ldr	r2, [pc, #60]	; (8000980 <MX_DMA_Init+0x48>)
 8000944:	f043 0301 	orr.w	r3, r3, #1
 8000948:	6493      	str	r3, [r2, #72]	; 0x48
 800094a:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <MX_DMA_Init+0x48>)
 800094c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800094e:	f003 0301 	and.w	r3, r3, #1
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000956:	2200      	movs	r2, #0
 8000958:	2100      	movs	r1, #0
 800095a:	200d      	movs	r0, #13
 800095c:	f000 fc25 	bl	80011aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000960:	200d      	movs	r0, #13
 8000962:	f000 fc3e 	bl	80011e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000966:	2200      	movs	r2, #0
 8000968:	2100      	movs	r1, #0
 800096a:	2010      	movs	r0, #16
 800096c:	f000 fc1d 	bl	80011aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000970:	2010      	movs	r0, #16
 8000972:	f000 fc36 	bl	80011e2 <HAL_NVIC_EnableIRQ>

}
 8000976:	bf00      	nop
 8000978:	3708      	adds	r7, #8
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40021000 	.word	0x40021000

08000984 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	; 0x28
 8000988:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800099a:	4b2b      	ldr	r3, [pc, #172]	; (8000a48 <MX_GPIO_Init+0xc4>)
 800099c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800099e:	4a2a      	ldr	r2, [pc, #168]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009a0:	f043 0304 	orr.w	r3, r3, #4
 80009a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009a6:	4b28      	ldr	r3, [pc, #160]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009aa:	f003 0304 	and.w	r3, r3, #4
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009b2:	4b25      	ldr	r3, [pc, #148]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009b6:	4a24      	ldr	r2, [pc, #144]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009be:	4b22      	ldr	r3, [pc, #136]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ca:	4b1f      	ldr	r3, [pc, #124]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ce:	4a1e      	ldr	r2, [pc, #120]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009d0:	f043 0301 	orr.w	r3, r3, #1
 80009d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009d6:	4b1c      	ldr	r3, [pc, #112]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	60bb      	str	r3, [r7, #8]
 80009e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e2:	4b19      	ldr	r3, [pc, #100]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	4a18      	ldr	r2, [pc, #96]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ee:	4b16      	ldr	r3, [pc, #88]	; (8000a48 <MX_GPIO_Init+0xc4>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	607b      	str	r3, [r7, #4]
 80009f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	2120      	movs	r1, #32
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a02:	f001 f8f3 	bl	8001bec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a0c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a16:	f107 0314 	add.w	r3, r7, #20
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	480b      	ldr	r0, [pc, #44]	; (8000a4c <MX_GPIO_Init+0xc8>)
 8000a1e:	f000 ff3b 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000a22:	2320      	movs	r3, #32
 8000a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a26:	2301      	movs	r3, #1
 8000a28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a3c:	f000 ff2c 	bl	8001898 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a40:	bf00      	nop
 8000a42:	3728      	adds	r7, #40	; 0x28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	48000800 	.word	0x48000800

08000a50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a54:	b672      	cpsid	i
}
 8000a56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a58:	e7fe      	b.n	8000a58 <Error_Handler+0x8>
	...

08000a5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	b083      	sub	sp, #12
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a62:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <HAL_MspInit+0x44>)
 8000a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a66:	4a0e      	ldr	r2, [pc, #56]	; (8000aa0 <HAL_MspInit+0x44>)
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <HAL_MspInit+0x44>)
 8000a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a72:	f003 0301 	and.w	r3, r3, #1
 8000a76:	607b      	str	r3, [r7, #4]
 8000a78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7a:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <HAL_MspInit+0x44>)
 8000a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a7e:	4a08      	ldr	r2, [pc, #32]	; (8000aa0 <HAL_MspInit+0x44>)
 8000a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a84:	6593      	str	r3, [r2, #88]	; 0x58
 8000a86:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <HAL_MspInit+0x44>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8e:	603b      	str	r3, [r7, #0]
 8000a90:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a92:	bf00      	nop
 8000a94:	370c      	adds	r7, #12
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40021000 	.word	0x40021000

08000aa4 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a2b      	ldr	r2, [pc, #172]	; (8000b70 <HAL_DAC_MspInit+0xcc>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d14f      	bne.n	8000b66 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <HAL_DAC_MspInit+0xd0>)
 8000ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aca:	4a2a      	ldr	r2, [pc, #168]	; (8000b74 <HAL_DAC_MspInit+0xd0>)
 8000acc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000ad0:	6593      	str	r3, [r2, #88]	; 0x58
 8000ad2:	4b28      	ldr	r3, [pc, #160]	; (8000b74 <HAL_DAC_MspInit+0xd0>)
 8000ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ad6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ada:	613b      	str	r3, [r7, #16]
 8000adc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ade:	4b25      	ldr	r3, [pc, #148]	; (8000b74 <HAL_DAC_MspInit+0xd0>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ae2:	4a24      	ldr	r2, [pc, #144]	; (8000b74 <HAL_DAC_MspInit+0xd0>)
 8000ae4:	f043 0301 	orr.w	r3, r3, #1
 8000ae8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aea:	4b22      	ldr	r3, [pc, #136]	; (8000b74 <HAL_DAC_MspInit+0xd0>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000af6:	2310      	movs	r3, #16
 8000af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000afa:	2303      	movs	r3, #3
 8000afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afe:	2300      	movs	r3, #0
 8000b00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b02:	f107 0314 	add.w	r3, r7, #20
 8000b06:	4619      	mov	r1, r3
 8000b08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b0c:	f000 fec4 	bl	8001898 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8000b10:	4b19      	ldr	r3, [pc, #100]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b12:	4a1a      	ldr	r2, [pc, #104]	; (8000b7c <HAL_DAC_MspInit+0xd8>)
 8000b14:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8000b16:	4b18      	ldr	r3, [pc, #96]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b18:	2206      	movs	r2, #6
 8000b1a:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b1c:	4b16      	ldr	r3, [pc, #88]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b1e:	2210      	movs	r2, #16
 8000b20:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000b28:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b2a:	2280      	movs	r2, #128	; 0x80
 8000b2c:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b34:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000b36:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b3c:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b40:	2220      	movs	r2, #32
 8000b42:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8000b4a:	480b      	ldr	r0, [pc, #44]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b4c:	f000 fcac 	bl	80014a8 <HAL_DMA_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8000b56:	f7ff ff7b 	bl	8000a50 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4a06      	ldr	r2, [pc, #24]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	4a05      	ldr	r2, [pc, #20]	; (8000b78 <HAL_DAC_MspInit+0xd4>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000b66:	bf00      	nop
 8000b68:	3728      	adds	r7, #40	; 0x28
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40007400 	.word	0x40007400
 8000b74:	40021000 	.word	0x40021000
 8000b78:	20001090 	.word	0x20001090
 8000b7c:	40020030 	.word	0x40020030

08000b80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b0ac      	sub	sp, #176	; 0xb0
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b88:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	601a      	str	r2, [r3, #0]
 8000b90:	605a      	str	r2, [r3, #4]
 8000b92:	609a      	str	r2, [r3, #8]
 8000b94:	60da      	str	r2, [r3, #12]
 8000b96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b98:	f107 0314 	add.w	r3, r7, #20
 8000b9c:	2288      	movs	r2, #136	; 0x88
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f004 fc39 	bl	8005418 <memset>
  if(huart->Instance==USART2)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a21      	ldr	r2, [pc, #132]	; (8000c30 <HAL_UART_MspInit+0xb0>)
 8000bac:	4293      	cmp	r3, r2
 8000bae:	d13b      	bne.n	8000c28 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bb8:	f107 0314 	add.w	r3, r7, #20
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	f001 fea1 	bl	8002904 <HAL_RCCEx_PeriphCLKConfig>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000bc8:	f7ff ff42 	bl	8000a50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bcc:	4b19      	ldr	r3, [pc, #100]	; (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd0:	4a18      	ldr	r2, [pc, #96]	; (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bd6:	6593      	str	r3, [r2, #88]	; 0x58
 8000bd8:	4b16      	ldr	r3, [pc, #88]	; (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be4:	4b13      	ldr	r3, [pc, #76]	; (8000c34 <HAL_UART_MspInit+0xb4>)
 8000be6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000be8:	4a12      	ldr	r2, [pc, #72]	; (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bea:	f043 0301 	orr.w	r3, r3, #1
 8000bee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000bf0:	4b10      	ldr	r3, [pc, #64]	; (8000c34 <HAL_UART_MspInit+0xb4>)
 8000bf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bfc:	230c      	movs	r3, #12
 8000bfe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c02:	2302      	movs	r3, #2
 8000c04:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c14:	2307      	movs	r3, #7
 8000c16:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000c1e:	4619      	mov	r1, r3
 8000c20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c24:	f000 fe38 	bl	8001898 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c28:	bf00      	nop
 8000c2a:	37b0      	adds	r7, #176	; 0xb0
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40004400 	.word	0x40004400
 8000c34:	40021000 	.word	0x40021000

08000c38 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_a;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b0aa      	sub	sp, #168	; 0xa8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	2288      	movs	r2, #136	; 0x88
 8000c46:	2100      	movs	r1, #0
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f004 fbe5 	bl	8005418 <memset>
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a3a      	ldr	r2, [pc, #232]	; (8000d3c <HAL_SAI_MspInit+0x104>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d16c      	bne.n	8000d32 <HAL_SAI_MspInit+0xfa>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000c58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c5c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLL;
 8000c5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c62:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c64:	f107 030c 	add.w	r3, r7, #12
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f001 fe4b 	bl	8002904 <HAL_RCCEx_PeriphCLKConfig>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <HAL_SAI_MspInit+0x40>
    {
      Error_Handler();
 8000c74:	f7ff feec 	bl	8000a50 <Error_Handler>
    }

    if (SAI2_client == 0)
 8000c78:	4b31      	ldr	r3, [pc, #196]	; (8000d40 <HAL_SAI_MspInit+0x108>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d10b      	bne.n	8000c98 <HAL_SAI_MspInit+0x60>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000c80:	4b30      	ldr	r3, [pc, #192]	; (8000d44 <HAL_SAI_MspInit+0x10c>)
 8000c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c84:	4a2f      	ldr	r2, [pc, #188]	; (8000d44 <HAL_SAI_MspInit+0x10c>)
 8000c86:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c8a:	6613      	str	r3, [r2, #96]	; 0x60
 8000c8c:	4b2d      	ldr	r3, [pc, #180]	; (8000d44 <HAL_SAI_MspInit+0x10c>)
 8000c8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c90:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c94:	60bb      	str	r3, [r7, #8]
 8000c96:	68bb      	ldr	r3, [r7, #8]
    }
    SAI2_client ++;
 8000c98:	4b29      	ldr	r3, [pc, #164]	; (8000d40 <HAL_SAI_MspInit+0x108>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	4a28      	ldr	r2, [pc, #160]	; (8000d40 <HAL_SAI_MspInit+0x108>)
 8000ca0:	6013      	str	r3, [r2, #0]
    /**SAI2_A_Block_A GPIO Configuration
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000ca2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8000ca6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000cbc:	230d      	movs	r3, #13
 8000cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	481f      	ldr	r0, [pc, #124]	; (8000d48 <HAL_SAI_MspInit+0x110>)
 8000cca:	f000 fde5 	bl	8001898 <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 8000cce:	4b1f      	ldr	r3, [pc, #124]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000cd0:	4a1f      	ldr	r2, [pc, #124]	; (8000d50 <HAL_SAI_MspInit+0x118>)
 8000cd2:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8000cd4:	4b1d      	ldr	r3, [pc, #116]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cda:	4b1c      	ldr	r3, [pc, #112]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8000ce6:	4b19      	ldr	r3, [pc, #100]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000ce8:	2280      	movs	r2, #128	; 0x80
 8000cea:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000cee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cf2:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000cf4:	4b15      	ldr	r3, [pc, #84]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000cf6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cfa:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8000cfc:	4b13      	ldr	r3, [pc, #76]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000cfe:	2220      	movs	r2, #32
 8000d00:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000d02:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000d04:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000d08:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8000d0a:	4810      	ldr	r0, [pc, #64]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000d0c:	f000 fbcc 	bl	80014a8 <HAL_DMA_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <HAL_SAI_MspInit+0xe2>
    {
      Error_Handler();
 8000d16:	f7ff fe9b 	bl	8000a50 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4a0b      	ldr	r2, [pc, #44]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000d1e:	671a      	str	r2, [r3, #112]	; 0x70
 8000d20:	4a0a      	ldr	r2, [pc, #40]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	6293      	str	r3, [r2, #40]	; 0x28

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	4a08      	ldr	r2, [pc, #32]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000d2a:	66da      	str	r2, [r3, #108]	; 0x6c
 8000d2c:	4a07      	ldr	r2, [pc, #28]	; (8000d4c <HAL_SAI_MspInit+0x114>)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6293      	str	r3, [r2, #40]	; 0x28

    }
}
 8000d32:	bf00      	nop
 8000d34:	37a8      	adds	r7, #168	; 0xa8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40015804 	.word	0x40015804
 8000d40:	2000122c 	.word	0x2000122c
 8000d44:	40021000 	.word	0x40021000
 8000d48:	48000400 	.word	0x48000400
 8000d4c:	2000115c 	.word	0x2000115c
 8000d50:	4002006c 	.word	0x4002006c

08000d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <NMI_Handler+0x4>

08000d5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d5e:	e7fe      	b.n	8000d5e <HardFault_Handler+0x4>

08000d60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d64:	e7fe      	b.n	8000d64 <MemManage_Handler+0x4>

08000d66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d66:	b480      	push	{r7}
 8000d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d6a:	e7fe      	b.n	8000d6a <BusFault_Handler+0x4>

08000d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d70:	e7fe      	b.n	8000d70 <UsageFault_Handler+0x4>

08000d72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d84:	bf00      	nop
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000da0:	f000 f8e4 	bl	8000f6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8000dac:	4802      	ldr	r0, [pc, #8]	; (8000db8 <DMA1_Channel3_IRQHandler+0x10>)
 8000dae:	f000 fc93 	bl	80016d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000db2:	bf00      	nop
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	20001090 	.word	0x20001090

08000dbc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8000dc0:	4802      	ldr	r0, [pc, #8]	; (8000dcc <DMA1_Channel6_IRQHandler+0x10>)
 8000dc2:	f000 fc89 	bl	80016d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	2000115c 	.word	0x2000115c

08000dd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd8:	4a14      	ldr	r2, [pc, #80]	; (8000e2c <_sbrk+0x5c>)
 8000dda:	4b15      	ldr	r3, [pc, #84]	; (8000e30 <_sbrk+0x60>)
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de4:	4b13      	ldr	r3, [pc, #76]	; (8000e34 <_sbrk+0x64>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d102      	bne.n	8000df2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dec:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <_sbrk+0x64>)
 8000dee:	4a12      	ldr	r2, [pc, #72]	; (8000e38 <_sbrk+0x68>)
 8000df0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000df2:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d207      	bcs.n	8000e10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e00:	f004 fb12 	bl	8005428 <__errno>
 8000e04:	4603      	mov	r3, r0
 8000e06:	220c      	movs	r2, #12
 8000e08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e0e:	e009      	b.n	8000e24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e10:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e16:	4b07      	ldr	r3, [pc, #28]	; (8000e34 <_sbrk+0x64>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	4a05      	ldr	r2, [pc, #20]	; (8000e34 <_sbrk+0x64>)
 8000e20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e22:	68fb      	ldr	r3, [r7, #12]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3718      	adds	r7, #24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20018000 	.word	0x20018000
 8000e30:	00000400 	.word	0x00000400
 8000e34:	20001230 	.word	0x20001230
 8000e38:	20001380 	.word	0x20001380

08000e3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000e40:	4b06      	ldr	r3, [pc, #24]	; (8000e5c <SystemInit+0x20>)
 8000e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e46:	4a05      	ldr	r2, [pc, #20]	; (8000e5c <SystemInit+0x20>)
 8000e48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000e60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e64:	f7ff ffea 	bl	8000e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e68:	480c      	ldr	r0, [pc, #48]	; (8000e9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000e6a:	490d      	ldr	r1, [pc, #52]	; (8000ea0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e6c:	4a0d      	ldr	r2, [pc, #52]	; (8000ea4 <LoopForever+0xe>)
  movs r3, #0
 8000e6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e70:	e002      	b.n	8000e78 <LoopCopyDataInit>

08000e72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e76:	3304      	adds	r3, #4

08000e78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e7c:	d3f9      	bcc.n	8000e72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ea8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e80:	4c0a      	ldr	r4, [pc, #40]	; (8000eac <LoopForever+0x16>)
  movs r3, #0
 8000e82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e84:	e001      	b.n	8000e8a <LoopFillZerobss>

08000e86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e88:	3204      	adds	r2, #4

08000e8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e8c:	d3fb      	bcc.n	8000e86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e8e:	f004 fad1 	bl	8005434 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e92:	f7ff fc11 	bl	80006b8 <main>

08000e96 <LoopForever>:

LoopForever:
    b LoopForever
 8000e96:	e7fe      	b.n	8000e96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e98:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ea0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ea4:	08005e38 	.word	0x08005e38
  ldr r2, =_sbss
 8000ea8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000eac:	20001380 	.word	0x20001380

08000eb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eb0:	e7fe      	b.n	8000eb0 <ADC1_2_IRQHandler>
	...

08000eb4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <HAL_Init+0x3c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a0b      	ldr	r2, [pc, #44]	; (8000ef0 <HAL_Init+0x3c>)
 8000ec4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ec8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eca:	2003      	movs	r0, #3
 8000ecc:	f000 f962 	bl	8001194 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f000 f80f 	bl	8000ef4 <HAL_InitTick>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d002      	beq.n	8000ee2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	e001      	b.n	8000ee6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ee2:	f7ff fdbb 	bl	8000a5c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40022000 	.word	0x40022000

08000ef4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000efc:	2300      	movs	r3, #0
 8000efe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000f00:	4b17      	ldr	r3, [pc, #92]	; (8000f60 <HAL_InitTick+0x6c>)
 8000f02:	781b      	ldrb	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d023      	beq.n	8000f50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000f08:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <HAL_InitTick+0x70>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4b14      	ldr	r3, [pc, #80]	; (8000f60 <HAL_InitTick+0x6c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	4619      	mov	r1, r3
 8000f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f000 f96d 	bl	80011fe <HAL_SYSTICK_Config>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d10f      	bne.n	8000f4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2b0f      	cmp	r3, #15
 8000f2e:	d809      	bhi.n	8000f44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f30:	2200      	movs	r2, #0
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295
 8000f38:	f000 f937 	bl	80011aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f3c:	4a0a      	ldr	r2, [pc, #40]	; (8000f68 <HAL_InitTick+0x74>)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	e007      	b.n	8000f54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000f44:	2301      	movs	r3, #1
 8000f46:	73fb      	strb	r3, [r7, #15]
 8000f48:	e004      	b.n	8000f54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	73fb      	strb	r3, [r7, #15]
 8000f4e:	e001      	b.n	8000f54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f50:	2301      	movs	r3, #1
 8000f52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000008 	.word	0x20000008
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000004 	.word	0x20000004

08000f6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000f70:	4b06      	ldr	r3, [pc, #24]	; (8000f8c <HAL_IncTick+0x20>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <HAL_IncTick+0x24>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	4a04      	ldr	r2, [pc, #16]	; (8000f90 <HAL_IncTick+0x24>)
 8000f7e:	6013      	str	r3, [r2, #0]
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	20000008 	.word	0x20000008
 8000f90:	20001234 	.word	0x20001234

08000f94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return uwTick;
 8000f98:	4b03      	ldr	r3, [pc, #12]	; (8000fa8 <HAL_GetTick+0x14>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	20001234 	.word	0x20001234

08000fac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fb4:	f7ff ffee 	bl	8000f94 <HAL_GetTick>
 8000fb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fc4:	d005      	beq.n	8000fd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000fc6:	4b0a      	ldr	r3, [pc, #40]	; (8000ff0 <HAL_Delay+0x44>)
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4413      	add	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000fd2:	bf00      	nop
 8000fd4:	f7ff ffde 	bl	8000f94 <HAL_GetTick>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	68fa      	ldr	r2, [r7, #12]
 8000fe0:	429a      	cmp	r2, r3
 8000fe2:	d8f7      	bhi.n	8000fd4 <HAL_Delay+0x28>
  {
  }
}
 8000fe4:	bf00      	nop
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000008 	.word	0x20000008

08000ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <__NVIC_SetPriorityGrouping+0x44>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800100a:	68ba      	ldr	r2, [r7, #8]
 800100c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001010:	4013      	ands	r3, r2
 8001012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800101c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001026:	4a04      	ldr	r2, [pc, #16]	; (8001038 <__NVIC_SetPriorityGrouping+0x44>)
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	60d3      	str	r3, [r2, #12]
}
 800102c:	bf00      	nop
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <__NVIC_GetPriorityGrouping+0x18>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	f003 0307 	and.w	r3, r3, #7
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	2b00      	cmp	r3, #0
 8001068:	db0b      	blt.n	8001082 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	f003 021f 	and.w	r2, r3, #31
 8001070:	4907      	ldr	r1, [pc, #28]	; (8001090 <__NVIC_EnableIRQ+0x38>)
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	095b      	lsrs	r3, r3, #5
 8001078:	2001      	movs	r0, #1
 800107a:	fa00 f202 	lsl.w	r2, r0, r2
 800107e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000e100 	.word	0xe000e100

08001094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	db0a      	blt.n	80010be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	490c      	ldr	r1, [pc, #48]	; (80010e0 <__NVIC_SetPriority+0x4c>)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	0112      	lsls	r2, r2, #4
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	440b      	add	r3, r1
 80010b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010bc:	e00a      	b.n	80010d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4908      	ldr	r1, [pc, #32]	; (80010e4 <__NVIC_SetPriority+0x50>)
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	f003 030f 	and.w	r3, r3, #15
 80010ca:	3b04      	subs	r3, #4
 80010cc:	0112      	lsls	r2, r2, #4
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	440b      	add	r3, r1
 80010d2:	761a      	strb	r2, [r3, #24]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	e000e100 	.word	0xe000e100
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b089      	sub	sp, #36	; 0x24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f1c3 0307 	rsb	r3, r3, #7
 8001102:	2b04      	cmp	r3, #4
 8001104:	bf28      	it	cs
 8001106:	2304      	movcs	r3, #4
 8001108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3304      	adds	r3, #4
 800110e:	2b06      	cmp	r3, #6
 8001110:	d902      	bls.n	8001118 <NVIC_EncodePriority+0x30>
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3b03      	subs	r3, #3
 8001116:	e000      	b.n	800111a <NVIC_EncodePriority+0x32>
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	f04f 32ff 	mov.w	r2, #4294967295
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43da      	mvns	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	401a      	ands	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001130:	f04f 31ff 	mov.w	r1, #4294967295
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	fa01 f303 	lsl.w	r3, r1, r3
 800113a:	43d9      	mvns	r1, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001140:	4313      	orrs	r3, r2
         );
}
 8001142:	4618      	mov	r0, r3
 8001144:	3724      	adds	r7, #36	; 0x24
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001160:	d301      	bcc.n	8001166 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001162:	2301      	movs	r3, #1
 8001164:	e00f      	b.n	8001186 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001166:	4a0a      	ldr	r2, [pc, #40]	; (8001190 <SysTick_Config+0x40>)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3b01      	subs	r3, #1
 800116c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800116e:	210f      	movs	r1, #15
 8001170:	f04f 30ff 	mov.w	r0, #4294967295
 8001174:	f7ff ff8e 	bl	8001094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001178:	4b05      	ldr	r3, [pc, #20]	; (8001190 <SysTick_Config+0x40>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800117e:	4b04      	ldr	r3, [pc, #16]	; (8001190 <SysTick_Config+0x40>)
 8001180:	2207      	movs	r2, #7
 8001182:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	e000e010 	.word	0xe000e010

08001194 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff ff29 	bl	8000ff4 <__NVIC_SetPriorityGrouping>
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b086      	sub	sp, #24
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	607a      	str	r2, [r7, #4]
 80011b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011bc:	f7ff ff3e 	bl	800103c <__NVIC_GetPriorityGrouping>
 80011c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	68b9      	ldr	r1, [r7, #8]
 80011c6:	6978      	ldr	r0, [r7, #20]
 80011c8:	f7ff ff8e 	bl	80010e8 <NVIC_EncodePriority>
 80011cc:	4602      	mov	r2, r0
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff5d 	bl	8001094 <__NVIC_SetPriority>
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff31 	bl	8001058 <__NVIC_EnableIRQ>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff ffa2 	bl	8001150 <SysTick_Config>
 800120c:	4603      	mov	r3, r0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d101      	bne.n	8001228 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e014      	b.n	8001252 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	791b      	ldrb	r3, [r3, #4]
 800122c:	b2db      	uxtb	r3, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	d105      	bne.n	800123e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2200      	movs	r2, #0
 8001236:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f7ff fc33 	bl	8000aa4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2202      	movs	r2, #2
 8001242:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	2201      	movs	r2, #1
 800124e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b088      	sub	sp, #32
 800125e:	af00      	add	r7, sp, #0
 8001260:	60f8      	str	r0, [r7, #12]
 8001262:	60b9      	str	r1, [r7, #8]
 8001264:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	795b      	ldrb	r3, [r3, #5]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d101      	bne.n	8001276 <HAL_DAC_ConfigChannel+0x1c>
 8001272:	2302      	movs	r3, #2
 8001274:	e114      	b.n	80014a0 <HAL_DAC_ConfigChannel+0x246>
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2201      	movs	r2, #1
 800127a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2202      	movs	r2, #2
 8001280:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b04      	cmp	r3, #4
 8001288:	f040 8081 	bne.w	800138e <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800128c:	f7ff fe82 	bl	8000f94 <HAL_GetTick>
 8001290:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d140      	bne.n	800131a <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001298:	e018      	b.n	80012cc <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800129a:	f7ff fe7b 	bl	8000f94 <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b01      	cmp	r3, #1
 80012a6:	d911      	bls.n	80012cc <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d00a      	beq.n	80012cc <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	691b      	ldr	r3, [r3, #16]
 80012ba:	f043 0208 	orr.w	r2, r3, #8
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	2203      	movs	r2, #3
 80012c6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80012c8:	2303      	movs	r3, #3
 80012ca:	e0e9      	b.n	80014a0 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d1df      	bne.n	800129a <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80012da:	2001      	movs	r0, #1
 80012dc:	f7ff fe66 	bl	8000fac <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	68ba      	ldr	r2, [r7, #8]
 80012e6:	6992      	ldr	r2, [r2, #24]
 80012e8:	641a      	str	r2, [r3, #64]	; 0x40
 80012ea:	e023      	b.n	8001334 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80012ec:	f7ff fe52 	bl	8000f94 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d90f      	bls.n	800131a <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001300:	2b00      	cmp	r3, #0
 8001302:	da0a      	bge.n	800131a <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	f043 0208 	orr.w	r2, r3, #8
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	2203      	movs	r2, #3
 8001314:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001316:	2303      	movs	r3, #3
 8001318:	e0c2      	b.n	80014a0 <HAL_DAC_ConfigChannel+0x246>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001320:	2b00      	cmp	r3, #0
 8001322:	dbe3      	blt.n	80012ec <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8001324:	2001      	movs	r0, #1
 8001326:	f7ff fe41 	bl	8000fac <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	6992      	ldr	r2, [r2, #24]
 8001332:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	f003 0310 	and.w	r3, r3, #16
 8001340:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	43db      	mvns	r3, r3
 800134a:	ea02 0103 	and.w	r1, r2, r3
 800134e:	68bb      	ldr	r3, [r7, #8]
 8001350:	69da      	ldr	r2, [r3, #28]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f003 0310 	and.w	r3, r3, #16
 8001358:	409a      	lsls	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	430a      	orrs	r2, r1
 8001360:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f003 0310 	and.w	r3, r3, #16
 800136e:	21ff      	movs	r1, #255	; 0xff
 8001370:	fa01 f303 	lsl.w	r3, r1, r3
 8001374:	43db      	mvns	r3, r3
 8001376:	ea02 0103 	and.w	r1, r2, r3
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	6a1a      	ldr	r2, [r3, #32]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	f003 0310 	and.w	r3, r3, #16
 8001384:	409a      	lsls	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	430a      	orrs	r2, r1
 800138c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d11d      	bne.n	80013d2 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800139c:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	221f      	movs	r2, #31
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	43db      	mvns	r3, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	695b      	ldr	r3, [r3, #20]
 80013b6:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f003 0310 	and.w	r3, r3, #16
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	69ba      	ldr	r2, [r7, #24]
 80013d0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013d8:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	f003 0310 	and.w	r3, r3, #16
 80013e0:	2207      	movs	r2, #7
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43db      	mvns	r3, r3
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	4013      	ands	r3, r2
 80013ec:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	68bb      	ldr	r3, [r7, #8]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	431a      	orrs	r2, r3
 80013f8:	68bb      	ldr	r3, [r7, #8]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f003 0310 	and.w	r3, r3, #16
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	fa02 f303 	lsl.w	r3, r2, r3
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	4313      	orrs	r3, r2
 8001410:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	6819      	ldr	r1, [r3, #0]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f003 0310 	and.w	r3, r3, #16
 8001426:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	400a      	ands	r2, r1
 8001436:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f003 0310 	and.w	r3, r3, #16
 8001446:	f640 72fc 	movw	r2, #4092	; 0xffc
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	43db      	mvns	r3, r3
 8001450:	69ba      	ldr	r2, [r7, #24]
 8001452:	4013      	ands	r3, r2
 8001454:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001456:	68bb      	ldr	r3, [r7, #8]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f003 0310 	and.w	r3, r3, #16
 8001462:	697a      	ldr	r2, [r7, #20]
 8001464:	fa02 f303 	lsl.w	r3, r2, r3
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	4313      	orrs	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6819      	ldr	r1, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f003 0310 	and.w	r3, r3, #16
 8001482:	22c0      	movs	r2, #192	; 0xc0
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43da      	mvns	r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	400a      	ands	r2, r1
 8001490:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2201      	movs	r2, #1
 8001496:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	2200      	movs	r2, #0
 800149c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800149e:	2300      	movs	r3, #0
}
 80014a0:	4618      	mov	r0, r3
 80014a2:	3720      	adds	r7, #32
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e098      	b.n	80015ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	4b4d      	ldr	r3, [pc, #308]	; (80015f8 <HAL_DMA_Init+0x150>)
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d80f      	bhi.n	80014e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	461a      	mov	r2, r3
 80014cc:	4b4b      	ldr	r3, [pc, #300]	; (80015fc <HAL_DMA_Init+0x154>)
 80014ce:	4413      	add	r3, r2
 80014d0:	4a4b      	ldr	r2, [pc, #300]	; (8001600 <HAL_DMA_Init+0x158>)
 80014d2:	fba2 2303 	umull	r2, r3, r2, r3
 80014d6:	091b      	lsrs	r3, r3, #4
 80014d8:	009a      	lsls	r2, r3, #2
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a48      	ldr	r2, [pc, #288]	; (8001604 <HAL_DMA_Init+0x15c>)
 80014e2:	641a      	str	r2, [r3, #64]	; 0x40
 80014e4:	e00e      	b.n	8001504 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b46      	ldr	r3, [pc, #280]	; (8001608 <HAL_DMA_Init+0x160>)
 80014ee:	4413      	add	r3, r2
 80014f0:	4a43      	ldr	r2, [pc, #268]	; (8001600 <HAL_DMA_Init+0x158>)
 80014f2:	fba2 2303 	umull	r2, r3, r2, r3
 80014f6:	091b      	lsrs	r3, r3, #4
 80014f8:	009a      	lsls	r2, r3, #2
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a42      	ldr	r2, [pc, #264]	; (800160c <HAL_DMA_Init+0x164>)
 8001502:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2202      	movs	r2, #2
 8001508:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800151a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800151e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001528:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	691b      	ldr	r3, [r3, #16]
 800152e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001534:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001540:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a1b      	ldr	r3, [r3, #32]
 8001546:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001548:	68fa      	ldr	r2, [r7, #12]
 800154a:	4313      	orrs	r3, r2
 800154c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800155e:	d039      	beq.n	80015d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001564:	4a27      	ldr	r2, [pc, #156]	; (8001604 <HAL_DMA_Init+0x15c>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d11a      	bne.n	80015a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800156a:	4b29      	ldr	r3, [pc, #164]	; (8001610 <HAL_DMA_Init+0x168>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	f003 031c 	and.w	r3, r3, #28
 8001576:	210f      	movs	r1, #15
 8001578:	fa01 f303 	lsl.w	r3, r1, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	4924      	ldr	r1, [pc, #144]	; (8001610 <HAL_DMA_Init+0x168>)
 8001580:	4013      	ands	r3, r2
 8001582:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001584:	4b22      	ldr	r3, [pc, #136]	; (8001610 <HAL_DMA_Init+0x168>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6859      	ldr	r1, [r3, #4]
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001590:	f003 031c 	and.w	r3, r3, #28
 8001594:	fa01 f303 	lsl.w	r3, r1, r3
 8001598:	491d      	ldr	r1, [pc, #116]	; (8001610 <HAL_DMA_Init+0x168>)
 800159a:	4313      	orrs	r3, r2
 800159c:	600b      	str	r3, [r1, #0]
 800159e:	e019      	b.n	80015d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80015a0:	4b1c      	ldr	r3, [pc, #112]	; (8001614 <HAL_DMA_Init+0x16c>)
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015a8:	f003 031c 	and.w	r3, r3, #28
 80015ac:	210f      	movs	r1, #15
 80015ae:	fa01 f303 	lsl.w	r3, r1, r3
 80015b2:	43db      	mvns	r3, r3
 80015b4:	4917      	ldr	r1, [pc, #92]	; (8001614 <HAL_DMA_Init+0x16c>)
 80015b6:	4013      	ands	r3, r2
 80015b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80015ba:	4b16      	ldr	r3, [pc, #88]	; (8001614 <HAL_DMA_Init+0x16c>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6859      	ldr	r1, [r3, #4]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c6:	f003 031c 	and.w	r3, r3, #28
 80015ca:	fa01 f303 	lsl.w	r3, r1, r3
 80015ce:	4911      	ldr	r1, [pc, #68]	; (8001614 <HAL_DMA_Init+0x16c>)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2200      	movs	r2, #0
 80015d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2201      	movs	r2, #1
 80015de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	40020407 	.word	0x40020407
 80015fc:	bffdfff8 	.word	0xbffdfff8
 8001600:	cccccccd 	.word	0xcccccccd
 8001604:	40020000 	.word	0x40020000
 8001608:	bffdfbf8 	.word	0xbffdfbf8
 800160c:	40020400 	.word	0x40020400
 8001610:	400200a8 	.word	0x400200a8
 8001614:	400204a8 	.word	0x400204a8

08001618 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
 8001624:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001626:	2300      	movs	r3, #0
 8001628:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001630:	2b01      	cmp	r3, #1
 8001632:	d101      	bne.n	8001638 <HAL_DMA_Start_IT+0x20>
 8001634:	2302      	movs	r3, #2
 8001636:	e04b      	b.n	80016d0 <HAL_DMA_Start_IT+0xb8>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2201      	movs	r2, #1
 800163c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b01      	cmp	r3, #1
 800164a:	d13a      	bne.n	80016c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2202      	movs	r2, #2
 8001650:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	2200      	movs	r2, #0
 8001658:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 0201 	bic.w	r2, r2, #1
 8001668:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	687a      	ldr	r2, [r7, #4]
 800166e:	68b9      	ldr	r1, [r7, #8]
 8001670:	68f8      	ldr	r0, [r7, #12]
 8001672:	f000 f8e0 	bl	8001836 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	2b00      	cmp	r3, #0
 800167c:	d008      	beq.n	8001690 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f042 020e 	orr.w	r2, r2, #14
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	e00f      	b.n	80016b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	681a      	ldr	r2, [r3, #0]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f022 0204 	bic.w	r2, r2, #4
 800169e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f042 020a 	orr.w	r2, r2, #10
 80016ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f042 0201 	orr.w	r2, r2, #1
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	e005      	b.n	80016ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80016ca:	2302      	movs	r3, #2
 80016cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80016ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3718      	adds	r7, #24
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f4:	f003 031c 	and.w	r3, r3, #28
 80016f8:	2204      	movs	r2, #4
 80016fa:	409a      	lsls	r2, r3
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	4013      	ands	r3, r2
 8001700:	2b00      	cmp	r3, #0
 8001702:	d026      	beq.n	8001752 <HAL_DMA_IRQHandler+0x7a>
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	2b00      	cmp	r3, #0
 800170c:	d021      	beq.n	8001752 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0320 	and.w	r3, r3, #32
 8001718:	2b00      	cmp	r3, #0
 800171a:	d107      	bne.n	800172c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f022 0204 	bic.w	r2, r2, #4
 800172a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001730:	f003 021c 	and.w	r2, r3, #28
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	2104      	movs	r1, #4
 800173a:	fa01 f202 	lsl.w	r2, r1, r2
 800173e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001744:	2b00      	cmp	r3, #0
 8001746:	d071      	beq.n	800182c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001750:	e06c      	b.n	800182c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	f003 031c 	and.w	r3, r3, #28
 800175a:	2202      	movs	r2, #2
 800175c:	409a      	lsls	r2, r3
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	4013      	ands	r3, r2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d02e      	beq.n	80017c4 <HAL_DMA_IRQHandler+0xec>
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d029      	beq.n	80017c4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0320 	and.w	r3, r3, #32
 800177a:	2b00      	cmp	r3, #0
 800177c:	d10b      	bne.n	8001796 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f022 020a 	bic.w	r2, r2, #10
 800178c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179a:	f003 021c 	and.w	r2, r3, #28
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a2:	2102      	movs	r1, #2
 80017a4:	fa01 f202 	lsl.w	r2, r1, r2
 80017a8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2200      	movs	r2, #0
 80017ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d038      	beq.n	800182c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80017c2:	e033      	b.n	800182c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c8:	f003 031c 	and.w	r3, r3, #28
 80017cc:	2208      	movs	r2, #8
 80017ce:	409a      	lsls	r2, r3
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	4013      	ands	r3, r2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d02a      	beq.n	800182e <HAL_DMA_IRQHandler+0x156>
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	f003 0308 	and.w	r3, r3, #8
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d025      	beq.n	800182e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f022 020e 	bic.w	r2, r2, #14
 80017f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f003 021c 	and.w	r2, r3, #28
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017fe:	2101      	movs	r1, #1
 8001800:	fa01 f202 	lsl.w	r2, r1, r2
 8001804:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2201      	movs	r2, #1
 800180a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2201      	movs	r2, #1
 8001810:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2200      	movs	r2, #0
 8001818:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001820:	2b00      	cmp	r3, #0
 8001822:	d004      	beq.n	800182e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800182c:	bf00      	nop
 800182e:	bf00      	nop
}
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001836:	b480      	push	{r7}
 8001838:	b085      	sub	sp, #20
 800183a:	af00      	add	r7, sp, #0
 800183c:	60f8      	str	r0, [r7, #12]
 800183e:	60b9      	str	r1, [r7, #8]
 8001840:	607a      	str	r2, [r7, #4]
 8001842:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001848:	f003 021c 	and.w	r2, r3, #28
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001850:	2101      	movs	r1, #1
 8001852:	fa01 f202 	lsl.w	r2, r1, r2
 8001856:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	2b10      	cmp	r3, #16
 8001866:	d108      	bne.n	800187a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001878:	e007      	b.n	800188a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	687a      	ldr	r2, [r7, #4]
 8001888:	60da      	str	r2, [r3, #12]
}
 800188a:	bf00      	nop
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
	...

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b480      	push	{r7}
 800189a:	b087      	sub	sp, #28
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018a6:	e17f      	b.n	8001ba8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	2101      	movs	r1, #1
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	fa01 f303 	lsl.w	r3, r1, r3
 80018b4:	4013      	ands	r3, r2
 80018b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	f000 8171 	beq.w	8001ba2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f003 0303 	and.w	r3, r3, #3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d005      	beq.n	80018d8 <HAL_GPIO_Init+0x40>
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f003 0303 	and.w	r3, r3, #3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d130      	bne.n	800193a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	2203      	movs	r2, #3
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	4013      	ands	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	693a      	ldr	r2, [r7, #16]
 80018fe:	4313      	orrs	r3, r2
 8001900:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	693a      	ldr	r2, [r7, #16]
 8001906:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800190e:	2201      	movs	r2, #1
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43db      	mvns	r3, r3
 8001918:	693a      	ldr	r2, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	091b      	lsrs	r3, r3, #4
 8001924:	f003 0201 	and.w	r2, r3, #1
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	693a      	ldr	r2, [r7, #16]
 8001930:	4313      	orrs	r3, r2
 8001932:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	693a      	ldr	r2, [r7, #16]
 8001938:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 0303 	and.w	r3, r3, #3
 8001942:	2b03      	cmp	r3, #3
 8001944:	d118      	bne.n	8001978 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800194c:	2201      	movs	r2, #1
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	43db      	mvns	r3, r3
 8001956:	693a      	ldr	r2, [r7, #16]
 8001958:	4013      	ands	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	08db      	lsrs	r3, r3, #3
 8001962:	f003 0201 	and.w	r2, r3, #1
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	4313      	orrs	r3, r2
 8001970:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 0303 	and.w	r3, r3, #3
 8001980:	2b03      	cmp	r3, #3
 8001982:	d017      	beq.n	80019b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	2203      	movs	r2, #3
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	4013      	ands	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	689a      	ldr	r2, [r3, #8]
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	4313      	orrs	r3, r2
 80019ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	f003 0303 	and.w	r3, r3, #3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d123      	bne.n	8001a08 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	08da      	lsrs	r2, r3, #3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3208      	adds	r2, #8
 80019c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	f003 0307 	and.w	r3, r3, #7
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	220f      	movs	r2, #15
 80019d8:	fa02 f303 	lsl.w	r3, r2, r3
 80019dc:	43db      	mvns	r3, r3
 80019de:	693a      	ldr	r2, [r7, #16]
 80019e0:	4013      	ands	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	fa02 f303 	lsl.w	r3, r2, r3
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	08da      	lsrs	r2, r3, #3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3208      	adds	r2, #8
 8001a02:	6939      	ldr	r1, [r7, #16]
 8001a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	fa02 f303 	lsl.w	r3, r2, r3
 8001a18:	43db      	mvns	r3, r3
 8001a1a:	693a      	ldr	r2, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 0203 	and.w	r2, r3, #3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80ac 	beq.w	8001ba2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4a:	4b5f      	ldr	r3, [pc, #380]	; (8001bc8 <HAL_GPIO_Init+0x330>)
 8001a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a4e:	4a5e      	ldr	r2, [pc, #376]	; (8001bc8 <HAL_GPIO_Init+0x330>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6613      	str	r3, [r2, #96]	; 0x60
 8001a56:	4b5c      	ldr	r3, [pc, #368]	; (8001bc8 <HAL_GPIO_Init+0x330>)
 8001a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a62:	4a5a      	ldr	r2, [pc, #360]	; (8001bcc <HAL_GPIO_Init+0x334>)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	089b      	lsrs	r3, r3, #2
 8001a68:	3302      	adds	r3, #2
 8001a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	f003 0303 	and.w	r3, r3, #3
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	220f      	movs	r2, #15
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4013      	ands	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a8c:	d025      	beq.n	8001ada <HAL_GPIO_Init+0x242>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a4f      	ldr	r2, [pc, #316]	; (8001bd0 <HAL_GPIO_Init+0x338>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d01f      	beq.n	8001ad6 <HAL_GPIO_Init+0x23e>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a4e      	ldr	r2, [pc, #312]	; (8001bd4 <HAL_GPIO_Init+0x33c>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d019      	beq.n	8001ad2 <HAL_GPIO_Init+0x23a>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a4d      	ldr	r2, [pc, #308]	; (8001bd8 <HAL_GPIO_Init+0x340>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d013      	beq.n	8001ace <HAL_GPIO_Init+0x236>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4c      	ldr	r2, [pc, #304]	; (8001bdc <HAL_GPIO_Init+0x344>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d00d      	beq.n	8001aca <HAL_GPIO_Init+0x232>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a4b      	ldr	r2, [pc, #300]	; (8001be0 <HAL_GPIO_Init+0x348>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d007      	beq.n	8001ac6 <HAL_GPIO_Init+0x22e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a4a      	ldr	r2, [pc, #296]	; (8001be4 <HAL_GPIO_Init+0x34c>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d101      	bne.n	8001ac2 <HAL_GPIO_Init+0x22a>
 8001abe:	2306      	movs	r3, #6
 8001ac0:	e00c      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001ac2:	2307      	movs	r3, #7
 8001ac4:	e00a      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001ac6:	2305      	movs	r3, #5
 8001ac8:	e008      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001aca:	2304      	movs	r3, #4
 8001acc:	e006      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e004      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e002      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e000      	b.n	8001adc <HAL_GPIO_Init+0x244>
 8001ada:	2300      	movs	r3, #0
 8001adc:	697a      	ldr	r2, [r7, #20]
 8001ade:	f002 0203 	and.w	r2, r2, #3
 8001ae2:	0092      	lsls	r2, r2, #2
 8001ae4:	4093      	lsls	r3, r2
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001aec:	4937      	ldr	r1, [pc, #220]	; (8001bcc <HAL_GPIO_Init+0x334>)
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	3302      	adds	r3, #2
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001afa:	4b3b      	ldr	r3, [pc, #236]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	43db      	mvns	r3, r3
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	4013      	ands	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b1e:	4a32      	ldr	r2, [pc, #200]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b24:	4b30      	ldr	r3, [pc, #192]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	43db      	mvns	r3, r3
 8001b2e:	693a      	ldr	r2, [r7, #16]
 8001b30:	4013      	ands	r3, r2
 8001b32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b48:	4a27      	ldr	r2, [pc, #156]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001b4e:	4b26      	ldr	r3, [pc, #152]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	43db      	mvns	r3, r3
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d003      	beq.n	8001b72 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b72:	4a1d      	ldr	r2, [pc, #116]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	43db      	mvns	r3, r3
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	4013      	ands	r3, r2
 8001b86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b9c:	4a12      	ldr	r2, [pc, #72]	; (8001be8 <HAL_GPIO_Init+0x350>)
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	fa22 f303 	lsr.w	r3, r2, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f47f ae78 	bne.w	80018a8 <HAL_GPIO_Init+0x10>
  }
}
 8001bb8:	bf00      	nop
 8001bba:	bf00      	nop
 8001bbc:	371c      	adds	r7, #28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	40021000 	.word	0x40021000
 8001bcc:	40010000 	.word	0x40010000
 8001bd0:	48000400 	.word	0x48000400
 8001bd4:	48000800 	.word	0x48000800
 8001bd8:	48000c00 	.word	0x48000c00
 8001bdc:	48001000 	.word	0x48001000
 8001be0:	48001400 	.word	0x48001400
 8001be4:	48001800 	.word	0x48001800
 8001be8:	40010400 	.word	0x40010400

08001bec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	460b      	mov	r3, r1
 8001bf6:	807b      	strh	r3, [r7, #2]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bfc:	787b      	ldrb	r3, [r7, #1]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d003      	beq.n	8001c0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c02:	887a      	ldrh	r2, [r7, #2]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c08:	e002      	b.n	8001c10 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c0a:	887a      	ldrh	r2, [r7, #2]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c10:	bf00      	nop
 8001c12:	370c      	adds	r7, #12
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c20:	4b05      	ldr	r3, [pc, #20]	; (8001c38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a04      	ldr	r2, [pc, #16]	; (8001c38 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001c26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c2a:	6013      	str	r3, [r2, #0]
}
 8001c2c:	bf00      	nop
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40007000 	.word	0x40007000

08001c3c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001c40:	4b04      	ldr	r3, [pc, #16]	; (8001c54 <HAL_PWREx_GetVoltageRange+0x18>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40007000 	.word	0x40007000

08001c58 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	b085      	sub	sp, #20
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c66:	d130      	bne.n	8001cca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c68:	4b23      	ldr	r3, [pc, #140]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c74:	d038      	beq.n	8001ce8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c76:	4b20      	ldr	r3, [pc, #128]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c7e:	4a1e      	ldr	r2, [pc, #120]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001c80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c84:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001c86:	4b1d      	ldr	r3, [pc, #116]	; (8001cfc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2232      	movs	r2, #50	; 0x32
 8001c8c:	fb02 f303 	mul.w	r3, r2, r3
 8001c90:	4a1b      	ldr	r2, [pc, #108]	; (8001d00 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001c92:	fba2 2303 	umull	r2, r3, r2, r3
 8001c96:	0c9b      	lsrs	r3, r3, #18
 8001c98:	3301      	adds	r3, #1
 8001c9a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c9c:	e002      	b.n	8001ca4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001ca4:	4b14      	ldr	r3, [pc, #80]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ca6:	695b      	ldr	r3, [r3, #20]
 8001ca8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cb0:	d102      	bne.n	8001cb8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d1f2      	bne.n	8001c9e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001cb8:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cc4:	d110      	bne.n	8001ce8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e00f      	b.n	8001cea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001cca:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd6:	d007      	beq.n	8001ce8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cd8:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001ce0:	4a05      	ldr	r2, [pc, #20]	; (8001cf8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ce2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ce6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	40007000 	.word	0x40007000
 8001cfc:	20000000 	.word	0x20000000
 8001d00:	431bde83 	.word	0x431bde83

08001d04 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b088      	sub	sp, #32
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e3ca      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d16:	4b97      	ldr	r3, [pc, #604]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d20:	4b94      	ldr	r3, [pc, #592]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	f003 0303 	and.w	r3, r3, #3
 8001d28:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0310 	and.w	r3, r3, #16
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	f000 80e4 	beq.w	8001f00 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d007      	beq.n	8001d4e <HAL_RCC_OscConfig+0x4a>
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	2b0c      	cmp	r3, #12
 8001d42:	f040 808b 	bne.w	8001e5c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	f040 8087 	bne.w	8001e5c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d4e:	4b89      	ldr	r3, [pc, #548]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d005      	beq.n	8001d66 <HAL_RCC_OscConfig+0x62>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e3a2      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a1a      	ldr	r2, [r3, #32]
 8001d6a:	4b82      	ldr	r3, [pc, #520]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d004      	beq.n	8001d80 <HAL_RCC_OscConfig+0x7c>
 8001d76:	4b7f      	ldr	r3, [pc, #508]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d7e:	e005      	b.n	8001d8c <HAL_RCC_OscConfig+0x88>
 8001d80:	4b7c      	ldr	r3, [pc, #496]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d86:	091b      	lsrs	r3, r3, #4
 8001d88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d223      	bcs.n	8001dd8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f000 fd55 	bl	8002844 <RCC_SetFlashLatencyFromMSIRange>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e383      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001da4:	4b73      	ldr	r3, [pc, #460]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a72      	ldr	r2, [pc, #456]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001daa:	f043 0308 	orr.w	r3, r3, #8
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	4b70      	ldr	r3, [pc, #448]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6a1b      	ldr	r3, [r3, #32]
 8001dbc:	496d      	ldr	r1, [pc, #436]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dc2:	4b6c      	ldr	r3, [pc, #432]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	021b      	lsls	r3, r3, #8
 8001dd0:	4968      	ldr	r1, [pc, #416]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	604b      	str	r3, [r1, #4]
 8001dd6:	e025      	b.n	8001e24 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001dd8:	4b66      	ldr	r3, [pc, #408]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a65      	ldr	r2, [pc, #404]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001dde:	f043 0308 	orr.w	r3, r3, #8
 8001de2:	6013      	str	r3, [r2, #0]
 8001de4:	4b63      	ldr	r3, [pc, #396]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a1b      	ldr	r3, [r3, #32]
 8001df0:	4960      	ldr	r1, [pc, #384]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001df6:	4b5f      	ldr	r3, [pc, #380]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	495b      	ldr	r1, [pc, #364]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e06:	4313      	orrs	r3, r2
 8001e08:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e0a:	69bb      	ldr	r3, [r7, #24]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d109      	bne.n	8001e24 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6a1b      	ldr	r3, [r3, #32]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f000 fd15 	bl	8002844 <RCC_SetFlashLatencyFromMSIRange>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e343      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e24:	f000 fc4a 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	4b52      	ldr	r3, [pc, #328]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	091b      	lsrs	r3, r3, #4
 8001e30:	f003 030f 	and.w	r3, r3, #15
 8001e34:	4950      	ldr	r1, [pc, #320]	; (8001f78 <HAL_RCC_OscConfig+0x274>)
 8001e36:	5ccb      	ldrb	r3, [r1, r3]
 8001e38:	f003 031f 	and.w	r3, r3, #31
 8001e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e40:	4a4e      	ldr	r2, [pc, #312]	; (8001f7c <HAL_RCC_OscConfig+0x278>)
 8001e42:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e44:	4b4e      	ldr	r3, [pc, #312]	; (8001f80 <HAL_RCC_OscConfig+0x27c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff f853 	bl	8000ef4 <HAL_InitTick>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e52:	7bfb      	ldrb	r3, [r7, #15]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d052      	beq.n	8001efe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	e327      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d032      	beq.n	8001eca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e64:	4b43      	ldr	r3, [pc, #268]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a42      	ldr	r2, [pc, #264]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e6a:	f043 0301 	orr.w	r3, r3, #1
 8001e6e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e70:	f7ff f890 	bl	8000f94 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e78:	f7ff f88c 	bl	8000f94 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e310      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e8a:	4b3a      	ldr	r3, [pc, #232]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f0      	beq.n	8001e78 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e96:	4b37      	ldr	r3, [pc, #220]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a36      	ldr	r2, [pc, #216]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001e9c:	f043 0308 	orr.w	r3, r3, #8
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	4b34      	ldr	r3, [pc, #208]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	4931      	ldr	r1, [pc, #196]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001eb0:	4313      	orrs	r3, r2
 8001eb2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001eb4:	4b2f      	ldr	r3, [pc, #188]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	69db      	ldr	r3, [r3, #28]
 8001ec0:	021b      	lsls	r3, r3, #8
 8001ec2:	492c      	ldr	r1, [pc, #176]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	604b      	str	r3, [r1, #4]
 8001ec8:	e01a      	b.n	8001f00 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001eca:	4b2a      	ldr	r3, [pc, #168]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a29      	ldr	r2, [pc, #164]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001ed0:	f023 0301 	bic.w	r3, r3, #1
 8001ed4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ed6:	f7ff f85d 	bl	8000f94 <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001edc:	e008      	b.n	8001ef0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001ede:	f7ff f859 	bl	8000f94 <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e2dd      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001ef0:	4b20      	ldr	r3, [pc, #128]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d1f0      	bne.n	8001ede <HAL_RCC_OscConfig+0x1da>
 8001efc:	e000      	b.n	8001f00 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001efe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d074      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d005      	beq.n	8001f1e <HAL_RCC_OscConfig+0x21a>
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	2b0c      	cmp	r3, #12
 8001f16:	d10e      	bne.n	8001f36 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	d10b      	bne.n	8001f36 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f1e:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d064      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x2f0>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d160      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e2ba      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f3e:	d106      	bne.n	8001f4e <HAL_RCC_OscConfig+0x24a>
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	e026      	b.n	8001f9c <HAL_RCC_OscConfig+0x298>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f56:	d115      	bne.n	8001f84 <HAL_RCC_OscConfig+0x280>
 8001f58:	4b06      	ldr	r3, [pc, #24]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a05      	ldr	r2, [pc, #20]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f5e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f62:	6013      	str	r3, [r2, #0]
 8001f64:	4b03      	ldr	r3, [pc, #12]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a02      	ldr	r2, [pc, #8]	; (8001f74 <HAL_RCC_OscConfig+0x270>)
 8001f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f6e:	6013      	str	r3, [r2, #0]
 8001f70:	e014      	b.n	8001f9c <HAL_RCC_OscConfig+0x298>
 8001f72:	bf00      	nop
 8001f74:	40021000 	.word	0x40021000
 8001f78:	08005dac 	.word	0x08005dac
 8001f7c:	20000000 	.word	0x20000000
 8001f80:	20000004 	.word	0x20000004
 8001f84:	4ba0      	ldr	r3, [pc, #640]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a9f      	ldr	r2, [pc, #636]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8001f8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	4b9d      	ldr	r3, [pc, #628]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a9c      	ldr	r2, [pc, #624]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8001f96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d013      	beq.n	8001fcc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa4:	f7fe fff6 	bl	8000f94 <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fac:	f7fe fff2 	bl	8000f94 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b64      	cmp	r3, #100	; 0x64
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e276      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fbe:	4b92      	ldr	r3, [pc, #584]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCC_OscConfig+0x2a8>
 8001fca:	e014      	b.n	8001ff6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fcc:	f7fe ffe2 	bl	8000f94 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fd2:	e008      	b.n	8001fe6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fd4:	f7fe ffde 	bl	8000f94 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b64      	cmp	r3, #100	; 0x64
 8001fe0:	d901      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e262      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fe6:	4b88      	ldr	r3, [pc, #544]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d1f0      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2d0>
 8001ff2:	e000      	b.n	8001ff6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ff4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d060      	beq.n	80020c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	2b04      	cmp	r3, #4
 8002006:	d005      	beq.n	8002014 <HAL_RCC_OscConfig+0x310>
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	2b0c      	cmp	r3, #12
 800200c:	d119      	bne.n	8002042 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	2b02      	cmp	r3, #2
 8002012:	d116      	bne.n	8002042 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002014:	4b7c      	ldr	r3, [pc, #496]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800201c:	2b00      	cmp	r3, #0
 800201e:	d005      	beq.n	800202c <HAL_RCC_OscConfig+0x328>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d101      	bne.n	800202c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e23f      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202c:	4b76      	ldr	r3, [pc, #472]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	691b      	ldr	r3, [r3, #16]
 8002038:	061b      	lsls	r3, r3, #24
 800203a:	4973      	ldr	r1, [pc, #460]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800203c:	4313      	orrs	r3, r2
 800203e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002040:	e040      	b.n	80020c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d023      	beq.n	8002092 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800204a:	4b6f      	ldr	r3, [pc, #444]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a6e      	ldr	r2, [pc, #440]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002050:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002054:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002056:	f7fe ff9d 	bl	8000f94 <HAL_GetTick>
 800205a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800205c:	e008      	b.n	8002070 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800205e:	f7fe ff99 	bl	8000f94 <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	693b      	ldr	r3, [r7, #16]
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e21d      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002070:	4b65      	ldr	r3, [pc, #404]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0f0      	beq.n	800205e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800207c:	4b62      	ldr	r3, [pc, #392]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	061b      	lsls	r3, r3, #24
 800208a:	495f      	ldr	r1, [pc, #380]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800208c:	4313      	orrs	r3, r2
 800208e:	604b      	str	r3, [r1, #4]
 8002090:	e018      	b.n	80020c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002092:	4b5d      	ldr	r3, [pc, #372]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a5c      	ldr	r2, [pc, #368]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002098:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800209c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209e:	f7fe ff79 	bl	8000f94 <HAL_GetTick>
 80020a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020a4:	e008      	b.n	80020b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020a6:	f7fe ff75 	bl	8000f94 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	1ad3      	subs	r3, r2, r3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d901      	bls.n	80020b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020b4:	2303      	movs	r3, #3
 80020b6:	e1f9      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b8:	4b53      	ldr	r3, [pc, #332]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1f0      	bne.n	80020a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d03c      	beq.n	800214a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d01c      	beq.n	8002112 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020d8:	4b4b      	ldr	r3, [pc, #300]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80020da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020de:	4a4a      	ldr	r2, [pc, #296]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e8:	f7fe ff54 	bl	8000f94 <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020f0:	f7fe ff50 	bl	8000f94 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e1d4      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002102:	4b41      	ldr	r3, [pc, #260]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002104:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d0ef      	beq.n	80020f0 <HAL_RCC_OscConfig+0x3ec>
 8002110:	e01b      	b.n	800214a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002112:	4b3d      	ldr	r3, [pc, #244]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002114:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002118:	4a3b      	ldr	r2, [pc, #236]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800211a:	f023 0301 	bic.w	r3, r3, #1
 800211e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002122:	f7fe ff37 	bl	8000f94 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800212a:	f7fe ff33 	bl	8000f94 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e1b7      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800213c:	4b32      	ldr	r3, [pc, #200]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800213e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d1ef      	bne.n	800212a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	2b00      	cmp	r3, #0
 8002154:	f000 80a6 	beq.w	80022a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002158:	2300      	movs	r3, #0
 800215a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800215c:	4b2a      	ldr	r3, [pc, #168]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800215e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d10d      	bne.n	8002184 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002168:	4b27      	ldr	r3, [pc, #156]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216c:	4a26      	ldr	r2, [pc, #152]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 800216e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002172:	6593      	str	r3, [r2, #88]	; 0x58
 8002174:	4b24      	ldr	r3, [pc, #144]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 8002176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800217c:	60bb      	str	r3, [r7, #8]
 800217e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002180:	2301      	movs	r3, #1
 8002182:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002184:	4b21      	ldr	r3, [pc, #132]	; (800220c <HAL_RCC_OscConfig+0x508>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800218c:	2b00      	cmp	r3, #0
 800218e:	d118      	bne.n	80021c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002190:	4b1e      	ldr	r3, [pc, #120]	; (800220c <HAL_RCC_OscConfig+0x508>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a1d      	ldr	r2, [pc, #116]	; (800220c <HAL_RCC_OscConfig+0x508>)
 8002196:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800219a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800219c:	f7fe fefa 	bl	8000f94 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021a4:	f7fe fef6 	bl	8000f94 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e17a      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021b6:	4b15      	ldr	r3, [pc, #84]	; (800220c <HAL_RCC_OscConfig+0x508>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d0f0      	beq.n	80021a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d108      	bne.n	80021dc <HAL_RCC_OscConfig+0x4d8>
 80021ca:	4b0f      	ldr	r3, [pc, #60]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80021cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021d0:	4a0d      	ldr	r2, [pc, #52]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021da:	e029      	b.n	8002230 <HAL_RCC_OscConfig+0x52c>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d115      	bne.n	8002210 <HAL_RCC_OscConfig+0x50c>
 80021e4:	4b08      	ldr	r3, [pc, #32]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80021e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ea:	4a07      	ldr	r2, [pc, #28]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80021f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021fa:	4a03      	ldr	r2, [pc, #12]	; (8002208 <HAL_RCC_OscConfig+0x504>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002204:	e014      	b.n	8002230 <HAL_RCC_OscConfig+0x52c>
 8002206:	bf00      	nop
 8002208:	40021000 	.word	0x40021000
 800220c:	40007000 	.word	0x40007000
 8002210:	4b9c      	ldr	r3, [pc, #624]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002212:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002216:	4a9b      	ldr	r2, [pc, #620]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002218:	f023 0301 	bic.w	r3, r3, #1
 800221c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002220:	4b98      	ldr	r3, [pc, #608]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002226:	4a97      	ldr	r2, [pc, #604]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002228:	f023 0304 	bic.w	r3, r3, #4
 800222c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d016      	beq.n	8002266 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002238:	f7fe feac 	bl	8000f94 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800223e:	e00a      	b.n	8002256 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002240:	f7fe fea8 	bl	8000f94 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	f241 3288 	movw	r2, #5000	; 0x1388
 800224e:	4293      	cmp	r3, r2
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e12a      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002256:	4b8b      	ldr	r3, [pc, #556]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002258:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800225c:	f003 0302 	and.w	r3, r3, #2
 8002260:	2b00      	cmp	r3, #0
 8002262:	d0ed      	beq.n	8002240 <HAL_RCC_OscConfig+0x53c>
 8002264:	e015      	b.n	8002292 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002266:	f7fe fe95 	bl	8000f94 <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7fe fe91 	bl	8000f94 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	f241 3288 	movw	r2, #5000	; 0x1388
 800227c:	4293      	cmp	r3, r2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e113      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002284:	4b7f      	ldr	r3, [pc, #508]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002286:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d1ed      	bne.n	800226e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002292:	7ffb      	ldrb	r3, [r7, #31]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d105      	bne.n	80022a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002298:	4b7a      	ldr	r3, [pc, #488]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800229a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800229c:	4a79      	ldr	r2, [pc, #484]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800229e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022a2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 80fe 	beq.w	80024aa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	f040 80d0 	bne.w	8002458 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80022b8:	4b72      	ldr	r3, [pc, #456]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	f003 0203 	and.w	r2, r3, #3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d130      	bne.n	800232e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	3b01      	subs	r3, #1
 80022d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022da:	429a      	cmp	r2, r3
 80022dc:	d127      	bne.n	800232e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d11f      	bne.n	800232e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022f4:	687a      	ldr	r2, [r7, #4]
 80022f6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80022f8:	2a07      	cmp	r2, #7
 80022fa:	bf14      	ite	ne
 80022fc:	2201      	movne	r2, #1
 80022fe:	2200      	moveq	r2, #0
 8002300:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002302:	4293      	cmp	r3, r2
 8002304:	d113      	bne.n	800232e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002306:	697b      	ldr	r3, [r7, #20]
 8002308:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002310:	085b      	lsrs	r3, r3, #1
 8002312:	3b01      	subs	r3, #1
 8002314:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002316:	429a      	cmp	r2, r3
 8002318:	d109      	bne.n	800232e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	085b      	lsrs	r3, r3, #1
 8002326:	3b01      	subs	r3, #1
 8002328:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800232a:	429a      	cmp	r2, r3
 800232c:	d06e      	beq.n	800240c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	2b0c      	cmp	r3, #12
 8002332:	d069      	beq.n	8002408 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002334:	4b53      	ldr	r3, [pc, #332]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d105      	bne.n	800234c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002340:	4b50      	ldr	r3, [pc, #320]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	e0ad      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002350:	4b4c      	ldr	r3, [pc, #304]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a4b      	ldr	r2, [pc, #300]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002356:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800235a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800235c:	f7fe fe1a 	bl	8000f94 <HAL_GetTick>
 8002360:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002364:	f7fe fe16 	bl	8000f94 <HAL_GetTick>
 8002368:	4602      	mov	r2, r0
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e09a      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002376:	4b43      	ldr	r3, [pc, #268]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1f0      	bne.n	8002364 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002382:	4b40      	ldr	r3, [pc, #256]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	4b40      	ldr	r3, [pc, #256]	; (8002488 <HAL_RCC_OscConfig+0x784>)
 8002388:	4013      	ands	r3, r2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002392:	3a01      	subs	r2, #1
 8002394:	0112      	lsls	r2, r2, #4
 8002396:	4311      	orrs	r1, r2
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800239c:	0212      	lsls	r2, r2, #8
 800239e:	4311      	orrs	r1, r2
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80023a4:	0852      	lsrs	r2, r2, #1
 80023a6:	3a01      	subs	r2, #1
 80023a8:	0552      	lsls	r2, r2, #21
 80023aa:	4311      	orrs	r1, r2
 80023ac:	687a      	ldr	r2, [r7, #4]
 80023ae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80023b0:	0852      	lsrs	r2, r2, #1
 80023b2:	3a01      	subs	r2, #1
 80023b4:	0652      	lsls	r2, r2, #25
 80023b6:	4311      	orrs	r1, r2
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80023bc:	0912      	lsrs	r2, r2, #4
 80023be:	0452      	lsls	r2, r2, #17
 80023c0:	430a      	orrs	r2, r1
 80023c2:	4930      	ldr	r1, [pc, #192]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80023c4:	4313      	orrs	r3, r2
 80023c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80023c8:	4b2e      	ldr	r3, [pc, #184]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a2d      	ldr	r2, [pc, #180]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80023ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023d4:	4b2b      	ldr	r3, [pc, #172]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	4a2a      	ldr	r2, [pc, #168]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80023da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023e0:	f7fe fdd8 	bl	8000f94 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e8:	f7fe fdd4 	bl	8000f94 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e058      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023fa:	4b22      	ldr	r3, [pc, #136]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0f0      	beq.n	80023e8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002406:	e050      	b.n	80024aa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e04f      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800240c:	4b1d      	ldr	r3, [pc, #116]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002414:	2b00      	cmp	r3, #0
 8002416:	d148      	bne.n	80024aa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002418:	4b1a      	ldr	r3, [pc, #104]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a19      	ldr	r2, [pc, #100]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800241e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002422:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002424:	4b17      	ldr	r3, [pc, #92]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	4a16      	ldr	r2, [pc, #88]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800242a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800242e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002430:	f7fe fdb0 	bl	8000f94 <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002438:	f7fe fdac 	bl	8000f94 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b02      	cmp	r3, #2
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e030      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800244a:	4b0e      	ldr	r3, [pc, #56]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0x734>
 8002456:	e028      	b.n	80024aa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	2b0c      	cmp	r3, #12
 800245c:	d023      	beq.n	80024a6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a08      	ldr	r2, [pc, #32]	; (8002484 <HAL_RCC_OscConfig+0x780>)
 8002464:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002468:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800246a:	f7fe fd93 	bl	8000f94 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002470:	e00c      	b.n	800248c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002472:	f7fe fd8f 	bl	8000f94 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d905      	bls.n	800248c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e013      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
 8002484:	40021000 	.word	0x40021000
 8002488:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800248c:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <HAL_RCC_OscConfig+0x7b0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1ec      	bne.n	8002472 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002498:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_RCC_OscConfig+0x7b0>)
 800249a:	68da      	ldr	r2, [r3, #12]
 800249c:	4905      	ldr	r1, [pc, #20]	; (80024b4 <HAL_RCC_OscConfig+0x7b0>)
 800249e:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <HAL_RCC_OscConfig+0x7b4>)
 80024a0:	4013      	ands	r3, r2
 80024a2:	60cb      	str	r3, [r1, #12]
 80024a4:	e001      	b.n	80024aa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e000      	b.n	80024ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3720      	adds	r7, #32
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021000 	.word	0x40021000
 80024b8:	feeefffc 	.word	0xfeeefffc

080024bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e0e7      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024d0:	4b75      	ldr	r3, [pc, #468]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0307 	and.w	r3, r3, #7
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d910      	bls.n	8002500 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024de:	4b72      	ldr	r3, [pc, #456]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f023 0207 	bic.w	r2, r3, #7
 80024e6:	4970      	ldr	r1, [pc, #448]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	4b6e      	ldr	r3, [pc, #440]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0cf      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0302 	and.w	r3, r3, #2
 8002508:	2b00      	cmp	r3, #0
 800250a:	d010      	beq.n	800252e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689a      	ldr	r2, [r3, #8]
 8002510:	4b66      	ldr	r3, [pc, #408]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002518:	429a      	cmp	r2, r3
 800251a:	d908      	bls.n	800252e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800251c:	4b63      	ldr	r3, [pc, #396]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	4960      	ldr	r1, [pc, #384]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 800252a:	4313      	orrs	r3, r2
 800252c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d04c      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b03      	cmp	r3, #3
 8002540:	d107      	bne.n	8002552 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002542:	4b5a      	ldr	r3, [pc, #360]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d121      	bne.n	8002592 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e0a6      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b02      	cmp	r3, #2
 8002558:	d107      	bne.n	800256a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800255a:	4b54      	ldr	r3, [pc, #336]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d115      	bne.n	8002592 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e09a      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d107      	bne.n	8002582 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002572:	4b4e      	ldr	r3, [pc, #312]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e08e      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002582:	4b4a      	ldr	r3, [pc, #296]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e086      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002592:	4b46      	ldr	r3, [pc, #280]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f023 0203 	bic.w	r2, r3, #3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	4943      	ldr	r1, [pc, #268]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 80025a0:	4313      	orrs	r3, r2
 80025a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025a4:	f7fe fcf6 	bl	8000f94 <HAL_GetTick>
 80025a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025aa:	e00a      	b.n	80025c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025ac:	f7fe fcf2 	bl	8000f94 <HAL_GetTick>
 80025b0:	4602      	mov	r2, r0
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	1ad3      	subs	r3, r2, r3
 80025b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d901      	bls.n	80025c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e06e      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025c2:	4b3a      	ldr	r3, [pc, #232]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 020c 	and.w	r2, r3, #12
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	429a      	cmp	r2, r3
 80025d2:	d1eb      	bne.n	80025ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 0302 	and.w	r3, r3, #2
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d010      	beq.n	8002602 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	4b31      	ldr	r3, [pc, #196]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d208      	bcs.n	8002602 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025f0:	4b2e      	ldr	r3, [pc, #184]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	492b      	ldr	r1, [pc, #172]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 80025fe:	4313      	orrs	r3, r2
 8002600:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002602:	4b29      	ldr	r3, [pc, #164]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d210      	bcs.n	8002632 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002610:	4b25      	ldr	r3, [pc, #148]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f023 0207 	bic.w	r2, r3, #7
 8002618:	4923      	ldr	r1, [pc, #140]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	4313      	orrs	r3, r2
 800261e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002620:	4b21      	ldr	r3, [pc, #132]	; (80026a8 <HAL_RCC_ClockConfig+0x1ec>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d001      	beq.n	8002632 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e036      	b.n	80026a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0304 	and.w	r3, r3, #4
 800263a:	2b00      	cmp	r3, #0
 800263c:	d008      	beq.n	8002650 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800263e:	4b1b      	ldr	r3, [pc, #108]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	4918      	ldr	r1, [pc, #96]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 800264c:	4313      	orrs	r3, r2
 800264e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0308 	and.w	r3, r3, #8
 8002658:	2b00      	cmp	r3, #0
 800265a:	d009      	beq.n	8002670 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800265c:	4b13      	ldr	r3, [pc, #76]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	691b      	ldr	r3, [r3, #16]
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	4910      	ldr	r1, [pc, #64]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 800266c:	4313      	orrs	r3, r2
 800266e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002670:	f000 f824 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8002674:	4602      	mov	r2, r0
 8002676:	4b0d      	ldr	r3, [pc, #52]	; (80026ac <HAL_RCC_ClockConfig+0x1f0>)
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	091b      	lsrs	r3, r3, #4
 800267c:	f003 030f 	and.w	r3, r3, #15
 8002680:	490b      	ldr	r1, [pc, #44]	; (80026b0 <HAL_RCC_ClockConfig+0x1f4>)
 8002682:	5ccb      	ldrb	r3, [r1, r3]
 8002684:	f003 031f 	and.w	r3, r3, #31
 8002688:	fa22 f303 	lsr.w	r3, r2, r3
 800268c:	4a09      	ldr	r2, [pc, #36]	; (80026b4 <HAL_RCC_ClockConfig+0x1f8>)
 800268e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002690:	4b09      	ldr	r3, [pc, #36]	; (80026b8 <HAL_RCC_ClockConfig+0x1fc>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4618      	mov	r0, r3
 8002696:	f7fe fc2d 	bl	8000ef4 <HAL_InitTick>
 800269a:	4603      	mov	r3, r0
 800269c:	72fb      	strb	r3, [r7, #11]

  return status;
 800269e:	7afb      	ldrb	r3, [r7, #11]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	40022000 	.word	0x40022000
 80026ac:	40021000 	.word	0x40021000
 80026b0:	08005dac 	.word	0x08005dac
 80026b4:	20000000 	.word	0x20000000
 80026b8:	20000004 	.word	0x20000004

080026bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	; 0x24
 80026c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
 80026c6:	2300      	movs	r3, #0
 80026c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ca:	4b3e      	ldr	r3, [pc, #248]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 030c 	and.w	r3, r3, #12
 80026d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026d4:	4b3b      	ldr	r3, [pc, #236]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d005      	beq.n	80026f0 <HAL_RCC_GetSysClockFreq+0x34>
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	2b0c      	cmp	r3, #12
 80026e8:	d121      	bne.n	800272e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d11e      	bne.n	800272e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80026f0:	4b34      	ldr	r3, [pc, #208]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f003 0308 	and.w	r3, r3, #8
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d107      	bne.n	800270c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80026fc:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80026fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002702:	0a1b      	lsrs	r3, r3, #8
 8002704:	f003 030f 	and.w	r3, r3, #15
 8002708:	61fb      	str	r3, [r7, #28]
 800270a:	e005      	b.n	8002718 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800270c:	4b2d      	ldr	r3, [pc, #180]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	091b      	lsrs	r3, r3, #4
 8002712:	f003 030f 	and.w	r3, r3, #15
 8002716:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002718:	4a2b      	ldr	r2, [pc, #172]	; (80027c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002720:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d10d      	bne.n	8002744 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800272c:	e00a      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	2b04      	cmp	r3, #4
 8002732:	d102      	bne.n	800273a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002734:	4b25      	ldr	r3, [pc, #148]	; (80027cc <HAL_RCC_GetSysClockFreq+0x110>)
 8002736:	61bb      	str	r3, [r7, #24]
 8002738:	e004      	b.n	8002744 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	2b08      	cmp	r3, #8
 800273e:	d101      	bne.n	8002744 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002740:	4b23      	ldr	r3, [pc, #140]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8002742:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	2b0c      	cmp	r3, #12
 8002748:	d134      	bne.n	80027b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800274a:	4b1e      	ldr	r3, [pc, #120]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	f003 0303 	and.w	r3, r3, #3
 8002752:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b02      	cmp	r3, #2
 8002758:	d003      	beq.n	8002762 <HAL_RCC_GetSysClockFreq+0xa6>
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	2b03      	cmp	r3, #3
 800275e:	d003      	beq.n	8002768 <HAL_RCC_GetSysClockFreq+0xac>
 8002760:	e005      	b.n	800276e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002762:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <HAL_RCC_GetSysClockFreq+0x110>)
 8002764:	617b      	str	r3, [r7, #20]
      break;
 8002766:	e005      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002768:	4b19      	ldr	r3, [pc, #100]	; (80027d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800276a:	617b      	str	r3, [r7, #20]
      break;
 800276c:	e002      	b.n	8002774 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	617b      	str	r3, [r7, #20]
      break;
 8002772:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002774:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	091b      	lsrs	r3, r3, #4
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	3301      	adds	r3, #1
 8002780:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002782:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	0a1b      	lsrs	r3, r3, #8
 8002788:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	fb03 f202 	mul.w	r2, r3, r2
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	fbb2 f3f3 	udiv	r3, r2, r3
 8002798:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800279a:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800279c:	68db      	ldr	r3, [r3, #12]
 800279e:	0e5b      	lsrs	r3, r3, #25
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	3301      	adds	r3, #1
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80027b4:	69bb      	ldr	r3, [r7, #24]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3724      	adds	r7, #36	; 0x24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000
 80027c8:	08005dc4 	.word	0x08005dc4
 80027cc:	00f42400 	.word	0x00f42400
 80027d0:	007a1200 	.word	0x007a1200

080027d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027d8:	4b03      	ldr	r3, [pc, #12]	; (80027e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027da:	681b      	ldr	r3, [r3, #0]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	20000000 	.word	0x20000000

080027ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80027f0:	f7ff fff0 	bl	80027d4 <HAL_RCC_GetHCLKFreq>
 80027f4:	4602      	mov	r2, r0
 80027f6:	4b06      	ldr	r3, [pc, #24]	; (8002810 <HAL_RCC_GetPCLK1Freq+0x24>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	0a1b      	lsrs	r3, r3, #8
 80027fc:	f003 0307 	and.w	r3, r3, #7
 8002800:	4904      	ldr	r1, [pc, #16]	; (8002814 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002802:	5ccb      	ldrb	r3, [r1, r3]
 8002804:	f003 031f 	and.w	r3, r3, #31
 8002808:	fa22 f303 	lsr.w	r3, r2, r3
}
 800280c:	4618      	mov	r0, r3
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40021000 	.word	0x40021000
 8002814:	08005dbc 	.word	0x08005dbc

08002818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800281c:	f7ff ffda 	bl	80027d4 <HAL_RCC_GetHCLKFreq>
 8002820:	4602      	mov	r2, r0
 8002822:	4b06      	ldr	r3, [pc, #24]	; (800283c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	0adb      	lsrs	r3, r3, #11
 8002828:	f003 0307 	and.w	r3, r3, #7
 800282c:	4904      	ldr	r1, [pc, #16]	; (8002840 <HAL_RCC_GetPCLK2Freq+0x28>)
 800282e:	5ccb      	ldrb	r3, [r1, r3]
 8002830:	f003 031f 	and.w	r3, r3, #31
 8002834:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002838:	4618      	mov	r0, r3
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40021000 	.word	0x40021000
 8002840:	08005dbc 	.word	0x08005dbc

08002844 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800284c:	2300      	movs	r3, #0
 800284e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002850:	4b2a      	ldr	r3, [pc, #168]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d003      	beq.n	8002864 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800285c:	f7ff f9ee 	bl	8001c3c <HAL_PWREx_GetVoltageRange>
 8002860:	6178      	str	r0, [r7, #20]
 8002862:	e014      	b.n	800288e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002864:	4b25      	ldr	r3, [pc, #148]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002866:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002868:	4a24      	ldr	r2, [pc, #144]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800286a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800286e:	6593      	str	r3, [r2, #88]	; 0x58
 8002870:	4b22      	ldr	r3, [pc, #136]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800287c:	f7ff f9de 	bl	8001c3c <HAL_PWREx_GetVoltageRange>
 8002880:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002882:	4b1e      	ldr	r3, [pc, #120]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002886:	4a1d      	ldr	r2, [pc, #116]	; (80028fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002888:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800288c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002894:	d10b      	bne.n	80028ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b80      	cmp	r3, #128	; 0x80
 800289a:	d919      	bls.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2ba0      	cmp	r3, #160	; 0xa0
 80028a0:	d902      	bls.n	80028a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028a2:	2302      	movs	r3, #2
 80028a4:	613b      	str	r3, [r7, #16]
 80028a6:	e013      	b.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028a8:	2301      	movs	r3, #1
 80028aa:	613b      	str	r3, [r7, #16]
 80028ac:	e010      	b.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b80      	cmp	r3, #128	; 0x80
 80028b2:	d902      	bls.n	80028ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80028b4:	2303      	movs	r3, #3
 80028b6:	613b      	str	r3, [r7, #16]
 80028b8:	e00a      	b.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2b80      	cmp	r3, #128	; 0x80
 80028be:	d102      	bne.n	80028c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80028c0:	2302      	movs	r3, #2
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	e004      	b.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b70      	cmp	r3, #112	; 0x70
 80028ca:	d101      	bne.n	80028d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80028cc:	2301      	movs	r3, #1
 80028ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80028d0:	4b0b      	ldr	r3, [pc, #44]	; (8002900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f023 0207 	bic.w	r2, r3, #7
 80028d8:	4909      	ldr	r1, [pc, #36]	; (8002900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80028e0:	4b07      	ldr	r3, [pc, #28]	; (8002900 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d001      	beq.n	80028f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e000      	b.n	80028f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3718      	adds	r7, #24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40021000 	.word	0x40021000
 8002900:	40022000 	.word	0x40022000

08002904 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800290c:	2300      	movs	r3, #0
 800290e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002910:	2300      	movs	r3, #0
 8002912:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800291c:	2b00      	cmp	r3, #0
 800291e:	d041      	beq.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002924:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002928:	d02a      	beq.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800292a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800292e:	d824      	bhi.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002930:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002934:	d008      	beq.n	8002948 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002936:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800293a:	d81e      	bhi.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800293c:	2b00      	cmp	r3, #0
 800293e:	d00a      	beq.n	8002956 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002940:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002944:	d010      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002946:	e018      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002948:	4b86      	ldr	r3, [pc, #536]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	4a85      	ldr	r2, [pc, #532]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800294e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002952:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002954:	e015      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	3304      	adds	r3, #4
 800295a:	2100      	movs	r1, #0
 800295c:	4618      	mov	r0, r3
 800295e:	f001 f839 	bl	80039d4 <RCCEx_PLLSAI1_Config>
 8002962:	4603      	mov	r3, r0
 8002964:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002966:	e00c      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3320      	adds	r3, #32
 800296c:	2100      	movs	r1, #0
 800296e:	4618      	mov	r0, r3
 8002970:	f001 f924 	bl	8003bbc <RCCEx_PLLSAI2_Config>
 8002974:	4603      	mov	r3, r0
 8002976:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002978:	e003      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	74fb      	strb	r3, [r7, #19]
      break;
 800297e:	e000      	b.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002980:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002982:	7cfb      	ldrb	r3, [r7, #19]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d10b      	bne.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002988:	4b76      	ldr	r3, [pc, #472]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800298a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800298e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002996:	4973      	ldr	r1, [pc, #460]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002998:	4313      	orrs	r3, r2
 800299a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800299e:	e001      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d041      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80029b4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029b8:	d02a      	beq.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80029ba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80029be:	d824      	bhi.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029c0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029c4:	d008      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80029c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80029ca:	d81e      	bhi.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80029d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029d4:	d010      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029d6:	e018      	b.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80029d8:	4b62      	ldr	r3, [pc, #392]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	4a61      	ldr	r2, [pc, #388]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80029de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029e4:	e015      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	3304      	adds	r3, #4
 80029ea:	2100      	movs	r1, #0
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 fff1 	bl	80039d4 <RCCEx_PLLSAI1_Config>
 80029f2:	4603      	mov	r3, r0
 80029f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80029f6:	e00c      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3320      	adds	r3, #32
 80029fc:	2100      	movs	r1, #0
 80029fe:	4618      	mov	r0, r3
 8002a00:	f001 f8dc 	bl	8003bbc <RCCEx_PLLSAI2_Config>
 8002a04:	4603      	mov	r3, r0
 8002a06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002a08:	e003      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	74fb      	strb	r3, [r7, #19]
      break;
 8002a0e:	e000      	b.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002a10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a12:	7cfb      	ldrb	r3, [r7, #19]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d10b      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a18:	4b52      	ldr	r3, [pc, #328]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002a26:	494f      	ldr	r1, [pc, #316]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002a2e:	e001      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a30:	7cfb      	ldrb	r3, [r7, #19]
 8002a32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f000 80a0 	beq.w	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a42:	2300      	movs	r3, #0
 8002a44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002a46:	4b47      	ldr	r3, [pc, #284]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002a56:	2300      	movs	r3, #0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00d      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a5c:	4b41      	ldr	r3, [pc, #260]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a60:	4a40      	ldr	r2, [pc, #256]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a66:	6593      	str	r3, [r2, #88]	; 0x58
 8002a68:	4b3e      	ldr	r3, [pc, #248]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a70:	60bb      	str	r3, [r7, #8]
 8002a72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a74:	2301      	movs	r3, #1
 8002a76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a78:	4b3b      	ldr	r3, [pc, #236]	; (8002b68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a3a      	ldr	r2, [pc, #232]	; (8002b68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002a7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a84:	f7fe fa86 	bl	8000f94 <HAL_GetTick>
 8002a88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002a8a:	e009      	b.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a8c:	f7fe fa82 	bl	8000f94 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d902      	bls.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	74fb      	strb	r3, [r7, #19]
        break;
 8002a9e:	e005      	b.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002aa0:	4b31      	ldr	r3, [pc, #196]	; (8002b68 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d0ef      	beq.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002aac:	7cfb      	ldrb	r3, [r7, #19]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d15c      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002ab2:	4b2c      	ldr	r3, [pc, #176]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ab4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ab8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002abc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d01f      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d019      	beq.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002ad0:	4b24      	ldr	r3, [pc, #144]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ada:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002adc:	4b21      	ldr	r3, [pc, #132]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ae2:	4a20      	ldr	r2, [pc, #128]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002aec:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002af2:	4a1c      	ldr	r2, [pc, #112]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002af4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002af8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002afc:	4a19      	ldr	r2, [pc, #100]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d016      	beq.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0e:	f7fe fa41 	bl	8000f94 <HAL_GetTick>
 8002b12:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b14:	e00b      	b.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b16:	f7fe fa3d 	bl	8000f94 <HAL_GetTick>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d902      	bls.n	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	74fb      	strb	r3, [r7, #19]
            break;
 8002b2c:	e006      	b.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b2e:	4b0d      	ldr	r3, [pc, #52]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b34:	f003 0302 	and.w	r3, r3, #2
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d0ec      	beq.n	8002b16 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002b3c:	7cfb      	ldrb	r3, [r7, #19]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d10c      	bne.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b42:	4b08      	ldr	r3, [pc, #32]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b52:	4904      	ldr	r1, [pc, #16]	; (8002b64 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002b54:	4313      	orrs	r3, r2
 8002b56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002b5a:	e009      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b5c:	7cfb      	ldrb	r3, [r7, #19]
 8002b5e:	74bb      	strb	r3, [r7, #18]
 8002b60:	e006      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002b62:	bf00      	nop
 8002b64:	40021000 	.word	0x40021000
 8002b68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6c:	7cfb      	ldrb	r3, [r7, #19]
 8002b6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b70:	7c7b      	ldrb	r3, [r7, #17]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d105      	bne.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b76:	4b9e      	ldr	r3, [pc, #632]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b7a:	4a9d      	ldr	r2, [pc, #628]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b80:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b8e:	4b98      	ldr	r3, [pc, #608]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b94:	f023 0203 	bic.w	r2, r3, #3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9c:	4994      	ldr	r1, [pc, #592]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d00a      	beq.n	8002bc6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002bb0:	4b8f      	ldr	r3, [pc, #572]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bb6:	f023 020c 	bic.w	r2, r3, #12
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bbe:	498c      	ldr	r1, [pc, #560]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d00a      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002bd2:	4b87      	ldr	r3, [pc, #540]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be0:	4983      	ldr	r1, [pc, #524]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0308 	and.w	r3, r3, #8
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00a      	beq.n	8002c0a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002bf4:	4b7e      	ldr	r3, [pc, #504]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bfa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c02:	497b      	ldr	r1, [pc, #492]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0310 	and.w	r3, r3, #16
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d00a      	beq.n	8002c2c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c16:	4b76      	ldr	r3, [pc, #472]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c1c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c24:	4972      	ldr	r1, [pc, #456]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0320 	and.w	r3, r3, #32
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00a      	beq.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c38:	4b6d      	ldr	r3, [pc, #436]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c3e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c46:	496a      	ldr	r1, [pc, #424]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00a      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002c5a:	4b65      	ldr	r3, [pc, #404]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c60:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c68:	4961      	ldr	r1, [pc, #388]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d00a      	beq.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002c7c:	4b5c      	ldr	r3, [pc, #368]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c82:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c8a:	4959      	ldr	r1, [pc, #356]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d00a      	beq.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c9e:	4b54      	ldr	r3, [pc, #336]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ca4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cac:	4950      	ldr	r1, [pc, #320]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d00a      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002cc0:	4b4b      	ldr	r3, [pc, #300]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cce:	4948      	ldr	r1, [pc, #288]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ce2:	4b43      	ldr	r3, [pc, #268]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf0:	493f      	ldr	r1, [pc, #252]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d028      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d04:	4b3a      	ldr	r3, [pc, #232]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d0a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d12:	4937      	ldr	r1, [pc, #220]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d22:	d106      	bne.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d24:	4b32      	ldr	r3, [pc, #200]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	4a31      	ldr	r2, [pc, #196]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d2e:	60d3      	str	r3, [r2, #12]
 8002d30:	e011      	b.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002d36:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d3a:	d10c      	bne.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	3304      	adds	r3, #4
 8002d40:	2101      	movs	r1, #1
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 fe46 	bl	80039d4 <RCCEx_PLLSAI1_Config>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002d4c:	7cfb      	ldrb	r3, [r7, #19]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8002d52:	7cfb      	ldrb	r3, [r7, #19]
 8002d54:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d028      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d62:	4b23      	ldr	r3, [pc, #140]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d68:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d70:	491f      	ldr	r1, [pc, #124]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d80:	d106      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d82:	4b1b      	ldr	r3, [pc, #108]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	4a1a      	ldr	r2, [pc, #104]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002d88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d8c:	60d3      	str	r3, [r2, #12]
 8002d8e:	e011      	b.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002d98:	d10c      	bne.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3304      	adds	r3, #4
 8002d9e:	2101      	movs	r1, #1
 8002da0:	4618      	mov	r0, r3
 8002da2:	f000 fe17 	bl	80039d4 <RCCEx_PLLSAI1_Config>
 8002da6:	4603      	mov	r3, r0
 8002da8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002daa:	7cfb      	ldrb	r3, [r7, #19]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8002db0:	7cfb      	ldrb	r3, [r7, #19]
 8002db2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d02b      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002dc0:	4b0b      	ldr	r3, [pc, #44]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dce:	4908      	ldr	r1, [pc, #32]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dde:	d109      	bne.n	8002df4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	4a02      	ldr	r2, [pc, #8]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002de6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dea:	60d3      	str	r3, [r2, #12]
 8002dec:	e014      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8002dee:	bf00      	nop
 8002df0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002df8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002dfc:	d10c      	bne.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	3304      	adds	r3, #4
 8002e02:	2101      	movs	r1, #1
 8002e04:	4618      	mov	r0, r3
 8002e06:	f000 fde5 	bl	80039d4 <RCCEx_PLLSAI1_Config>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e0e:	7cfb      	ldrb	r3, [r7, #19]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d001      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8002e14:	7cfb      	ldrb	r3, [r7, #19]
 8002e16:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d02f      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002e24:	4b2b      	ldr	r3, [pc, #172]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e2a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e32:	4928      	ldr	r1, [pc, #160]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e42:	d10d      	bne.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3304      	adds	r3, #4
 8002e48:	2102      	movs	r1, #2
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 fdc2 	bl	80039d4 <RCCEx_PLLSAI1_Config>
 8002e50:	4603      	mov	r3, r0
 8002e52:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e54:	7cfb      	ldrb	r3, [r7, #19]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d014      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e5a:	7cfb      	ldrb	r3, [r7, #19]
 8002e5c:	74bb      	strb	r3, [r7, #18]
 8002e5e:	e011      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e68:	d10c      	bne.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3320      	adds	r3, #32
 8002e6e:	2102      	movs	r1, #2
 8002e70:	4618      	mov	r0, r3
 8002e72:	f000 fea3 	bl	8003bbc <RCCEx_PLLSAI2_Config>
 8002e76:	4603      	mov	r3, r0
 8002e78:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002e7a:	7cfb      	ldrb	r3, [r7, #19]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002e80:	7cfb      	ldrb	r3, [r7, #19]
 8002e82:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00a      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002e90:	4b10      	ldr	r3, [pc, #64]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e96:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002e9e:	490d      	ldr	r1, [pc, #52]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00b      	beq.n	8002eca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eb8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ec2:	4904      	ldr	r1, [pc, #16]	; (8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002eca:	7cbb      	ldrb	r3, [r7, #18]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3718      	adds	r7, #24
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40021000 	.word	0x40021000

08002ed8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002eea:	d13e      	bne.n	8002f6a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8002eec:	4bb2      	ldr	r3, [pc, #712]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ef2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ef6:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002efe:	d028      	beq.n	8002f52 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8002f00:	693b      	ldr	r3, [r7, #16]
 8002f02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002f06:	f200 8542 	bhi.w	800398e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f10:	d005      	beq.n	8002f1e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f18:	d00e      	beq.n	8002f38 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8002f1a:	f000 bd38 	b.w	800398e <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8002f1e:	4ba6      	ldr	r3, [pc, #664]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	f040 8532 	bne.w	8003992 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8002f2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f32:	61fb      	str	r3, [r7, #28]
      break;
 8002f34:	f000 bd2d 	b.w	8003992 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8002f38:	4b9f      	ldr	r3, [pc, #636]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	f040 8527 	bne.w	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 8002f48:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8002f4c:	61fb      	str	r3, [r7, #28]
      break;
 8002f4e:	f000 bd22 	b.w	8003996 <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002f52:	4b99      	ldr	r3, [pc, #612]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f5e:	f040 851c 	bne.w	800399a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8002f62:	4b96      	ldr	r3, [pc, #600]	; (80031bc <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8002f64:	61fb      	str	r3, [r7, #28]
      break;
 8002f66:	f000 bd18 	b.w	800399a <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f6a:	4b93      	ldr	r3, [pc, #588]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	2b03      	cmp	r3, #3
 8002f78:	d036      	beq.n	8002fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	2b03      	cmp	r3, #3
 8002f7e:	d840      	bhi.n	8003002 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8002f80:	697b      	ldr	r3, [r7, #20]
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d003      	beq.n	8002f8e <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	2b02      	cmp	r3, #2
 8002f8a:	d020      	beq.n	8002fce <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8002f8c:	e039      	b.n	8003002 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8002f8e:	4b8a      	ldr	r3, [pc, #552]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d116      	bne.n	8002fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8002f9a:	4b87      	ldr	r3, [pc, #540]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d005      	beq.n	8002fb2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8002fa6:	4b84      	ldr	r3, [pc, #528]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	091b      	lsrs	r3, r3, #4
 8002fac:	f003 030f 	and.w	r3, r3, #15
 8002fb0:	e005      	b.n	8002fbe <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8002fb2:	4b81      	ldr	r3, [pc, #516]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fb8:	0a1b      	lsrs	r3, r3, #8
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	4a80      	ldr	r2, [pc, #512]	; (80031c0 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8002fc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fc4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002fc6:	e01f      	b.n	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	61bb      	str	r3, [r7, #24]
      break;
 8002fcc:	e01c      	b.n	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8002fce:	4b7a      	ldr	r3, [pc, #488]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fda:	d102      	bne.n	8002fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 8002fdc:	4b79      	ldr	r3, [pc, #484]	; (80031c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 8002fde:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002fe0:	e012      	b.n	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	61bb      	str	r3, [r7, #24]
      break;
 8002fe6:	e00f      	b.n	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002fe8:	4b73      	ldr	r3, [pc, #460]	; (80031b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ff0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ff4:	d102      	bne.n	8002ffc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8002ff6:	4b74      	ldr	r3, [pc, #464]	; (80031c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8002ff8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8002ffa:	e005      	b.n	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	61bb      	str	r3, [r7, #24]
      break;
 8003000:	e002      	b.n	8003008 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8003002:	2300      	movs	r3, #0
 8003004:	61bb      	str	r3, [r7, #24]
      break;
 8003006:	bf00      	nop
    }

    switch(PeriphClk)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800300e:	f000 80dd 	beq.w	80031cc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003018:	f200 84c1 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003022:	f000 80d3 	beq.w	80031cc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800302c:	f200 84b7 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003036:	f000 835f 	beq.w	80036f8 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003040:	f200 84ad 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800304a:	f000 847e 	beq.w	800394a <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003054:	f200 84a3 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800305e:	f000 82cd 	beq.w	80035fc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003068:	f200 8499 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003072:	f000 80ab 	beq.w	80031cc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800307c:	f200 848f 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003086:	f000 8090 	beq.w	80031aa <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003090:	f200 8485 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800309a:	d07f      	beq.n	800319c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030a2:	f200 847c 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030ac:	f000 8403 	beq.w	80038b6 <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030b6:	f200 8472 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030c0:	f000 83af 	beq.w	8003822 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030ca:	f200 8468 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030d4:	f000 8379 	beq.w	80037ca <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030de:	f200 845e 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2b80      	cmp	r3, #128	; 0x80
 80030e6:	f000 8344 	beq.w	8003772 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b80      	cmp	r3, #128	; 0x80
 80030ee:	f200 8456 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d84b      	bhi.n	8003190 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 844f 	beq.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3b01      	subs	r3, #1
 8003104:	2b1f      	cmp	r3, #31
 8003106:	f200 844a 	bhi.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 800310a:	a201      	add	r2, pc, #4	; (adr r2, 8003110 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 800310c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003110:	080032f9 	.word	0x080032f9
 8003114:	08003367 	.word	0x08003367
 8003118:	0800399f 	.word	0x0800399f
 800311c:	080033fb 	.word	0x080033fb
 8003120:	0800399f 	.word	0x0800399f
 8003124:	0800399f 	.word	0x0800399f
 8003128:	0800399f 	.word	0x0800399f
 800312c:	08003481 	.word	0x08003481
 8003130:	0800399f 	.word	0x0800399f
 8003134:	0800399f 	.word	0x0800399f
 8003138:	0800399f 	.word	0x0800399f
 800313c:	0800399f 	.word	0x0800399f
 8003140:	0800399f 	.word	0x0800399f
 8003144:	0800399f 	.word	0x0800399f
 8003148:	0800399f 	.word	0x0800399f
 800314c:	080034f9 	.word	0x080034f9
 8003150:	0800399f 	.word	0x0800399f
 8003154:	0800399f 	.word	0x0800399f
 8003158:	0800399f 	.word	0x0800399f
 800315c:	0800399f 	.word	0x0800399f
 8003160:	0800399f 	.word	0x0800399f
 8003164:	0800399f 	.word	0x0800399f
 8003168:	0800399f 	.word	0x0800399f
 800316c:	0800399f 	.word	0x0800399f
 8003170:	0800399f 	.word	0x0800399f
 8003174:	0800399f 	.word	0x0800399f
 8003178:	0800399f 	.word	0x0800399f
 800317c:	0800399f 	.word	0x0800399f
 8003180:	0800399f 	.word	0x0800399f
 8003184:	0800399f 	.word	0x0800399f
 8003188:	0800399f 	.word	0x0800399f
 800318c:	0800357b 	.word	0x0800357b
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b40      	cmp	r3, #64	; 0x40
 8003194:	f000 82c1 	beq.w	800371a <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003198:	f000 bc01 	b.w	800399e <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800319c:	69b9      	ldr	r1, [r7, #24]
 800319e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80031a2:	f000 fde9 	bl	8003d78 <RCCEx_GetSAIxPeriphCLKFreq>
 80031a6:	61f8      	str	r0, [r7, #28]
      break;
 80031a8:	e3fa      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80031aa:	69b9      	ldr	r1, [r7, #24]
 80031ac:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80031b0:	f000 fde2 	bl	8003d78 <RCCEx_GetSAIxPeriphCLKFreq>
 80031b4:	61f8      	str	r0, [r7, #28]
      break;
 80031b6:	e3f3      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80031b8:	40021000 	.word	0x40021000
 80031bc:	0003d090 	.word	0x0003d090
 80031c0:	08005dc4 	.word	0x08005dc4
 80031c4:	00f42400 	.word	0x00f42400
 80031c8:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 80031cc:	4ba9      	ldr	r3, [pc, #676]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80031ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031d2:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 80031d6:	613b      	str	r3, [r7, #16]
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80031de:	d00c      	beq.n	80031fa <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80031e6:	d87f      	bhi.n	80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80031ee:	d04e      	beq.n	800328e <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031f6:	d01d      	beq.n	8003234 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 80031f8:	e076      	b.n	80032e8 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80031fa:	4b9e      	ldr	r3, [pc, #632]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0302 	and.w	r3, r3, #2
 8003202:	2b02      	cmp	r3, #2
 8003204:	d172      	bne.n	80032ec <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003206:	4b9b      	ldr	r3, [pc, #620]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d005      	beq.n	800321e <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8003212:	4b98      	ldr	r3, [pc, #608]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	091b      	lsrs	r3, r3, #4
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	e005      	b.n	800322a <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 800321e:	4b95      	ldr	r3, [pc, #596]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003220:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003224:	0a1b      	lsrs	r3, r3, #8
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	4a93      	ldr	r2, [pc, #588]	; (8003478 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800322c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003230:	61fb      	str	r3, [r7, #28]
          break;
 8003232:	e05b      	b.n	80032ec <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003234:	4b8f      	ldr	r3, [pc, #572]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800323c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003240:	d156      	bne.n	80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003242:	4b8c      	ldr	r3, [pc, #560]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800324a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800324e:	d14f      	bne.n	80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003250:	4b88      	ldr	r3, [pc, #544]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	0a1b      	lsrs	r3, r3, #8
 8003256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800325a:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800325c:	69bb      	ldr	r3, [r7, #24]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	fb03 f202 	mul.w	r2, r3, r2
 8003264:	4b83      	ldr	r3, [pc, #524]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	091b      	lsrs	r3, r3, #4
 800326a:	f003 0307 	and.w	r3, r3, #7
 800326e:	3301      	adds	r3, #1
 8003270:	fbb2 f3f3 	udiv	r3, r2, r3
 8003274:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8003276:	4b7f      	ldr	r3, [pc, #508]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	0d5b      	lsrs	r3, r3, #21
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	3301      	adds	r3, #1
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	fbb2 f3f3 	udiv	r3, r2, r3
 800328a:	61fb      	str	r3, [r7, #28]
          break;
 800328c:	e030      	b.n	80032f0 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800328e:	4b79      	ldr	r3, [pc, #484]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003296:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800329a:	d12b      	bne.n	80032f4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800329c:	4b75      	ldr	r3, [pc, #468]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032a8:	d124      	bne.n	80032f4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80032aa:	4b72      	ldr	r3, [pc, #456]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032ac:	691b      	ldr	r3, [r3, #16]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032b4:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	68fa      	ldr	r2, [r7, #12]
 80032ba:	fb03 f202 	mul.w	r2, r3, r2
 80032be:	4b6d      	ldr	r3, [pc, #436]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032c0:	68db      	ldr	r3, [r3, #12]
 80032c2:	091b      	lsrs	r3, r3, #4
 80032c4:	f003 0307 	and.w	r3, r3, #7
 80032c8:	3301      	adds	r3, #1
 80032ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ce:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80032d0:	4b68      	ldr	r3, [pc, #416]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	0d5b      	lsrs	r3, r3, #21
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	3301      	adds	r3, #1
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	69ba      	ldr	r2, [r7, #24]
 80032e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032e4:	61fb      	str	r3, [r7, #28]
          break;
 80032e6:	e005      	b.n	80032f4 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 80032e8:	bf00      	nop
 80032ea:	e359      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80032ec:	bf00      	nop
 80032ee:	e357      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80032f0:	bf00      	nop
 80032f2:	e355      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80032f4:	bf00      	nop
        break;
 80032f6:	e353      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80032f8:	4b5e      	ldr	r3, [pc, #376]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80032fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	613b      	str	r3, [r7, #16]
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	2b03      	cmp	r3, #3
 8003308:	d827      	bhi.n	800335a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 800330a:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 800330c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003310:	08003321 	.word	0x08003321
 8003314:	08003329 	.word	0x08003329
 8003318:	08003331 	.word	0x08003331
 800331c:	08003345 	.word	0x08003345
          frequency = HAL_RCC_GetPCLK2Freq();
 8003320:	f7ff fa7a 	bl	8002818 <HAL_RCC_GetPCLK2Freq>
 8003324:	61f8      	str	r0, [r7, #28]
          break;
 8003326:	e01d      	b.n	8003364 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8003328:	f7ff f9c8 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 800332c:	61f8      	str	r0, [r7, #28]
          break;
 800332e:	e019      	b.n	8003364 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003330:	4b50      	ldr	r3, [pc, #320]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003338:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800333c:	d10f      	bne.n	800335e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 800333e:	4b4f      	ldr	r3, [pc, #316]	; (800347c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8003340:	61fb      	str	r3, [r7, #28]
          break;
 8003342:	e00c      	b.n	800335e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003344:	4b4b      	ldr	r3, [pc, #300]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b02      	cmp	r3, #2
 8003350:	d107      	bne.n	8003362 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8003352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003356:	61fb      	str	r3, [r7, #28]
          break;
 8003358:	e003      	b.n	8003362 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 800335a:	bf00      	nop
 800335c:	e320      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800335e:	bf00      	nop
 8003360:	e31e      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003362:	bf00      	nop
        break;
 8003364:	e31c      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003366:	4b43      	ldr	r3, [pc, #268]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336c:	f003 030c 	and.w	r3, r3, #12
 8003370:	613b      	str	r3, [r7, #16]
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	2b0c      	cmp	r3, #12
 8003376:	d83a      	bhi.n	80033ee <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8003378:	a201      	add	r2, pc, #4	; (adr r2, 8003380 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 800337a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337e:	bf00      	nop
 8003380:	080033b5 	.word	0x080033b5
 8003384:	080033ef 	.word	0x080033ef
 8003388:	080033ef 	.word	0x080033ef
 800338c:	080033ef 	.word	0x080033ef
 8003390:	080033bd 	.word	0x080033bd
 8003394:	080033ef 	.word	0x080033ef
 8003398:	080033ef 	.word	0x080033ef
 800339c:	080033ef 	.word	0x080033ef
 80033a0:	080033c5 	.word	0x080033c5
 80033a4:	080033ef 	.word	0x080033ef
 80033a8:	080033ef 	.word	0x080033ef
 80033ac:	080033ef 	.word	0x080033ef
 80033b0:	080033d9 	.word	0x080033d9
          frequency = HAL_RCC_GetPCLK1Freq();
 80033b4:	f7ff fa1a 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 80033b8:	61f8      	str	r0, [r7, #28]
          break;
 80033ba:	e01d      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 80033bc:	f7ff f97e 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 80033c0:	61f8      	str	r0, [r7, #28]
          break;
 80033c2:	e019      	b.n	80033f8 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80033c4:	4b2b      	ldr	r3, [pc, #172]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033d0:	d10f      	bne.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 80033d2:	4b2a      	ldr	r3, [pc, #168]	; (800347c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80033d4:	61fb      	str	r3, [r7, #28]
          break;
 80033d6:	e00c      	b.n	80033f2 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80033d8:	4b26      	ldr	r3, [pc, #152]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80033da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d107      	bne.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 80033e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033ea:	61fb      	str	r3, [r7, #28]
          break;
 80033ec:	e003      	b.n	80033f6 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 80033ee:	bf00      	nop
 80033f0:	e2d6      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80033f2:	bf00      	nop
 80033f4:	e2d4      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80033f6:	bf00      	nop
        break;
 80033f8:	e2d2      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80033fa:	4b1e      	ldr	r3, [pc, #120]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 80033fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003400:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003404:	613b      	str	r3, [r7, #16]
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	2b30      	cmp	r3, #48	; 0x30
 800340a:	d021      	beq.n	8003450 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	2b30      	cmp	r3, #48	; 0x30
 8003410:	d829      	bhi.n	8003466 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	2b20      	cmp	r3, #32
 8003416:	d011      	beq.n	800343c <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	2b20      	cmp	r3, #32
 800341c:	d823      	bhi.n	8003466 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d003      	beq.n	800342c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	2b10      	cmp	r3, #16
 8003428:	d004      	beq.n	8003434 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 800342a:	e01c      	b.n	8003466 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 800342c:	f7ff f9de 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 8003430:	61f8      	str	r0, [r7, #28]
          break;
 8003432:	e01d      	b.n	8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8003434:	f7ff f942 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8003438:	61f8      	str	r0, [r7, #28]
          break;
 800343a:	e019      	b.n	8003470 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800343c:	4b0d      	ldr	r3, [pc, #52]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003444:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003448:	d10f      	bne.n	800346a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 800344a:	4b0c      	ldr	r3, [pc, #48]	; (800347c <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 800344c:	61fb      	str	r3, [r7, #28]
          break;
 800344e:	e00c      	b.n	800346a <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003450:	4b08      	ldr	r3, [pc, #32]	; (8003474 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b02      	cmp	r3, #2
 800345c:	d107      	bne.n	800346e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 800345e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003462:	61fb      	str	r3, [r7, #28]
          break;
 8003464:	e003      	b.n	800346e <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8003466:	bf00      	nop
 8003468:	e29a      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800346a:	bf00      	nop
 800346c:	e298      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800346e:	bf00      	nop
        break;
 8003470:	e296      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8003472:	bf00      	nop
 8003474:	40021000 	.word	0x40021000
 8003478:	08005dc4 	.word	0x08005dc4
 800347c:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8003480:	4b9b      	ldr	r3, [pc, #620]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003486:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800348a:	613b      	str	r3, [r7, #16]
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	2bc0      	cmp	r3, #192	; 0xc0
 8003490:	d021      	beq.n	80034d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	2bc0      	cmp	r3, #192	; 0xc0
 8003496:	d829      	bhi.n	80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	2b80      	cmp	r3, #128	; 0x80
 800349c:	d011      	beq.n	80034c2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	2b80      	cmp	r3, #128	; 0x80
 80034a2:	d823      	bhi.n	80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	2b40      	cmp	r3, #64	; 0x40
 80034ae:	d004      	beq.n	80034ba <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 80034b0:	e01c      	b.n	80034ec <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 80034b2:	f7ff f99b 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 80034b6:	61f8      	str	r0, [r7, #28]
          break;
 80034b8:	e01d      	b.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 80034ba:	f7ff f8ff 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 80034be:	61f8      	str	r0, [r7, #28]
          break;
 80034c0:	e019      	b.n	80034f6 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80034c2:	4b8b      	ldr	r3, [pc, #556]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034ce:	d10f      	bne.n	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 80034d0:	4b88      	ldr	r3, [pc, #544]	; (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80034d2:	61fb      	str	r3, [r7, #28]
          break;
 80034d4:	e00c      	b.n	80034f0 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80034d6:	4b86      	ldr	r3, [pc, #536]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80034d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d107      	bne.n	80034f4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 80034e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034e8:	61fb      	str	r3, [r7, #28]
          break;
 80034ea:	e003      	b.n	80034f4 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 80034ec:	bf00      	nop
 80034ee:	e257      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80034f0:	bf00      	nop
 80034f2:	e255      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80034f4:	bf00      	nop
        break;
 80034f6:	e253      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80034f8:	4b7d      	ldr	r3, [pc, #500]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80034fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800350a:	d025      	beq.n	8003558 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003512:	d82c      	bhi.n	800356e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800351a:	d013      	beq.n	8003544 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003522:	d824      	bhi.n	800356e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d004      	beq.n	8003534 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003530:	d004      	beq.n	800353c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8003532:	e01c      	b.n	800356e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003534:	f7ff f95a 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 8003538:	61f8      	str	r0, [r7, #28]
          break;
 800353a:	e01d      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 800353c:	f7ff f8be 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8003540:	61f8      	str	r0, [r7, #28]
          break;
 8003542:	e019      	b.n	8003578 <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003544:	4b6a      	ldr	r3, [pc, #424]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800354c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003550:	d10f      	bne.n	8003572 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8003552:	4b68      	ldr	r3, [pc, #416]	; (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8003554:	61fb      	str	r3, [r7, #28]
          break;
 8003556:	e00c      	b.n	8003572 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003558:	4b65      	ldr	r3, [pc, #404]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b02      	cmp	r3, #2
 8003564:	d107      	bne.n	8003576 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8003566:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800356a:	61fb      	str	r3, [r7, #28]
          break;
 800356c:	e003      	b.n	8003576 <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 800356e:	bf00      	nop
 8003570:	e216      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003572:	bf00      	nop
 8003574:	e214      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003576:	bf00      	nop
        break;
 8003578:	e212      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800357a:	4b5d      	ldr	r3, [pc, #372]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800357c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003580:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003584:	613b      	str	r3, [r7, #16]
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800358c:	d025      	beq.n	80035da <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003594:	d82c      	bhi.n	80035f0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800359c:	d013      	beq.n	80035c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80035a4:	d824      	bhi.n	80035f0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d004      	beq.n	80035b6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035b2:	d004      	beq.n	80035be <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 80035b4:	e01c      	b.n	80035f0 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 80035b6:	f7ff f919 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 80035ba:	61f8      	str	r0, [r7, #28]
          break;
 80035bc:	e01d      	b.n	80035fa <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 80035be:	f7ff f87d 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 80035c2:	61f8      	str	r0, [r7, #28]
          break;
 80035c4:	e019      	b.n	80035fa <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80035c6:	4b4a      	ldr	r3, [pc, #296]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035d2:	d10f      	bne.n	80035f4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 80035d4:	4b47      	ldr	r3, [pc, #284]	; (80036f4 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 80035d6:	61fb      	str	r3, [r7, #28]
          break;
 80035d8:	e00c      	b.n	80035f4 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80035da:	4b45      	ldr	r3, [pc, #276]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80035dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d107      	bne.n	80035f8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 80035e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035ec:	61fb      	str	r3, [r7, #28]
          break;
 80035ee:	e003      	b.n	80035f8 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 80035f0:	bf00      	nop
 80035f2:	e1d5      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80035f4:	bf00      	nop
 80035f6:	e1d3      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80035f8:	bf00      	nop
        break;
 80035fa:	e1d1      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80035fc:	4b3c      	ldr	r3, [pc, #240]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80035fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003602:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003606:	613b      	str	r3, [r7, #16]
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800360e:	d00c      	beq.n	800362a <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003616:	d864      	bhi.n	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800361e:	d008      	beq.n	8003632 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003626:	d030      	beq.n	800368a <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8003628:	e05b      	b.n	80036e2 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 800362a:	f7ff f847 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 800362e:	61f8      	str	r0, [r7, #28]
          break;
 8003630:	e05c      	b.n	80036ec <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8003632:	4b2f      	ldr	r3, [pc, #188]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800363a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800363e:	d152      	bne.n	80036e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8003640:	4b2b      	ldr	r3, [pc, #172]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d04c      	beq.n	80036e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800364c:	4b28      	ldr	r3, [pc, #160]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	0a1b      	lsrs	r3, r3, #8
 8003652:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003656:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	68fa      	ldr	r2, [r7, #12]
 800365c:	fb03 f202 	mul.w	r2, r3, r2
 8003660:	4b23      	ldr	r3, [pc, #140]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	3301      	adds	r3, #1
 800366c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003670:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8003672:	4b1f      	ldr	r3, [pc, #124]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	0e5b      	lsrs	r3, r3, #25
 8003678:	f003 0303 	and.w	r3, r3, #3
 800367c:	3301      	adds	r3, #1
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	69ba      	ldr	r2, [r7, #24]
 8003682:	fbb2 f3f3 	udiv	r3, r2, r3
 8003686:	61fb      	str	r3, [r7, #28]
          break;
 8003688:	e02d      	b.n	80036e6 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800368a:	4b19      	ldr	r3, [pc, #100]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003692:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003696:	d128      	bne.n	80036ea <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 8003698:	4b15      	ldr	r3, [pc, #84]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800369a:	695b      	ldr	r3, [r3, #20]
 800369c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d022      	beq.n	80036ea <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80036a4:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	0a1b      	lsrs	r3, r3, #8
 80036aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ae:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	fb03 f202 	mul.w	r2, r3, r2
 80036b8:	4b0d      	ldr	r3, [pc, #52]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	091b      	lsrs	r3, r3, #4
 80036be:	f003 0307 	and.w	r3, r3, #7
 80036c2:	3301      	adds	r3, #1
 80036c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c8:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 80036ca:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	0e5b      	lsrs	r3, r3, #25
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	3301      	adds	r3, #1
 80036d6:	005b      	lsls	r3, r3, #1
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	fbb2 f3f3 	udiv	r3, r2, r3
 80036de:	61fb      	str	r3, [r7, #28]
          break;
 80036e0:	e003      	b.n	80036ea <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80036e2:	bf00      	nop
 80036e4:	e15c      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80036e6:	bf00      	nop
 80036e8:	e15a      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80036ea:	bf00      	nop
        break;
 80036ec:	e158      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80036ee:	bf00      	nop
 80036f0:	40021000 	.word	0x40021000
 80036f4:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80036f8:	4b9d      	ldr	r3, [pc, #628]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003702:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d103      	bne.n	8003712 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 800370a:	f7ff f885 	bl	8002818 <HAL_RCC_GetPCLK2Freq>
 800370e:	61f8      	str	r0, [r7, #28]
        break;
 8003710:	e146      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 8003712:	f7fe ffd3 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8003716:	61f8      	str	r0, [r7, #28]
        break;
 8003718:	e142      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800371a:	4b95      	ldr	r3, [pc, #596]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800371c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003720:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003724:	613b      	str	r3, [r7, #16]
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800372c:	d013      	beq.n	8003756 <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003734:	d819      	bhi.n	800376a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d004      	beq.n	8003746 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003742:	d004      	beq.n	800374e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8003744:	e011      	b.n	800376a <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003746:	f7ff f851 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 800374a:	61f8      	str	r0, [r7, #28]
          break;
 800374c:	e010      	b.n	8003770 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 800374e:	f7fe ffb5 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8003752:	61f8      	str	r0, [r7, #28]
          break;
 8003754:	e00c      	b.n	8003770 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003756:	4b86      	ldr	r3, [pc, #536]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800375e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003762:	d104      	bne.n	800376e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8003764:	4b83      	ldr	r3, [pc, #524]	; (8003974 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003766:	61fb      	str	r3, [r7, #28]
          break;
 8003768:	e001      	b.n	800376e <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800376a:	bf00      	nop
 800376c:	e118      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800376e:	bf00      	nop
        break;
 8003770:	e116      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8003772:	4b7f      	ldr	r3, [pc, #508]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003778:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800377c:	613b      	str	r3, [r7, #16]
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003784:	d013      	beq.n	80037ae <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800378c:	d819      	bhi.n	80037c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d004      	beq.n	800379e <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800379a:	d004      	beq.n	80037a6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 800379c:	e011      	b.n	80037c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 800379e:	f7ff f825 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 80037a2:	61f8      	str	r0, [r7, #28]
          break;
 80037a4:	e010      	b.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 80037a6:	f7fe ff89 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 80037aa:	61f8      	str	r0, [r7, #28]
          break;
 80037ac:	e00c      	b.n	80037c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80037ae:	4b70      	ldr	r3, [pc, #448]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ba:	d104      	bne.n	80037c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 80037bc:	4b6d      	ldr	r3, [pc, #436]	; (8003974 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80037be:	61fb      	str	r3, [r7, #28]
          break;
 80037c0:	e001      	b.n	80037c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 80037c2:	bf00      	nop
 80037c4:	e0ec      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80037c6:	bf00      	nop
        break;
 80037c8:	e0ea      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80037ca:	4b69      	ldr	r3, [pc, #420]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80037cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037d4:	613b      	str	r3, [r7, #16]
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037dc:	d013      	beq.n	8003806 <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80037de:	693b      	ldr	r3, [r7, #16]
 80037e0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037e4:	d819      	bhi.n	800381a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d004      	beq.n	80037f6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f2:	d004      	beq.n	80037fe <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80037f4:	e011      	b.n	800381a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80037f6:	f7fe fff9 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 80037fa:	61f8      	str	r0, [r7, #28]
          break;
 80037fc:	e010      	b.n	8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80037fe:	f7fe ff5d 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8003802:	61f8      	str	r0, [r7, #28]
          break;
 8003804:	e00c      	b.n	8003820 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003806:	4b5a      	ldr	r3, [pc, #360]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800380e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003812:	d104      	bne.n	800381e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 8003814:	4b57      	ldr	r3, [pc, #348]	; (8003974 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003816:	61fb      	str	r3, [r7, #28]
          break;
 8003818:	e001      	b.n	800381e <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 800381a:	bf00      	nop
 800381c:	e0c0      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800381e:	bf00      	nop
        break;
 8003820:	e0be      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8003822:	4b53      	ldr	r3, [pc, #332]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003828:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800382c:	613b      	str	r3, [r7, #16]
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003834:	d02c      	beq.n	8003890 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800383c:	d833      	bhi.n	80038a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003844:	d01a      	beq.n	800387c <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800384c:	d82b      	bhi.n	80038a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d004      	beq.n	800385e <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800385a:	d004      	beq.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 800385c:	e023      	b.n	80038a6 <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 800385e:	f7fe ffc5 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 8003862:	61f8      	str	r0, [r7, #28]
          break;
 8003864:	e026      	b.n	80038b4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003866:	4b42      	ldr	r3, [pc, #264]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b02      	cmp	r3, #2
 8003872:	d11a      	bne.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8003874:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003878:	61fb      	str	r3, [r7, #28]
          break;
 800387a:	e016      	b.n	80038aa <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800387c:	4b3c      	ldr	r3, [pc, #240]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003884:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003888:	d111      	bne.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800388a:	4b3a      	ldr	r3, [pc, #232]	; (8003974 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800388c:	61fb      	str	r3, [r7, #28]
          break;
 800388e:	e00e      	b.n	80038ae <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003890:	4b37      	ldr	r3, [pc, #220]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003896:	f003 0302 	and.w	r3, r3, #2
 800389a:	2b02      	cmp	r3, #2
 800389c:	d109      	bne.n	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 800389e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038a2:	61fb      	str	r3, [r7, #28]
          break;
 80038a4:	e005      	b.n	80038b2 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 80038a6:	bf00      	nop
 80038a8:	e07a      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038aa:	bf00      	nop
 80038ac:	e078      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038ae:	bf00      	nop
 80038b0:	e076      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80038b2:	bf00      	nop
        break;
 80038b4:	e074      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80038b6:	4b2e      	ldr	r3, [pc, #184]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80038b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038bc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80038c0:	613b      	str	r3, [r7, #16]
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038c8:	d02c      	beq.n	8003924 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038d0:	d833      	bhi.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038d8:	d01a      	beq.n	8003910 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038e0:	d82b      	bhi.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d004      	beq.n	80038f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80038ee:	d004      	beq.n	80038fa <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80038f0:	e023      	b.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80038f2:	f7fe ff7b 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 80038f6:	61f8      	str	r0, [r7, #28]
          break;
 80038f8:	e026      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80038fa:	4b1d      	ldr	r3, [pc, #116]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80038fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003900:	f003 0302 	and.w	r3, r3, #2
 8003904:	2b02      	cmp	r3, #2
 8003906:	d11a      	bne.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 8003908:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800390c:	61fb      	str	r3, [r7, #28]
          break;
 800390e:	e016      	b.n	800393e <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003910:	4b17      	ldr	r3, [pc, #92]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003918:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800391c:	d111      	bne.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 800391e:	4b15      	ldr	r3, [pc, #84]	; (8003974 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8003920:	61fb      	str	r3, [r7, #28]
          break;
 8003922:	e00e      	b.n	8003942 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003924:	4b12      	ldr	r3, [pc, #72]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8003926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b02      	cmp	r3, #2
 8003930:	d109      	bne.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8003932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003936:	61fb      	str	r3, [r7, #28]
          break;
 8003938:	e005      	b.n	8003946 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800393a:	bf00      	nop
 800393c:	e030      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800393e:	bf00      	nop
 8003940:	e02e      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003942:	bf00      	nop
 8003944:	e02c      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8003946:	bf00      	nop
        break;
 8003948:	e02a      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800394c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003950:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d004      	beq.n	8003966 <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003962:	d009      	beq.n	8003978 <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8003964:	e012      	b.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8003966:	f7fe ff41 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 800396a:	61f8      	str	r0, [r7, #28]
          break;
 800396c:	e00e      	b.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003978:	4b0c      	ldr	r3, [pc, #48]	; (80039ac <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003980:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003984:	d101      	bne.n	800398a <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 8003986:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 8003988:	61fb      	str	r3, [r7, #28]
          break;
 800398a:	bf00      	nop
        break;
 800398c:	e008      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800398e:	bf00      	nop
 8003990:	e006      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003992:	bf00      	nop
 8003994:	e004      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8003996:	bf00      	nop
 8003998:	e002      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800399a:	bf00      	nop
 800399c:	e000      	b.n	80039a0 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800399e:	bf00      	nop
    }
  }

  return(frequency);
 80039a0:	69fb      	ldr	r3, [r7, #28]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3720      	adds	r7, #32
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	40021000 	.word	0x40021000
 80039b0:	00f42400 	.word	0x00f42400

080039b4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80039b8:	4b05      	ldr	r3, [pc, #20]	; (80039d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a04      	ldr	r2, [pc, #16]	; (80039d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80039be:	f043 0304 	orr.w	r3, r3, #4
 80039c2:	6013      	str	r3, [r2, #0]
}
 80039c4:	bf00      	nop
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40021000 	.word	0x40021000

080039d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b084      	sub	sp, #16
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80039de:	2300      	movs	r3, #0
 80039e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80039e2:	4b75      	ldr	r3, [pc, #468]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d018      	beq.n	8003a20 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039ee:	4b72      	ldr	r3, [pc, #456]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	f003 0203 	and.w	r2, r3, #3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d10d      	bne.n	8003a1a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
       ||
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d009      	beq.n	8003a1a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a06:	4b6c      	ldr	r3, [pc, #432]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	091b      	lsrs	r3, r3, #4
 8003a0c:	f003 0307 	and.w	r3, r3, #7
 8003a10:	1c5a      	adds	r2, r3, #1
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	685b      	ldr	r3, [r3, #4]
       ||
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d047      	beq.n	8003aaa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	73fb      	strb	r3, [r7, #15]
 8003a1e:	e044      	b.n	8003aaa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	2b03      	cmp	r3, #3
 8003a26:	d018      	beq.n	8003a5a <RCCEx_PLLSAI1_Config+0x86>
 8003a28:	2b03      	cmp	r3, #3
 8003a2a:	d825      	bhi.n	8003a78 <RCCEx_PLLSAI1_Config+0xa4>
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d002      	beq.n	8003a36 <RCCEx_PLLSAI1_Config+0x62>
 8003a30:	2b02      	cmp	r3, #2
 8003a32:	d009      	beq.n	8003a48 <RCCEx_PLLSAI1_Config+0x74>
 8003a34:	e020      	b.n	8003a78 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a36:	4b60      	ldr	r3, [pc, #384]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d11d      	bne.n	8003a7e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a46:	e01a      	b.n	8003a7e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a48:	4b5b      	ldr	r3, [pc, #364]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d116      	bne.n	8003a82 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a58:	e013      	b.n	8003a82 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a5a:	4b57      	ldr	r3, [pc, #348]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d10f      	bne.n	8003a86 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a66:	4b54      	ldr	r3, [pc, #336]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d109      	bne.n	8003a86 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a76:	e006      	b.n	8003a86 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a7c:	e004      	b.n	8003a88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a7e:	bf00      	nop
 8003a80:	e002      	b.n	8003a88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a82:	bf00      	nop
 8003a84:	e000      	b.n	8003a88 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a86:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a88:	7bfb      	ldrb	r3, [r7, #15]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10d      	bne.n	8003aaa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a8e:	4b4a      	ldr	r3, [pc, #296]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6819      	ldr	r1, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	4944      	ldr	r1, [pc, #272]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003aaa:	7bfb      	ldrb	r3, [r7, #15]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d17d      	bne.n	8003bac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003ab0:	4b41      	ldr	r3, [pc, #260]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a40      	ldr	r2, [pc, #256]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003aba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003abc:	f7fd fa6a 	bl	8000f94 <HAL_GetTick>
 8003ac0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ac2:	e009      	b.n	8003ad8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ac4:	f7fd fa66 	bl	8000f94 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d902      	bls.n	8003ad8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	73fb      	strb	r3, [r7, #15]
        break;
 8003ad6:	e005      	b.n	8003ae4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ad8:	4b37      	ldr	r3, [pc, #220]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1ef      	bne.n	8003ac4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ae4:	7bfb      	ldrb	r3, [r7, #15]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d160      	bne.n	8003bac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d111      	bne.n	8003b14 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003af0:	4b31      	ldr	r3, [pc, #196]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003af2:	691b      	ldr	r3, [r3, #16]
 8003af4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003af8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6892      	ldr	r2, [r2, #8]
 8003b00:	0211      	lsls	r1, r2, #8
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	68d2      	ldr	r2, [r2, #12]
 8003b06:	0912      	lsrs	r2, r2, #4
 8003b08:	0452      	lsls	r2, r2, #17
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	492a      	ldr	r1, [pc, #168]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	610b      	str	r3, [r1, #16]
 8003b12:	e027      	b.n	8003b64 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d112      	bne.n	8003b40 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b1a:	4b27      	ldr	r3, [pc, #156]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b1c:	691b      	ldr	r3, [r3, #16]
 8003b1e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003b22:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6892      	ldr	r2, [r2, #8]
 8003b2a:	0211      	lsls	r1, r2, #8
 8003b2c:	687a      	ldr	r2, [r7, #4]
 8003b2e:	6912      	ldr	r2, [r2, #16]
 8003b30:	0852      	lsrs	r2, r2, #1
 8003b32:	3a01      	subs	r2, #1
 8003b34:	0552      	lsls	r2, r2, #21
 8003b36:	430a      	orrs	r2, r1
 8003b38:	491f      	ldr	r1, [pc, #124]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	610b      	str	r3, [r1, #16]
 8003b3e:	e011      	b.n	8003b64 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b40:	4b1d      	ldr	r3, [pc, #116]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003b48:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6892      	ldr	r2, [r2, #8]
 8003b50:	0211      	lsls	r1, r2, #8
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6952      	ldr	r2, [r2, #20]
 8003b56:	0852      	lsrs	r2, r2, #1
 8003b58:	3a01      	subs	r2, #1
 8003b5a:	0652      	lsls	r2, r2, #25
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	4916      	ldr	r1, [pc, #88]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b60:	4313      	orrs	r3, r2
 8003b62:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b64:	4b14      	ldr	r3, [pc, #80]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a13      	ldr	r2, [pc, #76]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b6e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b70:	f7fd fa10 	bl	8000f94 <HAL_GetTick>
 8003b74:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b76:	e009      	b.n	8003b8c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b78:	f7fd fa0c 	bl	8000f94 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d902      	bls.n	8003b8c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	73fb      	strb	r3, [r7, #15]
          break;
 8003b8a:	e005      	b.n	8003b98 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b8c:	4b0a      	ldr	r3, [pc, #40]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d0ef      	beq.n	8003b78 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d106      	bne.n	8003bac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b9e:	4b06      	ldr	r3, [pc, #24]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	699b      	ldr	r3, [r3, #24]
 8003ba6:	4904      	ldr	r1, [pc, #16]	; (8003bb8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3710      	adds	r7, #16
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}
 8003bb6:	bf00      	nop
 8003bb8:	40021000 	.word	0x40021000

08003bbc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003bca:	4b6a      	ldr	r3, [pc, #424]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	f003 0303 	and.w	r3, r3, #3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d018      	beq.n	8003c08 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003bd6:	4b67      	ldr	r3, [pc, #412]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f003 0203 	and.w	r2, r3, #3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d10d      	bne.n	8003c02 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
       ||
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d009      	beq.n	8003c02 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003bee:	4b61      	ldr	r3, [pc, #388]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	091b      	lsrs	r3, r3, #4
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	685b      	ldr	r3, [r3, #4]
       ||
 8003bfe:	429a      	cmp	r2, r3
 8003c00:	d047      	beq.n	8003c92 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	73fb      	strb	r3, [r7, #15]
 8003c06:	e044      	b.n	8003c92 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d018      	beq.n	8003c42 <RCCEx_PLLSAI2_Config+0x86>
 8003c10:	2b03      	cmp	r3, #3
 8003c12:	d825      	bhi.n	8003c60 <RCCEx_PLLSAI2_Config+0xa4>
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d002      	beq.n	8003c1e <RCCEx_PLLSAI2_Config+0x62>
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d009      	beq.n	8003c30 <RCCEx_PLLSAI2_Config+0x74>
 8003c1c:	e020      	b.n	8003c60 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c1e:	4b55      	ldr	r3, [pc, #340]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d11d      	bne.n	8003c66 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c2e:	e01a      	b.n	8003c66 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003c30:	4b50      	ldr	r3, [pc, #320]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d116      	bne.n	8003c6a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c40:	e013      	b.n	8003c6a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003c42:	4b4c      	ldr	r3, [pc, #304]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10f      	bne.n	8003c6e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003c4e:	4b49      	ldr	r3, [pc, #292]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d109      	bne.n	8003c6e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003c5e:	e006      	b.n	8003c6e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	73fb      	strb	r3, [r7, #15]
      break;
 8003c64:	e004      	b.n	8003c70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c66:	bf00      	nop
 8003c68:	e002      	b.n	8003c70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c6a:	bf00      	nop
 8003c6c:	e000      	b.n	8003c70 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003c6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003c70:	7bfb      	ldrb	r3, [r7, #15]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d10d      	bne.n	8003c92 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003c76:	4b3f      	ldr	r3, [pc, #252]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6819      	ldr	r1, [r3, #0]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	3b01      	subs	r3, #1
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	430b      	orrs	r3, r1
 8003c8c:	4939      	ldr	r1, [pc, #228]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d167      	bne.n	8003d68 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003c98:	4b36      	ldr	r3, [pc, #216]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a35      	ldr	r2, [pc, #212]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ca2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ca4:	f7fd f976 	bl	8000f94 <HAL_GetTick>
 8003ca8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003caa:	e009      	b.n	8003cc0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003cac:	f7fd f972 	bl	8000f94 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d902      	bls.n	8003cc0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	73fb      	strb	r3, [r7, #15]
        break;
 8003cbe:	e005      	b.n	8003ccc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003cc0:	4b2c      	ldr	r3, [pc, #176]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1ef      	bne.n	8003cac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ccc:	7bfb      	ldrb	r3, [r7, #15]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d14a      	bne.n	8003d68 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d111      	bne.n	8003cfc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cd8:	4b26      	ldr	r3, [pc, #152]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cda:	695b      	ldr	r3, [r3, #20]
 8003cdc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ce0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	6892      	ldr	r2, [r2, #8]
 8003ce8:	0211      	lsls	r1, r2, #8
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	68d2      	ldr	r2, [r2, #12]
 8003cee:	0912      	lsrs	r2, r2, #4
 8003cf0:	0452      	lsls	r2, r2, #17
 8003cf2:	430a      	orrs	r2, r1
 8003cf4:	491f      	ldr	r1, [pc, #124]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	614b      	str	r3, [r1, #20]
 8003cfa:	e011      	b.n	8003d20 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003cfc:	4b1d      	ldr	r3, [pc, #116]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003d04:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6892      	ldr	r2, [r2, #8]
 8003d0c:	0211      	lsls	r1, r2, #8
 8003d0e:	687a      	ldr	r2, [r7, #4]
 8003d10:	6912      	ldr	r2, [r2, #16]
 8003d12:	0852      	lsrs	r2, r2, #1
 8003d14:	3a01      	subs	r2, #1
 8003d16:	0652      	lsls	r2, r2, #25
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	4916      	ldr	r1, [pc, #88]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d20:	4b14      	ldr	r3, [pc, #80]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a13      	ldr	r2, [pc, #76]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d2a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d2c:	f7fd f932 	bl	8000f94 <HAL_GetTick>
 8003d30:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d32:	e009      	b.n	8003d48 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d34:	f7fd f92e 	bl	8000f94 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d902      	bls.n	8003d48 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	73fb      	strb	r3, [r7, #15]
          break;
 8003d46:	e005      	b.n	8003d54 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003d48:	4b0a      	ldr	r3, [pc, #40]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d0ef      	beq.n	8003d34 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d106      	bne.n	8003d68 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003d5a:	4b06      	ldr	r3, [pc, #24]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d5c:	695a      	ldr	r2, [r3, #20]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	4904      	ldr	r1, [pc, #16]	; (8003d74 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	40021000 	.word	0x40021000

08003d78 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b089      	sub	sp, #36	; 0x24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d94:	d10c      	bne.n	8003db0 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8003d96:	4b6e      	ldr	r3, [pc, #440]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d9c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003da0:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8003da2:	69bb      	ldr	r3, [r7, #24]
 8003da4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003da8:	d112      	bne.n	8003dd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8003daa:	4b6a      	ldr	r3, [pc, #424]	; (8003f54 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003dac:	61fb      	str	r3, [r7, #28]
 8003dae:	e00f      	b.n	8003dd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db6:	d10b      	bne.n	8003dd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8003db8:	4b65      	ldr	r3, [pc, #404]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dbe:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8003dc2:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003dca:	d101      	bne.n	8003dd0 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8003dcc:	4b61      	ldr	r3, [pc, #388]	; (8003f54 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8003dce:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f040 80b4 	bne.w	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003de2:	d003      	beq.n	8003dec <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8003de4:	69bb      	ldr	r3, [r7, #24]
 8003de6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003dea:	d135      	bne.n	8003e58 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003dec:	4b58      	ldr	r3, [pc, #352]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003df4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003df8:	f040 80a1 	bne.w	8003f3e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 8003dfc:	4b54      	ldr	r3, [pc, #336]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 809a 	beq.w	8003f3e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003e0a:	4b51      	ldr	r3, [pc, #324]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	091b      	lsrs	r3, r3, #4
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	3301      	adds	r3, #1
 8003e16:	693a      	ldr	r2, [r7, #16]
 8003e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003e1e:	4b4c      	ldr	r3, [pc, #304]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	0a1b      	lsrs	r3, r3, #8
 8003e24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e28:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10a      	bne.n	8003e46 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8003e30:	4b47      	ldr	r3, [pc, #284]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d002      	beq.n	8003e42 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 8003e3c:	2311      	movs	r3, #17
 8003e3e:	617b      	str	r3, [r7, #20]
 8003e40:	e001      	b.n	8003e46 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 8003e42:	2307      	movs	r3, #7
 8003e44:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	68fa      	ldr	r2, [r7, #12]
 8003e4a:	fb03 f202 	mul.w	r2, r3, r2
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e54:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003e56:	e072      	b.n	8003f3e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d133      	bne.n	8003ec6 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8003e5e:	4b3c      	ldr	r3, [pc, #240]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e6a:	d169      	bne.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003e6c:	4b38      	ldr	r3, [pc, #224]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d063      	beq.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003e78:	4b35      	ldr	r3, [pc, #212]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e7a:	68db      	ldr	r3, [r3, #12]
 8003e7c:	091b      	lsrs	r3, r3, #4
 8003e7e:	f003 0307 	and.w	r3, r3, #7
 8003e82:	3301      	adds	r3, #1
 8003e84:	693a      	ldr	r2, [r7, #16]
 8003e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8003e8c:	4b30      	ldr	r3, [pc, #192]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	0a1b      	lsrs	r3, r3, #8
 8003e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e96:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d10a      	bne.n	8003eb4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8003e9e:	4b2c      	ldr	r3, [pc, #176]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ea0:	691b      	ldr	r3, [r3, #16]
 8003ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d002      	beq.n	8003eb0 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 8003eaa:	2311      	movs	r3, #17
 8003eac:	617b      	str	r3, [r7, #20]
 8003eae:	e001      	b.n	8003eb4 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8003eb0:	2307      	movs	r3, #7
 8003eb2:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	fb03 f202 	mul.w	r2, r3, r2
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec2:	61fb      	str	r3, [r7, #28]
 8003ec4:	e03c      	b.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ecc:	d003      	beq.n	8003ed6 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ed4:	d134      	bne.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 8003ed6:	4b1e      	ldr	r3, [pc, #120]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ede:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ee2:	d12d      	bne.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8003ee4:	4b1a      	ldr	r3, [pc, #104]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ee6:	695b      	ldr	r3, [r3, #20]
 8003ee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d027      	beq.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003ef0:	4b17      	ldr	r3, [pc, #92]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	091b      	lsrs	r3, r3, #4
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	3301      	adds	r3, #1
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f02:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8003f04:	4b12      	ldr	r3, [pc, #72]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	0a1b      	lsrs	r3, r3, #8
 8003f0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f0e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d10a      	bne.n	8003f2c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8003f16:	4b0e      	ldr	r3, [pc, #56]	; (8003f50 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 8003f22:	2311      	movs	r3, #17
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	e001      	b.n	8003f2c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 8003f28:	2307      	movs	r3, #7
 8003f2a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	68fa      	ldr	r2, [r7, #12]
 8003f30:	fb03 f202 	mul.w	r2, r3, r2
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3a:	61fb      	str	r3, [r7, #28]
 8003f3c:	e000      	b.n	8003f40 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8003f3e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8003f40:	69fb      	ldr	r3, [r7, #28]
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3724      	adds	r7, #36	; 0x24
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr
 8003f4e:	bf00      	nop
 8003f50:	40021000 	.word	0x40021000
 8003f54:	001fff68 	.word	0x001fff68

08003f58 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b086      	sub	sp, #24
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	607a      	str	r2, [r7, #4]
 8003f64:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d904      	bls.n	8003f76 <HAL_SAI_InitProtocol+0x1e>
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	3b03      	subs	r3, #3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d812      	bhi.n	8003f9a <HAL_SAI_InitProtocol+0x42>
 8003f74:	e008      	b.n	8003f88 <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	68b9      	ldr	r1, [r7, #8]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 fa2b 	bl	80043d8 <SAI_InitI2S>
 8003f82:	4603      	mov	r3, r0
 8003f84:	75fb      	strb	r3, [r7, #23]
      break;
 8003f86:	e00b      	b.n	8003fa0 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	68f8      	ldr	r0, [r7, #12]
 8003f90:	f000 fad4 	bl	800453c <SAI_InitPCM>
 8003f94:	4603      	mov	r3, r0
 8003f96:	75fb      	strb	r3, [r7, #23]
      break;
 8003f98:	e002      	b.n	8003fa0 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f9e:	bf00      	nop
  }

  if (status == HAL_OK)
 8003fa0:	7dfb      	ldrb	r3, [r7, #23]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d104      	bne.n	8003fb0 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 f808 	bl	8003fbc <HAL_SAI_Init>
 8003fac:	4603      	mov	r3, r0
 8003fae:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3718      	adds	r7, #24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b088      	sub	sp, #32
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e155      	b.n	800427a <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d106      	bne.n	8003fe8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f7fc fe28 	bl	8000c38 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 fb61 	bl	80046b0 <SAI_Disable>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e140      	b.n	800427a <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	68db      	ldr	r3, [r3, #12]
 8004004:	2b02      	cmp	r3, #2
 8004006:	d00c      	beq.n	8004022 <HAL_SAI_Init+0x66>
 8004008:	2b02      	cmp	r3, #2
 800400a:	d80d      	bhi.n	8004028 <HAL_SAI_Init+0x6c>
 800400c:	2b00      	cmp	r3, #0
 800400e:	d002      	beq.n	8004016 <HAL_SAI_Init+0x5a>
 8004010:	2b01      	cmp	r3, #1
 8004012:	d003      	beq.n	800401c <HAL_SAI_Init+0x60>
 8004014:	e008      	b.n	8004028 <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
      break;
 800401a:	e008      	b.n	800402e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800401c:	2310      	movs	r3, #16
 800401e:	61fb      	str	r3, [r7, #28]
      break;
 8004020:	e005      	b.n	800402e <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004022:	2320      	movs	r3, #32
 8004024:	61fb      	str	r3, [r7, #28]
      break;
 8004026:	e002      	b.n	800402e <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 8004028:	2300      	movs	r3, #0
 800402a:	61fb      	str	r3, [r7, #28]
      break;
 800402c:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	2b03      	cmp	r3, #3
 8004034:	d81d      	bhi.n	8004072 <HAL_SAI_Init+0xb6>
 8004036:	a201      	add	r2, pc, #4	; (adr r2, 800403c <HAL_SAI_Init+0x80>)
 8004038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403c:	0800404d 	.word	0x0800404d
 8004040:	08004053 	.word	0x08004053
 8004044:	0800405b 	.word	0x0800405b
 8004048:	08004063 	.word	0x08004063
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800404c:	2300      	movs	r3, #0
 800404e:	617b      	str	r3, [r7, #20]
      break;
 8004050:	e012      	b.n	8004078 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004056:	617b      	str	r3, [r7, #20]
      break;
 8004058:	e00e      	b.n	8004078 <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800405a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800405e:	617b      	str	r3, [r7, #20]
      break;
 8004060:	e00a      	b.n	8004078 <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004062:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004066:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	61fb      	str	r3, [r7, #28]
      break;
 8004070:	e002      	b.n	8004078 <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]
      break;
 8004076:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a81      	ldr	r2, [pc, #516]	; (8004284 <HAL_SAI_Init+0x2c8>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d004      	beq.n	800408c <HAL_SAI_Init+0xd0>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a80      	ldr	r2, [pc, #512]	; (8004288 <HAL_SAI_Init+0x2cc>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d103      	bne.n	8004094 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 800408c:	4a7f      	ldr	r2, [pc, #508]	; (800428c <HAL_SAI_Init+0x2d0>)
 800408e:	69fb      	ldr	r3, [r7, #28]
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e002      	b.n	800409a <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004094:	4a7e      	ldr	r2, [pc, #504]	; (8004290 <HAL_SAI_Init+0x2d4>)
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	69db      	ldr	r3, [r3, #28]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d041      	beq.n	8004126 <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a77      	ldr	r2, [pc, #476]	; (8004284 <HAL_SAI_Init+0x2c8>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d004      	beq.n	80040b6 <HAL_SAI_Init+0xfa>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a75      	ldr	r2, [pc, #468]	; (8004288 <HAL_SAI_Init+0x2cc>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d105      	bne.n	80040c2 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 80040b6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80040ba:	f7fe ff0d 	bl	8002ed8 <HAL_RCCEx_GetPeriphCLKFreq>
 80040be:	6138      	str	r0, [r7, #16]
 80040c0:	e004      	b.n	80040cc <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 80040c2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80040c6:	f7fe ff07 	bl	8002ed8 <HAL_RCCEx_GetPeriphCLKFreq>
 80040ca:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	4613      	mov	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	461a      	mov	r2, r3
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	025b      	lsls	r3, r3, #9
 80040de:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e2:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	4a6b      	ldr	r2, [pc, #428]	; (8004294 <HAL_SAI_Init+0x2d8>)
 80040e8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ec:	08da      	lsrs	r2, r3, #3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80040f2:	68f9      	ldr	r1, [r7, #12]
 80040f4:	4b67      	ldr	r3, [pc, #412]	; (8004294 <HAL_SAI_Init+0x2d8>)
 80040f6:	fba3 2301 	umull	r2, r3, r3, r1
 80040fa:	08da      	lsrs	r2, r3, #3
 80040fc:	4613      	mov	r3, r2
 80040fe:	009b      	lsls	r3, r3, #2
 8004100:	4413      	add	r3, r2
 8004102:	005b      	lsls	r3, r3, #1
 8004104:	1aca      	subs	r2, r1, r3
 8004106:	2a08      	cmp	r2, #8
 8004108:	d904      	bls.n	8004114 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004118:	2b04      	cmp	r3, #4
 800411a:	d104      	bne.n	8004126 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a1b      	ldr	r3, [r3, #32]
 8004120:	085a      	lsrs	r2, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_SAI_Init+0x17a>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b02      	cmp	r3, #2
 8004134:	d109      	bne.n	800414a <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800413a:	2b01      	cmp	r3, #1
 800413c:	d101      	bne.n	8004142 <HAL_SAI_Init+0x186>
 800413e:	2300      	movs	r3, #0
 8004140:	e001      	b.n	8004146 <HAL_SAI_Init+0x18a>
 8004142:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004146:	61bb      	str	r3, [r7, #24]
 8004148:	e008      	b.n	800415c <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800414e:	2b01      	cmp	r3, #1
 8004150:	d102      	bne.n	8004158 <HAL_SAI_Init+0x19c>
 8004152:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004156:	e000      	b.n	800415a <HAL_SAI_Init+0x19e>
 8004158:	2300      	movs	r3, #0
 800415a:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	6819      	ldr	r1, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681a      	ldr	r2, [r3, #0]
 8004166:	4b4c      	ldr	r3, [pc, #304]	; (8004298 <HAL_SAI_Init+0x2dc>)
 8004168:	400b      	ands	r3, r1
 800416a:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6819      	ldr	r1, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417a:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004180:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004186:	431a      	orrs	r2, r3
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8004194:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80041a0:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	051b      	lsls	r3, r3, #20
 80041a8:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80041c0:	f023 030f 	bic.w	r3, r3, #15
 80041c4:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6859      	ldr	r1, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	699a      	ldr	r2, [r3, #24]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d4:	431a      	orrs	r2, r3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041da:	431a      	orrs	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	430a      	orrs	r2, r1
 80041e2:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	6899      	ldr	r1, [r3, #8]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	4b2b      	ldr	r3, [pc, #172]	; (800429c <HAL_SAI_Init+0x2e0>)
 80041f0:	400b      	ands	r3, r1
 80041f2:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	6899      	ldr	r1, [r3, #8]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004204:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800420a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8004210:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004216:	3b01      	subs	r3, #1
 8004218:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800421a:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	430a      	orrs	r2, r1
 8004222:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	68d9      	ldr	r1, [r3, #12]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004232:	400b      	ands	r3, r1
 8004234:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68d9      	ldr	r1, [r3, #12]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004244:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800424a:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800424c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004252:	3b01      	subs	r3, #1
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	430a      	orrs	r2, r1
 800425e:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004278:	2300      	movs	r3, #0
}
 800427a:	4618      	mov	r0, r3
 800427c:	3720      	adds	r7, #32
 800427e:	46bd      	mov	sp, r7
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	40015404 	.word	0x40015404
 8004288:	40015424 	.word	0x40015424
 800428c:	40015400 	.word	0x40015400
 8004290:	40015800 	.word	0x40015800
 8004294:	cccccccd 	.word	0xcccccccd
 8004298:	ff05c010 	.word	0xff05c010
 800429c:	fff88000 	.word	0xfff88000

080042a0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	4613      	mov	r3, r2
 80042ac:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d002      	beq.n	80042ba <HAL_SAI_Receive_DMA+0x1a>
 80042b4:	88fb      	ldrh	r3, [r7, #6]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d101      	bne.n	80042be <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e074      	b.n	80043a8 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d16d      	bne.n	80043a6 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d101      	bne.n	80042d8 <HAL_SAI_Receive_DMA+0x38>
 80042d4:	2302      	movs	r3, #2
 80042d6:	e067      	b.n	80043a8 <HAL_SAI_Receive_DMA+0x108>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	88fa      	ldrh	r2, [r7, #6]
 80042ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	88fa      	ldrh	r2, [r7, #6]
 80042f2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2222      	movs	r2, #34	; 0x22
 8004302:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800430a:	4a29      	ldr	r2, [pc, #164]	; (80043b0 <HAL_SAI_Receive_DMA+0x110>)
 800430c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004312:	4a28      	ldr	r2, [pc, #160]	; (80043b4 <HAL_SAI_Receive_DMA+0x114>)
 8004314:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431a:	4a27      	ldr	r2, [pc, #156]	; (80043b8 <HAL_SAI_Receive_DMA+0x118>)
 800431c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004322:	2200      	movs	r2, #0
 8004324:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	331c      	adds	r3, #28
 8004330:	4619      	mov	r1, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004336:	461a      	mov	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800433e:	f7fd f96b 	bl	8001618 <HAL_DMA_Start_IT>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d005      	beq.n	8004354 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e029      	b.n	80043a8 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004354:	2100      	movs	r1, #0
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 f972 	bl	8004640 <SAI_InterruptFlag>
 800435c:	4601      	mov	r1, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	691a      	ldr	r2, [r3, #16]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800437a:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d107      	bne.n	800439a <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004398:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80043a2:	2300      	movs	r3, #0
 80043a4:	e000      	b.n	80043a8 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 80043a6:	2302      	movs	r3, #2
  }
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	3710      	adds	r7, #16
 80043ac:	46bd      	mov	sp, r7
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	08004783 	.word	0x08004783
 80043b4:	08004725 	.word	0x08004725
 80043b8:	0800479f 	.word	0x0800479f

080043bc <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
	...

080043d8 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 80043d8:	b480      	push	{r7}
 80043da:	b087      	sub	sp, #28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
 80043e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043e6:	2300      	movs	r3, #0
 80043e8:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	639a      	str	r2, [r3, #56]	; 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <SAI_InitI2S+0x2e>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	2b02      	cmp	r3, #2
 8004404:	d103      	bne.n	800440e <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	63da      	str	r2, [r3, #60]	; 0x3c
 800440c:	e002      	b.n	8004414 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2201      	movs	r2, #1
 8004412:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800441a:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004422:	661a      	str	r2, [r3, #96]	; 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2200      	movs	r2, #0
 8004428:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d001      	beq.n	800443e <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e077      	b.n	800452e <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d107      	bne.n	8004454 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8004450:	651a      	str	r2, [r3, #80]	; 0x50
 8004452:	e006      	b.n	8004462 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800445a:	64da      	str	r2, [r3, #76]	; 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2200      	movs	r2, #0
 8004460:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Frame definition */
  switch (datasize)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b03      	cmp	r3, #3
 8004466:	d84f      	bhi.n	8004508 <SAI_InitI2S+0x130>
 8004468:	a201      	add	r2, pc, #4	; (adr r2, 8004470 <SAI_InitI2S+0x98>)
 800446a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446e:	bf00      	nop
 8004470:	08004481 	.word	0x08004481
 8004474:	080044a3 	.word	0x080044a3
 8004478:	080044c5 	.word	0x080044c5
 800447c:	080044e7 	.word	0x080044e7
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2280      	movs	r2, #128	; 0x80
 8004484:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	085b      	lsrs	r3, r3, #1
 800448a:	015a      	lsls	r2, r3, #5
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	085b      	lsrs	r3, r3, #1
 8004494:	011a      	lsls	r2, r3, #4
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2240      	movs	r2, #64	; 0x40
 800449e:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 80044a0:	e035      	b.n	800450e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2280      	movs	r2, #128	; 0x80
 80044a6:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	085b      	lsrs	r3, r3, #1
 80044ac:	019a      	lsls	r2, r3, #6
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	085b      	lsrs	r3, r3, #1
 80044b6:	015a      	lsls	r2, r3, #5
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2280      	movs	r2, #128	; 0x80
 80044c0:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 80044c2:	e024      	b.n	800450e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	22c0      	movs	r2, #192	; 0xc0
 80044c8:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	085b      	lsrs	r3, r3, #1
 80044ce:	019a      	lsls	r2, r3, #6
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	085b      	lsrs	r3, r3, #1
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2280      	movs	r2, #128	; 0x80
 80044e2:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 80044e4:	e013      	b.n	800450e <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	22e0      	movs	r2, #224	; 0xe0
 80044ea:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	085b      	lsrs	r3, r3, #1
 80044f0:	019a      	lsls	r2, r3, #6
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	085b      	lsrs	r3, r3, #1
 80044fa:	015a      	lsls	r2, r3, #5
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	645a      	str	r2, [r3, #68]	; 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2280      	movs	r2, #128	; 0x80
 8004504:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8004506:	e002      	b.n	800450e <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	75fb      	strb	r3, [r7, #23]
      break;
 800450c:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	2b02      	cmp	r3, #2
 8004512:	d10b      	bne.n	800452c <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2b01      	cmp	r3, #1
 8004518:	d102      	bne.n	8004520 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2210      	movs	r2, #16
 800451e:	655a      	str	r2, [r3, #84]	; 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2b02      	cmp	r3, #2
 8004524:	d102      	bne.n	800452c <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2208      	movs	r2, #8
 800452a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  return status;
 800452c:	7dfb      	ldrb	r3, [r7, #23]
}
 800452e:	4618      	mov	r0, r3
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop

0800453c <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	60f8      	str	r0, [r7, #12]
 8004544:	60b9      	str	r1, [r7, #8]
 8004546:	607a      	str	r2, [r7, #4]
 8004548:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800454a:	2300      	movs	r3, #0
 800454c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	631a      	str	r2, [r3, #48]	; 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2200      	movs	r2, #0
 8004558:	639a      	str	r2, [r3, #56]	; 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d003      	beq.n	800456a <SAI_InitPCM+0x2e>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	2b02      	cmp	r3, #2
 8004568:	d103      	bne.n	8004572 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2201      	movs	r2, #1
 800456e:	63da      	str	r2, [r3, #60]	; 0x3c
 8004570:	e002      	b.n	8004578 <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2200      	movs	r2, #0
 800457c:	649a      	str	r2, [r3, #72]	; 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004584:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800458c:	651a      	str	r2, [r3, #80]	; 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	655a      	str	r2, [r3, #84]	; 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045a0:	661a      	str	r2, [r3, #96]	; 0x60

  if (protocol == SAI_PCM_SHORT)
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	2b04      	cmp	r3, #4
 80045a6:	d103      	bne.n	80045b0 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2201      	movs	r2, #1
 80045ac:	645a      	str	r2, [r3, #68]	; 0x44
 80045ae:	e002      	b.n	80045b6 <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	220d      	movs	r2, #13
 80045b4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  switch (datasize)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2b03      	cmp	r3, #3
 80045ba:	d837      	bhi.n	800462c <SAI_InitPCM+0xf0>
 80045bc:	a201      	add	r2, pc, #4	; (adr r2, 80045c4 <SAI_InitPCM+0x88>)
 80045be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c2:	bf00      	nop
 80045c4:	080045d5 	.word	0x080045d5
 80045c8:	080045eb 	.word	0x080045eb
 80045cc:	08004601 	.word	0x08004601
 80045d0:	08004617 	.word	0x08004617
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2280      	movs	r2, #128	; 0x80
 80045d8:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	011a      	lsls	r2, r3, #4
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2240      	movs	r2, #64	; 0x40
 80045e6:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 80045e8:	e023      	b.n	8004632 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2280      	movs	r2, #128	; 0x80
 80045ee:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	015a      	lsls	r2, r3, #5
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2280      	movs	r2, #128	; 0x80
 80045fc:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 80045fe:	e018      	b.n	8004632 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	22c0      	movs	r2, #192	; 0xc0
 8004604:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	015a      	lsls	r2, r3, #5
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2280      	movs	r2, #128	; 0x80
 8004612:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 8004614:	e00d      	b.n	8004632 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	22e0      	movs	r2, #224	; 0xe0
 800461a:	635a      	str	r2, [r3, #52]	; 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	015a      	lsls	r2, r3, #5
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	641a      	str	r2, [r3, #64]	; 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2280      	movs	r2, #128	; 0x80
 8004628:	659a      	str	r2, [r3, #88]	; 0x58
      break;
 800462a:	e002      	b.n	8004632 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	75fb      	strb	r3, [r7, #23]
      break;
 8004630:	bf00      	nop
  }

  return status;
 8004632:	7dfb      	ldrb	r3, [r7, #23]
}
 8004634:	4618      	mov	r0, r3
 8004636:	371c      	adds	r7, #28
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	460b      	mov	r3, r1
 800464a:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800464c:	2301      	movs	r3, #1
 800464e:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8004650:	78fb      	ldrb	r3, [r7, #3]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d103      	bne.n	800465e <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	f043 0308 	orr.w	r3, r3, #8
 800465c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004662:	2b08      	cmp	r3, #8
 8004664:	d10b      	bne.n	800467e <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800466a:	2b03      	cmp	r3, #3
 800466c:	d003      	beq.n	8004676 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d103      	bne.n	800467e <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f043 0310 	orr.w	r3, r3, #16
 800467c:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2b03      	cmp	r3, #3
 8004684:	d003      	beq.n	800468e <SAI_InterruptFlag+0x4e>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d104      	bne.n	8004698 <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004694:	60fb      	str	r3, [r7, #12]
 8004696:	e003      	b.n	80046a0 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f043 0304 	orr.w	r3, r3, #4
 800469e:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80046a0:	68fb      	ldr	r3, [r7, #12]
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
	...

080046b0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80046b8:	4b18      	ldr	r3, [pc, #96]	; (800471c <SAI_Disable+0x6c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a18      	ldr	r2, [pc, #96]	; (8004720 <SAI_Disable+0x70>)
 80046be:	fba2 2303 	umull	r2, r3, r2, r3
 80046c2:	0b1b      	lsrs	r3, r3, #12
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80046c8:	2300      	movs	r3, #0
 80046ca:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046da:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10a      	bne.n	80046f8 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046e8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	72fb      	strb	r3, [r7, #11]
      break;
 80046f6:	e009      	b.n	800470c <SAI_Disable+0x5c>
    }
    count--;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1e7      	bne.n	80046dc <SAI_Disable+0x2c>

  return status;
 800470c:	7afb      	ldrb	r3, [r7, #11]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	20000000 	.word	0x20000000
 8004720:	95cbec1b 	.word	0x95cbec1b

08004724 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004730:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	69db      	ldr	r3, [r3, #28]
 8004736:	2b20      	cmp	r3, #32
 8004738:	d01c      	beq.n	8004774 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004748:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2200      	movs	r2, #0
 800474e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8004752:	2100      	movs	r1, #0
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f7ff ff73 	bl	8004640 <SAI_InterruptFlag>
 800475a:	4603      	mov	r3, r0
 800475c:	43d9      	mvns	r1, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	691a      	ldr	r2, [r3, #16]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	400a      	ands	r2, r1
 800476a:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2201      	movs	r2, #1
 8004770:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f7fb ff01 	bl	800057c <HAL_SAI_RxCpltCallback>
#endif
}
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b084      	sub	sp, #16
 8004786:	af00      	add	r7, sp, #0
 8004788:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478e:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f7fb ff0b 	bl	80005ac <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8004796:	bf00      	nop
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b084      	sub	sp, #16
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047b2:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80047ca:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f7ff ff6f 	bl	80046b0 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f7fb ff56 	bl	8000694 <HAL_SAI_ErrorCallback>
#endif
}
 80047e8:	bf00      	nop
 80047ea:	3710      	adds	r7, #16
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}

080047f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b082      	sub	sp, #8
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e040      	b.n	8004884 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004806:	2b00      	cmp	r3, #0
 8004808:	d106      	bne.n	8004818 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7fc f9b4 	bl	8000b80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2224      	movs	r2, #36	; 0x24
 800481c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f022 0201 	bic.w	r2, r2, #1
 800482c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004832:	2b00      	cmp	r3, #0
 8004834:	d002      	beq.n	800483c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 fb6a 	bl	8004f10 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800483c:	6878      	ldr	r0, [r7, #4]
 800483e:	f000 f8af 	bl	80049a0 <UART_SetConfig>
 8004842:	4603      	mov	r3, r0
 8004844:	2b01      	cmp	r3, #1
 8004846:	d101      	bne.n	800484c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e01b      	b.n	8004884 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	685a      	ldr	r2, [r3, #4]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800485a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689a      	ldr	r2, [r3, #8]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800486a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0201 	orr.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 fbe9 	bl	8005054 <UART_CheckIdleState>
 8004882:	4603      	mov	r3, r0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	; 0x28
 8004890:	af02      	add	r7, sp, #8
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	603b      	str	r3, [r7, #0]
 8004898:	4613      	mov	r3, r2
 800489a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80048a0:	2b20      	cmp	r3, #32
 80048a2:	d178      	bne.n	8004996 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <HAL_UART_Transmit+0x24>
 80048aa:	88fb      	ldrh	r3, [r7, #6]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d101      	bne.n	80048b4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e071      	b.n	8004998 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2221      	movs	r2, #33	; 0x21
 80048c0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048c2:	f7fc fb67 	bl	8000f94 <HAL_GetTick>
 80048c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	88fa      	ldrh	r2, [r7, #6]
 80048cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	88fa      	ldrh	r2, [r7, #6]
 80048d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048e0:	d108      	bne.n	80048f4 <HAL_UART_Transmit+0x68>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	691b      	ldr	r3, [r3, #16]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d104      	bne.n	80048f4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	61bb      	str	r3, [r7, #24]
 80048f2:	e003      	b.n	80048fc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048fc:	e030      	b.n	8004960 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	9300      	str	r3, [sp, #0]
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	2200      	movs	r2, #0
 8004906:	2180      	movs	r1, #128	; 0x80
 8004908:	68f8      	ldr	r0, [r7, #12]
 800490a:	f000 fc4b 	bl	80051a4 <UART_WaitOnFlagUntilTimeout>
 800490e:	4603      	mov	r3, r0
 8004910:	2b00      	cmp	r3, #0
 8004912:	d004      	beq.n	800491e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2220      	movs	r2, #32
 8004918:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e03c      	b.n	8004998 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10b      	bne.n	800493c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	881a      	ldrh	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004930:	b292      	uxth	r2, r2
 8004932:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	3302      	adds	r3, #2
 8004938:	61bb      	str	r3, [r7, #24]
 800493a:	e008      	b.n	800494e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800493c:	69fb      	ldr	r3, [r7, #28]
 800493e:	781a      	ldrb	r2, [r3, #0]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	b292      	uxth	r2, r2
 8004946:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004948:	69fb      	ldr	r3, [r7, #28]
 800494a:	3301      	adds	r3, #1
 800494c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004954:	b29b      	uxth	r3, r3
 8004956:	3b01      	subs	r3, #1
 8004958:	b29a      	uxth	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004966:	b29b      	uxth	r3, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	d1c8      	bne.n	80048fe <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	2200      	movs	r2, #0
 8004974:	2140      	movs	r1, #64	; 0x40
 8004976:	68f8      	ldr	r0, [r7, #12]
 8004978:	f000 fc14 	bl	80051a4 <UART_WaitOnFlagUntilTimeout>
 800497c:	4603      	mov	r3, r0
 800497e:	2b00      	cmp	r3, #0
 8004980:	d004      	beq.n	800498c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2220      	movs	r2, #32
 8004986:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e005      	b.n	8004998 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2220      	movs	r2, #32
 8004990:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	e000      	b.n	8004998 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004996:	2302      	movs	r3, #2
  }
}
 8004998:	4618      	mov	r0, r3
 800499a:	3720      	adds	r7, #32
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049a4:	b08a      	sub	sp, #40	; 0x28
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049aa:	2300      	movs	r3, #0
 80049ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	689a      	ldr	r2, [r3, #8]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	431a      	orrs	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	695b      	ldr	r3, [r3, #20]
 80049be:	431a      	orrs	r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	69db      	ldr	r3, [r3, #28]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	4ba4      	ldr	r3, [pc, #656]	; (8004c60 <UART_SetConfig+0x2c0>)
 80049d0:	4013      	ands	r3, r2
 80049d2:	68fa      	ldr	r2, [r7, #12]
 80049d4:	6812      	ldr	r2, [r2, #0]
 80049d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049d8:	430b      	orrs	r3, r1
 80049da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	430a      	orrs	r2, r1
 80049f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a99      	ldr	r2, [pc, #612]	; (8004c64 <UART_SetConfig+0x2c4>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d004      	beq.n	8004a0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a90      	ldr	r2, [pc, #576]	; (8004c68 <UART_SetConfig+0x2c8>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d126      	bne.n	8004a78 <UART_SetConfig+0xd8>
 8004a2a:	4b90      	ldr	r3, [pc, #576]	; (8004c6c <UART_SetConfig+0x2cc>)
 8004a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a30:	f003 0303 	and.w	r3, r3, #3
 8004a34:	2b03      	cmp	r3, #3
 8004a36:	d81b      	bhi.n	8004a70 <UART_SetConfig+0xd0>
 8004a38:	a201      	add	r2, pc, #4	; (adr r2, 8004a40 <UART_SetConfig+0xa0>)
 8004a3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a3e:	bf00      	nop
 8004a40:	08004a51 	.word	0x08004a51
 8004a44:	08004a61 	.word	0x08004a61
 8004a48:	08004a59 	.word	0x08004a59
 8004a4c:	08004a69 	.word	0x08004a69
 8004a50:	2301      	movs	r3, #1
 8004a52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a56:	e116      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004a58:	2302      	movs	r3, #2
 8004a5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a5e:	e112      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004a60:	2304      	movs	r3, #4
 8004a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a66:	e10e      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004a68:	2308      	movs	r3, #8
 8004a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a6e:	e10a      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004a70:	2310      	movs	r3, #16
 8004a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a76:	e106      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a7c      	ldr	r2, [pc, #496]	; (8004c70 <UART_SetConfig+0x2d0>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d138      	bne.n	8004af4 <UART_SetConfig+0x154>
 8004a82:	4b7a      	ldr	r3, [pc, #488]	; (8004c6c <UART_SetConfig+0x2cc>)
 8004a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a88:	f003 030c 	and.w	r3, r3, #12
 8004a8c:	2b0c      	cmp	r3, #12
 8004a8e:	d82d      	bhi.n	8004aec <UART_SetConfig+0x14c>
 8004a90:	a201      	add	r2, pc, #4	; (adr r2, 8004a98 <UART_SetConfig+0xf8>)
 8004a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a96:	bf00      	nop
 8004a98:	08004acd 	.word	0x08004acd
 8004a9c:	08004aed 	.word	0x08004aed
 8004aa0:	08004aed 	.word	0x08004aed
 8004aa4:	08004aed 	.word	0x08004aed
 8004aa8:	08004add 	.word	0x08004add
 8004aac:	08004aed 	.word	0x08004aed
 8004ab0:	08004aed 	.word	0x08004aed
 8004ab4:	08004aed 	.word	0x08004aed
 8004ab8:	08004ad5 	.word	0x08004ad5
 8004abc:	08004aed 	.word	0x08004aed
 8004ac0:	08004aed 	.word	0x08004aed
 8004ac4:	08004aed 	.word	0x08004aed
 8004ac8:	08004ae5 	.word	0x08004ae5
 8004acc:	2300      	movs	r3, #0
 8004ace:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ad2:	e0d8      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ada:	e0d4      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004adc:	2304      	movs	r3, #4
 8004ade:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ae2:	e0d0      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004ae4:	2308      	movs	r3, #8
 8004ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aea:	e0cc      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004aec:	2310      	movs	r3, #16
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004af2:	e0c8      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a5e      	ldr	r2, [pc, #376]	; (8004c74 <UART_SetConfig+0x2d4>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d125      	bne.n	8004b4a <UART_SetConfig+0x1aa>
 8004afe:	4b5b      	ldr	r3, [pc, #364]	; (8004c6c <UART_SetConfig+0x2cc>)
 8004b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b04:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004b08:	2b30      	cmp	r3, #48	; 0x30
 8004b0a:	d016      	beq.n	8004b3a <UART_SetConfig+0x19a>
 8004b0c:	2b30      	cmp	r3, #48	; 0x30
 8004b0e:	d818      	bhi.n	8004b42 <UART_SetConfig+0x1a2>
 8004b10:	2b20      	cmp	r3, #32
 8004b12:	d00a      	beq.n	8004b2a <UART_SetConfig+0x18a>
 8004b14:	2b20      	cmp	r3, #32
 8004b16:	d814      	bhi.n	8004b42 <UART_SetConfig+0x1a2>
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d002      	beq.n	8004b22 <UART_SetConfig+0x182>
 8004b1c:	2b10      	cmp	r3, #16
 8004b1e:	d008      	beq.n	8004b32 <UART_SetConfig+0x192>
 8004b20:	e00f      	b.n	8004b42 <UART_SetConfig+0x1a2>
 8004b22:	2300      	movs	r3, #0
 8004b24:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b28:	e0ad      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b30:	e0a9      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b32:	2304      	movs	r3, #4
 8004b34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b38:	e0a5      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b3a:	2308      	movs	r3, #8
 8004b3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b40:	e0a1      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b42:	2310      	movs	r3, #16
 8004b44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b48:	e09d      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a4a      	ldr	r2, [pc, #296]	; (8004c78 <UART_SetConfig+0x2d8>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d125      	bne.n	8004ba0 <UART_SetConfig+0x200>
 8004b54:	4b45      	ldr	r3, [pc, #276]	; (8004c6c <UART_SetConfig+0x2cc>)
 8004b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004b5e:	2bc0      	cmp	r3, #192	; 0xc0
 8004b60:	d016      	beq.n	8004b90 <UART_SetConfig+0x1f0>
 8004b62:	2bc0      	cmp	r3, #192	; 0xc0
 8004b64:	d818      	bhi.n	8004b98 <UART_SetConfig+0x1f8>
 8004b66:	2b80      	cmp	r3, #128	; 0x80
 8004b68:	d00a      	beq.n	8004b80 <UART_SetConfig+0x1e0>
 8004b6a:	2b80      	cmp	r3, #128	; 0x80
 8004b6c:	d814      	bhi.n	8004b98 <UART_SetConfig+0x1f8>
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d002      	beq.n	8004b78 <UART_SetConfig+0x1d8>
 8004b72:	2b40      	cmp	r3, #64	; 0x40
 8004b74:	d008      	beq.n	8004b88 <UART_SetConfig+0x1e8>
 8004b76:	e00f      	b.n	8004b98 <UART_SetConfig+0x1f8>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b7e:	e082      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b80:	2302      	movs	r3, #2
 8004b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b86:	e07e      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b88:	2304      	movs	r3, #4
 8004b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b8e:	e07a      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b90:	2308      	movs	r3, #8
 8004b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b96:	e076      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004b98:	2310      	movs	r3, #16
 8004b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b9e:	e072      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a35      	ldr	r2, [pc, #212]	; (8004c7c <UART_SetConfig+0x2dc>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d12a      	bne.n	8004c00 <UART_SetConfig+0x260>
 8004baa:	4b30      	ldr	r3, [pc, #192]	; (8004c6c <UART_SetConfig+0x2cc>)
 8004bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004bb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bb8:	d01a      	beq.n	8004bf0 <UART_SetConfig+0x250>
 8004bba:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bbe:	d81b      	bhi.n	8004bf8 <UART_SetConfig+0x258>
 8004bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bc4:	d00c      	beq.n	8004be0 <UART_SetConfig+0x240>
 8004bc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bca:	d815      	bhi.n	8004bf8 <UART_SetConfig+0x258>
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d003      	beq.n	8004bd8 <UART_SetConfig+0x238>
 8004bd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bd4:	d008      	beq.n	8004be8 <UART_SetConfig+0x248>
 8004bd6:	e00f      	b.n	8004bf8 <UART_SetConfig+0x258>
 8004bd8:	2300      	movs	r3, #0
 8004bda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bde:	e052      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004be0:	2302      	movs	r3, #2
 8004be2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004be6:	e04e      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004be8:	2304      	movs	r3, #4
 8004bea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bee:	e04a      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004bf0:	2308      	movs	r3, #8
 8004bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bf6:	e046      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bfe:	e042      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a17      	ldr	r2, [pc, #92]	; (8004c64 <UART_SetConfig+0x2c4>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d13a      	bne.n	8004c80 <UART_SetConfig+0x2e0>
 8004c0a:	4b18      	ldr	r3, [pc, #96]	; (8004c6c <UART_SetConfig+0x2cc>)
 8004c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c10:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004c14:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004c18:	d01a      	beq.n	8004c50 <UART_SetConfig+0x2b0>
 8004c1a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004c1e:	d81b      	bhi.n	8004c58 <UART_SetConfig+0x2b8>
 8004c20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c24:	d00c      	beq.n	8004c40 <UART_SetConfig+0x2a0>
 8004c26:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c2a:	d815      	bhi.n	8004c58 <UART_SetConfig+0x2b8>
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d003      	beq.n	8004c38 <UART_SetConfig+0x298>
 8004c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c34:	d008      	beq.n	8004c48 <UART_SetConfig+0x2a8>
 8004c36:	e00f      	b.n	8004c58 <UART_SetConfig+0x2b8>
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c3e:	e022      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004c40:	2302      	movs	r3, #2
 8004c42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c46:	e01e      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004c48:	2304      	movs	r3, #4
 8004c4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c4e:	e01a      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004c50:	2308      	movs	r3, #8
 8004c52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c56:	e016      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004c58:	2310      	movs	r3, #16
 8004c5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004c5e:	e012      	b.n	8004c86 <UART_SetConfig+0x2e6>
 8004c60:	efff69f3 	.word	0xefff69f3
 8004c64:	40008000 	.word	0x40008000
 8004c68:	40013800 	.word	0x40013800
 8004c6c:	40021000 	.word	0x40021000
 8004c70:	40004400 	.word	0x40004400
 8004c74:	40004800 	.word	0x40004800
 8004c78:	40004c00 	.word	0x40004c00
 8004c7c:	40005000 	.word	0x40005000
 8004c80:	2310      	movs	r3, #16
 8004c82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a9f      	ldr	r2, [pc, #636]	; (8004f08 <UART_SetConfig+0x568>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d17a      	bne.n	8004d86 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d824      	bhi.n	8004ce2 <UART_SetConfig+0x342>
 8004c98:	a201      	add	r2, pc, #4	; (adr r2, 8004ca0 <UART_SetConfig+0x300>)
 8004c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9e:	bf00      	nop
 8004ca0:	08004cc5 	.word	0x08004cc5
 8004ca4:	08004ce3 	.word	0x08004ce3
 8004ca8:	08004ccd 	.word	0x08004ccd
 8004cac:	08004ce3 	.word	0x08004ce3
 8004cb0:	08004cd3 	.word	0x08004cd3
 8004cb4:	08004ce3 	.word	0x08004ce3
 8004cb8:	08004ce3 	.word	0x08004ce3
 8004cbc:	08004ce3 	.word	0x08004ce3
 8004cc0:	08004cdb 	.word	0x08004cdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004cc4:	f7fd fd92 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 8004cc8:	61f8      	str	r0, [r7, #28]
        break;
 8004cca:	e010      	b.n	8004cee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ccc:	4b8f      	ldr	r3, [pc, #572]	; (8004f0c <UART_SetConfig+0x56c>)
 8004cce:	61fb      	str	r3, [r7, #28]
        break;
 8004cd0:	e00d      	b.n	8004cee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cd2:	f7fd fcf3 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8004cd6:	61f8      	str	r0, [r7, #28]
        break;
 8004cd8:	e009      	b.n	8004cee <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004cde:	61fb      	str	r3, [r7, #28]
        break;
 8004ce0:	e005      	b.n	8004cee <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004cec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f000 80fb 	beq.w	8004eec <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	005b      	lsls	r3, r3, #1
 8004cfe:	4413      	add	r3, r2
 8004d00:	69fa      	ldr	r2, [r7, #28]
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d305      	bcc.n	8004d12 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004d0c:	69fa      	ldr	r2, [r7, #28]
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d903      	bls.n	8004d1a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004d18:	e0e8      	b.n	8004eec <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	461c      	mov	r4, r3
 8004d20:	4615      	mov	r5, r2
 8004d22:	f04f 0200 	mov.w	r2, #0
 8004d26:	f04f 0300 	mov.w	r3, #0
 8004d2a:	022b      	lsls	r3, r5, #8
 8004d2c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004d30:	0222      	lsls	r2, r4, #8
 8004d32:	68f9      	ldr	r1, [r7, #12]
 8004d34:	6849      	ldr	r1, [r1, #4]
 8004d36:	0849      	lsrs	r1, r1, #1
 8004d38:	2000      	movs	r0, #0
 8004d3a:	4688      	mov	r8, r1
 8004d3c:	4681      	mov	r9, r0
 8004d3e:	eb12 0a08 	adds.w	sl, r2, r8
 8004d42:	eb43 0b09 	adc.w	fp, r3, r9
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	603b      	str	r3, [r7, #0]
 8004d4e:	607a      	str	r2, [r7, #4]
 8004d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d54:	4650      	mov	r0, sl
 8004d56:	4659      	mov	r1, fp
 8004d58:	f7fb fa92 	bl	8000280 <__aeabi_uldivmod>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4613      	mov	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d6a:	d308      	bcc.n	8004d7e <UART_SetConfig+0x3de>
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004d72:	d204      	bcs.n	8004d7e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	60da      	str	r2, [r3, #12]
 8004d7c:	e0b6      	b.n	8004eec <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004d84:	e0b2      	b.n	8004eec <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d8e:	d15e      	bne.n	8004e4e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004d90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004d94:	2b08      	cmp	r3, #8
 8004d96:	d828      	bhi.n	8004dea <UART_SetConfig+0x44a>
 8004d98:	a201      	add	r2, pc, #4	; (adr r2, 8004da0 <UART_SetConfig+0x400>)
 8004d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d9e:	bf00      	nop
 8004da0:	08004dc5 	.word	0x08004dc5
 8004da4:	08004dcd 	.word	0x08004dcd
 8004da8:	08004dd5 	.word	0x08004dd5
 8004dac:	08004deb 	.word	0x08004deb
 8004db0:	08004ddb 	.word	0x08004ddb
 8004db4:	08004deb 	.word	0x08004deb
 8004db8:	08004deb 	.word	0x08004deb
 8004dbc:	08004deb 	.word	0x08004deb
 8004dc0:	08004de3 	.word	0x08004de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dc4:	f7fd fd12 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 8004dc8:	61f8      	str	r0, [r7, #28]
        break;
 8004dca:	e014      	b.n	8004df6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004dcc:	f7fd fd24 	bl	8002818 <HAL_RCC_GetPCLK2Freq>
 8004dd0:	61f8      	str	r0, [r7, #28]
        break;
 8004dd2:	e010      	b.n	8004df6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004dd4:	4b4d      	ldr	r3, [pc, #308]	; (8004f0c <UART_SetConfig+0x56c>)
 8004dd6:	61fb      	str	r3, [r7, #28]
        break;
 8004dd8:	e00d      	b.n	8004df6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dda:	f7fd fc6f 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8004dde:	61f8      	str	r0, [r7, #28]
        break;
 8004de0:	e009      	b.n	8004df6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004de6:	61fb      	str	r3, [r7, #28]
        break;
 8004de8:	e005      	b.n	8004df6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004df4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d077      	beq.n	8004eec <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	005a      	lsls	r2, r3, #1
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	085b      	lsrs	r3, r3, #1
 8004e06:	441a      	add	r2, r3
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e10:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	2b0f      	cmp	r3, #15
 8004e16:	d916      	bls.n	8004e46 <UART_SetConfig+0x4a6>
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e1e:	d212      	bcs.n	8004e46 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e20:	69bb      	ldr	r3, [r7, #24]
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	f023 030f 	bic.w	r3, r3, #15
 8004e28:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	085b      	lsrs	r3, r3, #1
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	f003 0307 	and.w	r3, r3, #7
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	8afb      	ldrh	r3, [r7, #22]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	8afa      	ldrh	r2, [r7, #22]
 8004e42:	60da      	str	r2, [r3, #12]
 8004e44:	e052      	b.n	8004eec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004e4c:	e04e      	b.n	8004eec <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e4e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004e52:	2b08      	cmp	r3, #8
 8004e54:	d827      	bhi.n	8004ea6 <UART_SetConfig+0x506>
 8004e56:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <UART_SetConfig+0x4bc>)
 8004e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5c:	08004e81 	.word	0x08004e81
 8004e60:	08004e89 	.word	0x08004e89
 8004e64:	08004e91 	.word	0x08004e91
 8004e68:	08004ea7 	.word	0x08004ea7
 8004e6c:	08004e97 	.word	0x08004e97
 8004e70:	08004ea7 	.word	0x08004ea7
 8004e74:	08004ea7 	.word	0x08004ea7
 8004e78:	08004ea7 	.word	0x08004ea7
 8004e7c:	08004e9f 	.word	0x08004e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e80:	f7fd fcb4 	bl	80027ec <HAL_RCC_GetPCLK1Freq>
 8004e84:	61f8      	str	r0, [r7, #28]
        break;
 8004e86:	e014      	b.n	8004eb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e88:	f7fd fcc6 	bl	8002818 <HAL_RCC_GetPCLK2Freq>
 8004e8c:	61f8      	str	r0, [r7, #28]
        break;
 8004e8e:	e010      	b.n	8004eb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e90:	4b1e      	ldr	r3, [pc, #120]	; (8004f0c <UART_SetConfig+0x56c>)
 8004e92:	61fb      	str	r3, [r7, #28]
        break;
 8004e94:	e00d      	b.n	8004eb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e96:	f7fd fc11 	bl	80026bc <HAL_RCC_GetSysClockFreq>
 8004e9a:	61f8      	str	r0, [r7, #28]
        break;
 8004e9c:	e009      	b.n	8004eb2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ea2:	61fb      	str	r3, [r7, #28]
        break;
 8004ea4:	e005      	b.n	8004eb2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004eb0:	bf00      	nop
    }

    if (pclk != 0U)
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d019      	beq.n	8004eec <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	085a      	lsrs	r2, r3, #1
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	441a      	add	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eca:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	2b0f      	cmp	r3, #15
 8004ed0:	d909      	bls.n	8004ee6 <UART_SetConfig+0x546>
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ed8:	d205      	bcs.n	8004ee6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	60da      	str	r2, [r3, #12]
 8004ee4:	e002      	b.n	8004eec <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004ef8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3728      	adds	r7, #40	; 0x28
 8004f00:	46bd      	mov	sp, r7
 8004f02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f06:	bf00      	nop
 8004f08:	40008000 	.word	0x40008000
 8004f0c:	00f42400 	.word	0x00f42400

08004f10 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1c:	f003 0308 	and.w	r3, r3, #8
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d00a      	beq.n	8004f3a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3e:	f003 0301 	and.w	r3, r3, #1
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00a      	beq.n	8004f5c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00a      	beq.n	8004f7e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	f003 0304 	and.w	r3, r3, #4
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00a      	beq.n	8004fa0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa4:	f003 0310 	and.w	r3, r3, #16
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d00a      	beq.n	8004fc2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	f003 0320 	and.w	r3, r3, #32
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00a      	beq.n	8004fe4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d01a      	beq.n	8005026 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800500e:	d10a      	bne.n	8005026 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	430a      	orrs	r2, r1
 8005046:	605a      	str	r2, [r3, #4]
  }
}
 8005048:	bf00      	nop
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr

08005054 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b098      	sub	sp, #96	; 0x60
 8005058:	af02      	add	r7, sp, #8
 800505a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005064:	f7fb ff96 	bl	8000f94 <HAL_GetTick>
 8005068:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b08      	cmp	r3, #8
 8005076:	d12e      	bne.n	80050d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005078:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005080:	2200      	movs	r2, #0
 8005082:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f88c 	bl	80051a4 <UART_WaitOnFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d021      	beq.n	80050d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509a:	e853 3f00 	ldrex	r3, [r3]
 800509e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80050a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050a6:	653b      	str	r3, [r7, #80]	; 0x50
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80050b0:	647b      	str	r3, [r7, #68]	; 0x44
 80050b2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80050b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80050b8:	e841 2300 	strex	r3, r2, [r1]
 80050bc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80050be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d1e6      	bne.n	8005092 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2220      	movs	r2, #32
 80050c8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e062      	b.n	800519c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 0304 	and.w	r3, r3, #4
 80050e0:	2b04      	cmp	r3, #4
 80050e2:	d149      	bne.n	8005178 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80050e8:	9300      	str	r3, [sp, #0]
 80050ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050ec:	2200      	movs	r2, #0
 80050ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f856 	bl	80051a4 <UART_WaitOnFlagUntilTimeout>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d03c      	beq.n	8005178 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005106:	e853 3f00 	ldrex	r3, [r3]
 800510a:	623b      	str	r3, [r7, #32]
   return(result);
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005112:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	461a      	mov	r2, r3
 800511a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800511c:	633b      	str	r3, [r7, #48]	; 0x30
 800511e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005120:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005122:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005124:	e841 2300 	strex	r3, r2, [r1]
 8005128:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800512a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800512c:	2b00      	cmp	r3, #0
 800512e:	d1e6      	bne.n	80050fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	3308      	adds	r3, #8
 8005136:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	e853 3f00 	ldrex	r3, [r3]
 800513e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f023 0301 	bic.w	r3, r3, #1
 8005146:	64bb      	str	r3, [r7, #72]	; 0x48
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	3308      	adds	r3, #8
 800514e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005150:	61fa      	str	r2, [r7, #28]
 8005152:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005154:	69b9      	ldr	r1, [r7, #24]
 8005156:	69fa      	ldr	r2, [r7, #28]
 8005158:	e841 2300 	strex	r3, r2, [r1]
 800515c:	617b      	str	r3, [r7, #20]
   return(result);
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e5      	bne.n	8005130 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2220      	movs	r2, #32
 8005168:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e011      	b.n	800519c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2220      	movs	r2, #32
 800517c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2220      	movs	r2, #32
 8005182:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3758      	adds	r7, #88	; 0x58
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	603b      	str	r3, [r7, #0]
 80051b0:	4613      	mov	r3, r2
 80051b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051b4:	e049      	b.n	800524a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b6:	69bb      	ldr	r3, [r7, #24]
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d045      	beq.n	800524a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051be:	f7fb fee9 	bl	8000f94 <HAL_GetTick>
 80051c2:	4602      	mov	r2, r0
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	1ad3      	subs	r3, r2, r3
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	429a      	cmp	r2, r3
 80051cc:	d302      	bcc.n	80051d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d101      	bne.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e048      	b.n	800526a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0304 	and.w	r3, r3, #4
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d031      	beq.n	800524a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	69db      	ldr	r3, [r3, #28]
 80051ec:	f003 0308 	and.w	r3, r3, #8
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d110      	bne.n	8005216 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2208      	movs	r2, #8
 80051fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 f838 	bl	8005272 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2208      	movs	r2, #8
 8005206:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	e029      	b.n	800526a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	69db      	ldr	r3, [r3, #28]
 800521c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005220:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005224:	d111      	bne.n	800524a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800522e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 f81e 	bl	8005272 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2220      	movs	r2, #32
 800523a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005246:	2303      	movs	r3, #3
 8005248:	e00f      	b.n	800526a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	69da      	ldr	r2, [r3, #28]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	4013      	ands	r3, r2
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	429a      	cmp	r2, r3
 8005258:	bf0c      	ite	eq
 800525a:	2301      	moveq	r3, #1
 800525c:	2300      	movne	r3, #0
 800525e:	b2db      	uxtb	r3, r3
 8005260:	461a      	mov	r2, r3
 8005262:	79fb      	ldrb	r3, [r7, #7]
 8005264:	429a      	cmp	r2, r3
 8005266:	d0a6      	beq.n	80051b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3710      	adds	r7, #16
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005272:	b480      	push	{r7}
 8005274:	b095      	sub	sp, #84	; 0x54
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005280:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005282:	e853 3f00 	ldrex	r3, [r3]
 8005286:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800528e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	461a      	mov	r2, r3
 8005296:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005298:	643b      	str	r3, [r7, #64]	; 0x40
 800529a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800529e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80052a0:	e841 2300 	strex	r3, r2, [r1]
 80052a4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80052a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e6      	bne.n	800527a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	3308      	adds	r3, #8
 80052b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b4:	6a3b      	ldr	r3, [r7, #32]
 80052b6:	e853 3f00 	ldrex	r3, [r3]
 80052ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	f023 0301 	bic.w	r3, r3, #1
 80052c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3308      	adds	r3, #8
 80052ca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80052cc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80052ce:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80052d4:	e841 2300 	strex	r3, r2, [r1]
 80052d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d1e5      	bne.n	80052ac <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052e4:	2b01      	cmp	r3, #1
 80052e6:	d118      	bne.n	800531a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	e853 3f00 	ldrex	r3, [r3]
 80052f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	f023 0310 	bic.w	r3, r3, #16
 80052fc:	647b      	str	r3, [r7, #68]	; 0x44
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	461a      	mov	r2, r3
 8005304:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005306:	61bb      	str	r3, [r7, #24]
 8005308:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800530a:	6979      	ldr	r1, [r7, #20]
 800530c:	69ba      	ldr	r2, [r7, #24]
 800530e:	e841 2300 	strex	r3, r2, [r1]
 8005312:	613b      	str	r3, [r7, #16]
   return(result);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d1e6      	bne.n	80052e8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2220      	movs	r2, #32
 800531e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800532e:	bf00      	nop
 8005330:	3754      	adds	r7, #84	; 0x54
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr
	...

0800533c <sniprintf>:
 800533c:	b40c      	push	{r2, r3}
 800533e:	b530      	push	{r4, r5, lr}
 8005340:	4b17      	ldr	r3, [pc, #92]	; (80053a0 <sniprintf+0x64>)
 8005342:	1e0c      	subs	r4, r1, #0
 8005344:	681d      	ldr	r5, [r3, #0]
 8005346:	b09d      	sub	sp, #116	; 0x74
 8005348:	da08      	bge.n	800535c <sniprintf+0x20>
 800534a:	238b      	movs	r3, #139	; 0x8b
 800534c:	602b      	str	r3, [r5, #0]
 800534e:	f04f 30ff 	mov.w	r0, #4294967295
 8005352:	b01d      	add	sp, #116	; 0x74
 8005354:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005358:	b002      	add	sp, #8
 800535a:	4770      	bx	lr
 800535c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005360:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005364:	bf14      	ite	ne
 8005366:	f104 33ff 	addne.w	r3, r4, #4294967295
 800536a:	4623      	moveq	r3, r4
 800536c:	9304      	str	r3, [sp, #16]
 800536e:	9307      	str	r3, [sp, #28]
 8005370:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005374:	9002      	str	r0, [sp, #8]
 8005376:	9006      	str	r0, [sp, #24]
 8005378:	f8ad 3016 	strh.w	r3, [sp, #22]
 800537c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800537e:	ab21      	add	r3, sp, #132	; 0x84
 8005380:	a902      	add	r1, sp, #8
 8005382:	4628      	mov	r0, r5
 8005384:	9301      	str	r3, [sp, #4]
 8005386:	f000 f9cd 	bl	8005724 <_svfiprintf_r>
 800538a:	1c43      	adds	r3, r0, #1
 800538c:	bfbc      	itt	lt
 800538e:	238b      	movlt	r3, #139	; 0x8b
 8005390:	602b      	strlt	r3, [r5, #0]
 8005392:	2c00      	cmp	r4, #0
 8005394:	d0dd      	beq.n	8005352 <sniprintf+0x16>
 8005396:	9b02      	ldr	r3, [sp, #8]
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
 800539c:	e7d9      	b.n	8005352 <sniprintf+0x16>
 800539e:	bf00      	nop
 80053a0:	20000058 	.word	0x20000058

080053a4 <_vsniprintf_r>:
 80053a4:	b530      	push	{r4, r5, lr}
 80053a6:	4614      	mov	r4, r2
 80053a8:	2c00      	cmp	r4, #0
 80053aa:	b09b      	sub	sp, #108	; 0x6c
 80053ac:	4605      	mov	r5, r0
 80053ae:	461a      	mov	r2, r3
 80053b0:	da05      	bge.n	80053be <_vsniprintf_r+0x1a>
 80053b2:	238b      	movs	r3, #139	; 0x8b
 80053b4:	6003      	str	r3, [r0, #0]
 80053b6:	f04f 30ff 	mov.w	r0, #4294967295
 80053ba:	b01b      	add	sp, #108	; 0x6c
 80053bc:	bd30      	pop	{r4, r5, pc}
 80053be:	f44f 7302 	mov.w	r3, #520	; 0x208
 80053c2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80053c6:	bf14      	ite	ne
 80053c8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80053cc:	4623      	moveq	r3, r4
 80053ce:	9302      	str	r3, [sp, #8]
 80053d0:	9305      	str	r3, [sp, #20]
 80053d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80053d6:	9100      	str	r1, [sp, #0]
 80053d8:	9104      	str	r1, [sp, #16]
 80053da:	f8ad 300e 	strh.w	r3, [sp, #14]
 80053de:	4669      	mov	r1, sp
 80053e0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80053e2:	f000 f99f 	bl	8005724 <_svfiprintf_r>
 80053e6:	1c43      	adds	r3, r0, #1
 80053e8:	bfbc      	itt	lt
 80053ea:	238b      	movlt	r3, #139	; 0x8b
 80053ec:	602b      	strlt	r3, [r5, #0]
 80053ee:	2c00      	cmp	r4, #0
 80053f0:	d0e3      	beq.n	80053ba <_vsniprintf_r+0x16>
 80053f2:	9b00      	ldr	r3, [sp, #0]
 80053f4:	2200      	movs	r2, #0
 80053f6:	701a      	strb	r2, [r3, #0]
 80053f8:	e7df      	b.n	80053ba <_vsniprintf_r+0x16>
	...

080053fc <vsniprintf>:
 80053fc:	b507      	push	{r0, r1, r2, lr}
 80053fe:	9300      	str	r3, [sp, #0]
 8005400:	4613      	mov	r3, r2
 8005402:	460a      	mov	r2, r1
 8005404:	4601      	mov	r1, r0
 8005406:	4803      	ldr	r0, [pc, #12]	; (8005414 <vsniprintf+0x18>)
 8005408:	6800      	ldr	r0, [r0, #0]
 800540a:	f7ff ffcb 	bl	80053a4 <_vsniprintf_r>
 800540e:	b003      	add	sp, #12
 8005410:	f85d fb04 	ldr.w	pc, [sp], #4
 8005414:	20000058 	.word	0x20000058

08005418 <memset>:
 8005418:	4402      	add	r2, r0
 800541a:	4603      	mov	r3, r0
 800541c:	4293      	cmp	r3, r2
 800541e:	d100      	bne.n	8005422 <memset+0xa>
 8005420:	4770      	bx	lr
 8005422:	f803 1b01 	strb.w	r1, [r3], #1
 8005426:	e7f9      	b.n	800541c <memset+0x4>

08005428 <__errno>:
 8005428:	4b01      	ldr	r3, [pc, #4]	; (8005430 <__errno+0x8>)
 800542a:	6818      	ldr	r0, [r3, #0]
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	20000058 	.word	0x20000058

08005434 <__libc_init_array>:
 8005434:	b570      	push	{r4, r5, r6, lr}
 8005436:	4d0d      	ldr	r5, [pc, #52]	; (800546c <__libc_init_array+0x38>)
 8005438:	4c0d      	ldr	r4, [pc, #52]	; (8005470 <__libc_init_array+0x3c>)
 800543a:	1b64      	subs	r4, r4, r5
 800543c:	10a4      	asrs	r4, r4, #2
 800543e:	2600      	movs	r6, #0
 8005440:	42a6      	cmp	r6, r4
 8005442:	d109      	bne.n	8005458 <__libc_init_array+0x24>
 8005444:	4d0b      	ldr	r5, [pc, #44]	; (8005474 <__libc_init_array+0x40>)
 8005446:	4c0c      	ldr	r4, [pc, #48]	; (8005478 <__libc_init_array+0x44>)
 8005448:	f000 fc6a 	bl	8005d20 <_init>
 800544c:	1b64      	subs	r4, r4, r5
 800544e:	10a4      	asrs	r4, r4, #2
 8005450:	2600      	movs	r6, #0
 8005452:	42a6      	cmp	r6, r4
 8005454:	d105      	bne.n	8005462 <__libc_init_array+0x2e>
 8005456:	bd70      	pop	{r4, r5, r6, pc}
 8005458:	f855 3b04 	ldr.w	r3, [r5], #4
 800545c:	4798      	blx	r3
 800545e:	3601      	adds	r6, #1
 8005460:	e7ee      	b.n	8005440 <__libc_init_array+0xc>
 8005462:	f855 3b04 	ldr.w	r3, [r5], #4
 8005466:	4798      	blx	r3
 8005468:	3601      	adds	r6, #1
 800546a:	e7f2      	b.n	8005452 <__libc_init_array+0x1e>
 800546c:	08005e30 	.word	0x08005e30
 8005470:	08005e30 	.word	0x08005e30
 8005474:	08005e30 	.word	0x08005e30
 8005478:	08005e34 	.word	0x08005e34

0800547c <__retarget_lock_acquire_recursive>:
 800547c:	4770      	bx	lr

0800547e <__retarget_lock_release_recursive>:
 800547e:	4770      	bx	lr

08005480 <_free_r>:
 8005480:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005482:	2900      	cmp	r1, #0
 8005484:	d044      	beq.n	8005510 <_free_r+0x90>
 8005486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800548a:	9001      	str	r0, [sp, #4]
 800548c:	2b00      	cmp	r3, #0
 800548e:	f1a1 0404 	sub.w	r4, r1, #4
 8005492:	bfb8      	it	lt
 8005494:	18e4      	addlt	r4, r4, r3
 8005496:	f000 f8df 	bl	8005658 <__malloc_lock>
 800549a:	4a1e      	ldr	r2, [pc, #120]	; (8005514 <_free_r+0x94>)
 800549c:	9801      	ldr	r0, [sp, #4]
 800549e:	6813      	ldr	r3, [r2, #0]
 80054a0:	b933      	cbnz	r3, 80054b0 <_free_r+0x30>
 80054a2:	6063      	str	r3, [r4, #4]
 80054a4:	6014      	str	r4, [r2, #0]
 80054a6:	b003      	add	sp, #12
 80054a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80054ac:	f000 b8da 	b.w	8005664 <__malloc_unlock>
 80054b0:	42a3      	cmp	r3, r4
 80054b2:	d908      	bls.n	80054c6 <_free_r+0x46>
 80054b4:	6825      	ldr	r5, [r4, #0]
 80054b6:	1961      	adds	r1, r4, r5
 80054b8:	428b      	cmp	r3, r1
 80054ba:	bf01      	itttt	eq
 80054bc:	6819      	ldreq	r1, [r3, #0]
 80054be:	685b      	ldreq	r3, [r3, #4]
 80054c0:	1949      	addeq	r1, r1, r5
 80054c2:	6021      	streq	r1, [r4, #0]
 80054c4:	e7ed      	b.n	80054a2 <_free_r+0x22>
 80054c6:	461a      	mov	r2, r3
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	b10b      	cbz	r3, 80054d0 <_free_r+0x50>
 80054cc:	42a3      	cmp	r3, r4
 80054ce:	d9fa      	bls.n	80054c6 <_free_r+0x46>
 80054d0:	6811      	ldr	r1, [r2, #0]
 80054d2:	1855      	adds	r5, r2, r1
 80054d4:	42a5      	cmp	r5, r4
 80054d6:	d10b      	bne.n	80054f0 <_free_r+0x70>
 80054d8:	6824      	ldr	r4, [r4, #0]
 80054da:	4421      	add	r1, r4
 80054dc:	1854      	adds	r4, r2, r1
 80054de:	42a3      	cmp	r3, r4
 80054e0:	6011      	str	r1, [r2, #0]
 80054e2:	d1e0      	bne.n	80054a6 <_free_r+0x26>
 80054e4:	681c      	ldr	r4, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	6053      	str	r3, [r2, #4]
 80054ea:	440c      	add	r4, r1
 80054ec:	6014      	str	r4, [r2, #0]
 80054ee:	e7da      	b.n	80054a6 <_free_r+0x26>
 80054f0:	d902      	bls.n	80054f8 <_free_r+0x78>
 80054f2:	230c      	movs	r3, #12
 80054f4:	6003      	str	r3, [r0, #0]
 80054f6:	e7d6      	b.n	80054a6 <_free_r+0x26>
 80054f8:	6825      	ldr	r5, [r4, #0]
 80054fa:	1961      	adds	r1, r4, r5
 80054fc:	428b      	cmp	r3, r1
 80054fe:	bf04      	itt	eq
 8005500:	6819      	ldreq	r1, [r3, #0]
 8005502:	685b      	ldreq	r3, [r3, #4]
 8005504:	6063      	str	r3, [r4, #4]
 8005506:	bf04      	itt	eq
 8005508:	1949      	addeq	r1, r1, r5
 800550a:	6021      	streq	r1, [r4, #0]
 800550c:	6054      	str	r4, [r2, #4]
 800550e:	e7ca      	b.n	80054a6 <_free_r+0x26>
 8005510:	b003      	add	sp, #12
 8005512:	bd30      	pop	{r4, r5, pc}
 8005514:	20001378 	.word	0x20001378

08005518 <sbrk_aligned>:
 8005518:	b570      	push	{r4, r5, r6, lr}
 800551a:	4e0e      	ldr	r6, [pc, #56]	; (8005554 <sbrk_aligned+0x3c>)
 800551c:	460c      	mov	r4, r1
 800551e:	6831      	ldr	r1, [r6, #0]
 8005520:	4605      	mov	r5, r0
 8005522:	b911      	cbnz	r1, 800552a <sbrk_aligned+0x12>
 8005524:	f000 fba6 	bl	8005c74 <_sbrk_r>
 8005528:	6030      	str	r0, [r6, #0]
 800552a:	4621      	mov	r1, r4
 800552c:	4628      	mov	r0, r5
 800552e:	f000 fba1 	bl	8005c74 <_sbrk_r>
 8005532:	1c43      	adds	r3, r0, #1
 8005534:	d00a      	beq.n	800554c <sbrk_aligned+0x34>
 8005536:	1cc4      	adds	r4, r0, #3
 8005538:	f024 0403 	bic.w	r4, r4, #3
 800553c:	42a0      	cmp	r0, r4
 800553e:	d007      	beq.n	8005550 <sbrk_aligned+0x38>
 8005540:	1a21      	subs	r1, r4, r0
 8005542:	4628      	mov	r0, r5
 8005544:	f000 fb96 	bl	8005c74 <_sbrk_r>
 8005548:	3001      	adds	r0, #1
 800554a:	d101      	bne.n	8005550 <sbrk_aligned+0x38>
 800554c:	f04f 34ff 	mov.w	r4, #4294967295
 8005550:	4620      	mov	r0, r4
 8005552:	bd70      	pop	{r4, r5, r6, pc}
 8005554:	2000137c 	.word	0x2000137c

08005558 <_malloc_r>:
 8005558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800555c:	1ccd      	adds	r5, r1, #3
 800555e:	f025 0503 	bic.w	r5, r5, #3
 8005562:	3508      	adds	r5, #8
 8005564:	2d0c      	cmp	r5, #12
 8005566:	bf38      	it	cc
 8005568:	250c      	movcc	r5, #12
 800556a:	2d00      	cmp	r5, #0
 800556c:	4607      	mov	r7, r0
 800556e:	db01      	blt.n	8005574 <_malloc_r+0x1c>
 8005570:	42a9      	cmp	r1, r5
 8005572:	d905      	bls.n	8005580 <_malloc_r+0x28>
 8005574:	230c      	movs	r3, #12
 8005576:	603b      	str	r3, [r7, #0]
 8005578:	2600      	movs	r6, #0
 800557a:	4630      	mov	r0, r6
 800557c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005580:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005654 <_malloc_r+0xfc>
 8005584:	f000 f868 	bl	8005658 <__malloc_lock>
 8005588:	f8d8 3000 	ldr.w	r3, [r8]
 800558c:	461c      	mov	r4, r3
 800558e:	bb5c      	cbnz	r4, 80055e8 <_malloc_r+0x90>
 8005590:	4629      	mov	r1, r5
 8005592:	4638      	mov	r0, r7
 8005594:	f7ff ffc0 	bl	8005518 <sbrk_aligned>
 8005598:	1c43      	adds	r3, r0, #1
 800559a:	4604      	mov	r4, r0
 800559c:	d155      	bne.n	800564a <_malloc_r+0xf2>
 800559e:	f8d8 4000 	ldr.w	r4, [r8]
 80055a2:	4626      	mov	r6, r4
 80055a4:	2e00      	cmp	r6, #0
 80055a6:	d145      	bne.n	8005634 <_malloc_r+0xdc>
 80055a8:	2c00      	cmp	r4, #0
 80055aa:	d048      	beq.n	800563e <_malloc_r+0xe6>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	4631      	mov	r1, r6
 80055b0:	4638      	mov	r0, r7
 80055b2:	eb04 0903 	add.w	r9, r4, r3
 80055b6:	f000 fb5d 	bl	8005c74 <_sbrk_r>
 80055ba:	4581      	cmp	r9, r0
 80055bc:	d13f      	bne.n	800563e <_malloc_r+0xe6>
 80055be:	6821      	ldr	r1, [r4, #0]
 80055c0:	1a6d      	subs	r5, r5, r1
 80055c2:	4629      	mov	r1, r5
 80055c4:	4638      	mov	r0, r7
 80055c6:	f7ff ffa7 	bl	8005518 <sbrk_aligned>
 80055ca:	3001      	adds	r0, #1
 80055cc:	d037      	beq.n	800563e <_malloc_r+0xe6>
 80055ce:	6823      	ldr	r3, [r4, #0]
 80055d0:	442b      	add	r3, r5
 80055d2:	6023      	str	r3, [r4, #0]
 80055d4:	f8d8 3000 	ldr.w	r3, [r8]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d038      	beq.n	800564e <_malloc_r+0xf6>
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	42a2      	cmp	r2, r4
 80055e0:	d12b      	bne.n	800563a <_malloc_r+0xe2>
 80055e2:	2200      	movs	r2, #0
 80055e4:	605a      	str	r2, [r3, #4]
 80055e6:	e00f      	b.n	8005608 <_malloc_r+0xb0>
 80055e8:	6822      	ldr	r2, [r4, #0]
 80055ea:	1b52      	subs	r2, r2, r5
 80055ec:	d41f      	bmi.n	800562e <_malloc_r+0xd6>
 80055ee:	2a0b      	cmp	r2, #11
 80055f0:	d917      	bls.n	8005622 <_malloc_r+0xca>
 80055f2:	1961      	adds	r1, r4, r5
 80055f4:	42a3      	cmp	r3, r4
 80055f6:	6025      	str	r5, [r4, #0]
 80055f8:	bf18      	it	ne
 80055fa:	6059      	strne	r1, [r3, #4]
 80055fc:	6863      	ldr	r3, [r4, #4]
 80055fe:	bf08      	it	eq
 8005600:	f8c8 1000 	streq.w	r1, [r8]
 8005604:	5162      	str	r2, [r4, r5]
 8005606:	604b      	str	r3, [r1, #4]
 8005608:	4638      	mov	r0, r7
 800560a:	f104 060b 	add.w	r6, r4, #11
 800560e:	f000 f829 	bl	8005664 <__malloc_unlock>
 8005612:	f026 0607 	bic.w	r6, r6, #7
 8005616:	1d23      	adds	r3, r4, #4
 8005618:	1af2      	subs	r2, r6, r3
 800561a:	d0ae      	beq.n	800557a <_malloc_r+0x22>
 800561c:	1b9b      	subs	r3, r3, r6
 800561e:	50a3      	str	r3, [r4, r2]
 8005620:	e7ab      	b.n	800557a <_malloc_r+0x22>
 8005622:	42a3      	cmp	r3, r4
 8005624:	6862      	ldr	r2, [r4, #4]
 8005626:	d1dd      	bne.n	80055e4 <_malloc_r+0x8c>
 8005628:	f8c8 2000 	str.w	r2, [r8]
 800562c:	e7ec      	b.n	8005608 <_malloc_r+0xb0>
 800562e:	4623      	mov	r3, r4
 8005630:	6864      	ldr	r4, [r4, #4]
 8005632:	e7ac      	b.n	800558e <_malloc_r+0x36>
 8005634:	4634      	mov	r4, r6
 8005636:	6876      	ldr	r6, [r6, #4]
 8005638:	e7b4      	b.n	80055a4 <_malloc_r+0x4c>
 800563a:	4613      	mov	r3, r2
 800563c:	e7cc      	b.n	80055d8 <_malloc_r+0x80>
 800563e:	230c      	movs	r3, #12
 8005640:	603b      	str	r3, [r7, #0]
 8005642:	4638      	mov	r0, r7
 8005644:	f000 f80e 	bl	8005664 <__malloc_unlock>
 8005648:	e797      	b.n	800557a <_malloc_r+0x22>
 800564a:	6025      	str	r5, [r4, #0]
 800564c:	e7dc      	b.n	8005608 <_malloc_r+0xb0>
 800564e:	605b      	str	r3, [r3, #4]
 8005650:	deff      	udf	#255	; 0xff
 8005652:	bf00      	nop
 8005654:	20001378 	.word	0x20001378

08005658 <__malloc_lock>:
 8005658:	4801      	ldr	r0, [pc, #4]	; (8005660 <__malloc_lock+0x8>)
 800565a:	f7ff bf0f 	b.w	800547c <__retarget_lock_acquire_recursive>
 800565e:	bf00      	nop
 8005660:	20001374 	.word	0x20001374

08005664 <__malloc_unlock>:
 8005664:	4801      	ldr	r0, [pc, #4]	; (800566c <__malloc_unlock+0x8>)
 8005666:	f7ff bf0a 	b.w	800547e <__retarget_lock_release_recursive>
 800566a:	bf00      	nop
 800566c:	20001374 	.word	0x20001374

08005670 <__ssputs_r>:
 8005670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005674:	688e      	ldr	r6, [r1, #8]
 8005676:	461f      	mov	r7, r3
 8005678:	42be      	cmp	r6, r7
 800567a:	680b      	ldr	r3, [r1, #0]
 800567c:	4682      	mov	sl, r0
 800567e:	460c      	mov	r4, r1
 8005680:	4690      	mov	r8, r2
 8005682:	d82c      	bhi.n	80056de <__ssputs_r+0x6e>
 8005684:	898a      	ldrh	r2, [r1, #12]
 8005686:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800568a:	d026      	beq.n	80056da <__ssputs_r+0x6a>
 800568c:	6965      	ldr	r5, [r4, #20]
 800568e:	6909      	ldr	r1, [r1, #16]
 8005690:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005694:	eba3 0901 	sub.w	r9, r3, r1
 8005698:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800569c:	1c7b      	adds	r3, r7, #1
 800569e:	444b      	add	r3, r9
 80056a0:	106d      	asrs	r5, r5, #1
 80056a2:	429d      	cmp	r5, r3
 80056a4:	bf38      	it	cc
 80056a6:	461d      	movcc	r5, r3
 80056a8:	0553      	lsls	r3, r2, #21
 80056aa:	d527      	bpl.n	80056fc <__ssputs_r+0x8c>
 80056ac:	4629      	mov	r1, r5
 80056ae:	f7ff ff53 	bl	8005558 <_malloc_r>
 80056b2:	4606      	mov	r6, r0
 80056b4:	b360      	cbz	r0, 8005710 <__ssputs_r+0xa0>
 80056b6:	6921      	ldr	r1, [r4, #16]
 80056b8:	464a      	mov	r2, r9
 80056ba:	f000 faeb 	bl	8005c94 <memcpy>
 80056be:	89a3      	ldrh	r3, [r4, #12]
 80056c0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80056c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80056c8:	81a3      	strh	r3, [r4, #12]
 80056ca:	6126      	str	r6, [r4, #16]
 80056cc:	6165      	str	r5, [r4, #20]
 80056ce:	444e      	add	r6, r9
 80056d0:	eba5 0509 	sub.w	r5, r5, r9
 80056d4:	6026      	str	r6, [r4, #0]
 80056d6:	60a5      	str	r5, [r4, #8]
 80056d8:	463e      	mov	r6, r7
 80056da:	42be      	cmp	r6, r7
 80056dc:	d900      	bls.n	80056e0 <__ssputs_r+0x70>
 80056de:	463e      	mov	r6, r7
 80056e0:	6820      	ldr	r0, [r4, #0]
 80056e2:	4632      	mov	r2, r6
 80056e4:	4641      	mov	r1, r8
 80056e6:	f000 faab 	bl	8005c40 <memmove>
 80056ea:	68a3      	ldr	r3, [r4, #8]
 80056ec:	1b9b      	subs	r3, r3, r6
 80056ee:	60a3      	str	r3, [r4, #8]
 80056f0:	6823      	ldr	r3, [r4, #0]
 80056f2:	4433      	add	r3, r6
 80056f4:	6023      	str	r3, [r4, #0]
 80056f6:	2000      	movs	r0, #0
 80056f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056fc:	462a      	mov	r2, r5
 80056fe:	f000 fad7 	bl	8005cb0 <_realloc_r>
 8005702:	4606      	mov	r6, r0
 8005704:	2800      	cmp	r0, #0
 8005706:	d1e0      	bne.n	80056ca <__ssputs_r+0x5a>
 8005708:	6921      	ldr	r1, [r4, #16]
 800570a:	4650      	mov	r0, sl
 800570c:	f7ff feb8 	bl	8005480 <_free_r>
 8005710:	230c      	movs	r3, #12
 8005712:	f8ca 3000 	str.w	r3, [sl]
 8005716:	89a3      	ldrh	r3, [r4, #12]
 8005718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800571c:	81a3      	strh	r3, [r4, #12]
 800571e:	f04f 30ff 	mov.w	r0, #4294967295
 8005722:	e7e9      	b.n	80056f8 <__ssputs_r+0x88>

08005724 <_svfiprintf_r>:
 8005724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005728:	4698      	mov	r8, r3
 800572a:	898b      	ldrh	r3, [r1, #12]
 800572c:	061b      	lsls	r3, r3, #24
 800572e:	b09d      	sub	sp, #116	; 0x74
 8005730:	4607      	mov	r7, r0
 8005732:	460d      	mov	r5, r1
 8005734:	4614      	mov	r4, r2
 8005736:	d50e      	bpl.n	8005756 <_svfiprintf_r+0x32>
 8005738:	690b      	ldr	r3, [r1, #16]
 800573a:	b963      	cbnz	r3, 8005756 <_svfiprintf_r+0x32>
 800573c:	2140      	movs	r1, #64	; 0x40
 800573e:	f7ff ff0b 	bl	8005558 <_malloc_r>
 8005742:	6028      	str	r0, [r5, #0]
 8005744:	6128      	str	r0, [r5, #16]
 8005746:	b920      	cbnz	r0, 8005752 <_svfiprintf_r+0x2e>
 8005748:	230c      	movs	r3, #12
 800574a:	603b      	str	r3, [r7, #0]
 800574c:	f04f 30ff 	mov.w	r0, #4294967295
 8005750:	e0d0      	b.n	80058f4 <_svfiprintf_r+0x1d0>
 8005752:	2340      	movs	r3, #64	; 0x40
 8005754:	616b      	str	r3, [r5, #20]
 8005756:	2300      	movs	r3, #0
 8005758:	9309      	str	r3, [sp, #36]	; 0x24
 800575a:	2320      	movs	r3, #32
 800575c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005760:	f8cd 800c 	str.w	r8, [sp, #12]
 8005764:	2330      	movs	r3, #48	; 0x30
 8005766:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800590c <_svfiprintf_r+0x1e8>
 800576a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800576e:	f04f 0901 	mov.w	r9, #1
 8005772:	4623      	mov	r3, r4
 8005774:	469a      	mov	sl, r3
 8005776:	f813 2b01 	ldrb.w	r2, [r3], #1
 800577a:	b10a      	cbz	r2, 8005780 <_svfiprintf_r+0x5c>
 800577c:	2a25      	cmp	r2, #37	; 0x25
 800577e:	d1f9      	bne.n	8005774 <_svfiprintf_r+0x50>
 8005780:	ebba 0b04 	subs.w	fp, sl, r4
 8005784:	d00b      	beq.n	800579e <_svfiprintf_r+0x7a>
 8005786:	465b      	mov	r3, fp
 8005788:	4622      	mov	r2, r4
 800578a:	4629      	mov	r1, r5
 800578c:	4638      	mov	r0, r7
 800578e:	f7ff ff6f 	bl	8005670 <__ssputs_r>
 8005792:	3001      	adds	r0, #1
 8005794:	f000 80a9 	beq.w	80058ea <_svfiprintf_r+0x1c6>
 8005798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800579a:	445a      	add	r2, fp
 800579c:	9209      	str	r2, [sp, #36]	; 0x24
 800579e:	f89a 3000 	ldrb.w	r3, [sl]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 80a1 	beq.w	80058ea <_svfiprintf_r+0x1c6>
 80057a8:	2300      	movs	r3, #0
 80057aa:	f04f 32ff 	mov.w	r2, #4294967295
 80057ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057b2:	f10a 0a01 	add.w	sl, sl, #1
 80057b6:	9304      	str	r3, [sp, #16]
 80057b8:	9307      	str	r3, [sp, #28]
 80057ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80057be:	931a      	str	r3, [sp, #104]	; 0x68
 80057c0:	4654      	mov	r4, sl
 80057c2:	2205      	movs	r2, #5
 80057c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057c8:	4850      	ldr	r0, [pc, #320]	; (800590c <_svfiprintf_r+0x1e8>)
 80057ca:	f7fa fd09 	bl	80001e0 <memchr>
 80057ce:	9a04      	ldr	r2, [sp, #16]
 80057d0:	b9d8      	cbnz	r0, 800580a <_svfiprintf_r+0xe6>
 80057d2:	06d0      	lsls	r0, r2, #27
 80057d4:	bf44      	itt	mi
 80057d6:	2320      	movmi	r3, #32
 80057d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057dc:	0711      	lsls	r1, r2, #28
 80057de:	bf44      	itt	mi
 80057e0:	232b      	movmi	r3, #43	; 0x2b
 80057e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80057e6:	f89a 3000 	ldrb.w	r3, [sl]
 80057ea:	2b2a      	cmp	r3, #42	; 0x2a
 80057ec:	d015      	beq.n	800581a <_svfiprintf_r+0xf6>
 80057ee:	9a07      	ldr	r2, [sp, #28]
 80057f0:	4654      	mov	r4, sl
 80057f2:	2000      	movs	r0, #0
 80057f4:	f04f 0c0a 	mov.w	ip, #10
 80057f8:	4621      	mov	r1, r4
 80057fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80057fe:	3b30      	subs	r3, #48	; 0x30
 8005800:	2b09      	cmp	r3, #9
 8005802:	d94d      	bls.n	80058a0 <_svfiprintf_r+0x17c>
 8005804:	b1b0      	cbz	r0, 8005834 <_svfiprintf_r+0x110>
 8005806:	9207      	str	r2, [sp, #28]
 8005808:	e014      	b.n	8005834 <_svfiprintf_r+0x110>
 800580a:	eba0 0308 	sub.w	r3, r0, r8
 800580e:	fa09 f303 	lsl.w	r3, r9, r3
 8005812:	4313      	orrs	r3, r2
 8005814:	9304      	str	r3, [sp, #16]
 8005816:	46a2      	mov	sl, r4
 8005818:	e7d2      	b.n	80057c0 <_svfiprintf_r+0x9c>
 800581a:	9b03      	ldr	r3, [sp, #12]
 800581c:	1d19      	adds	r1, r3, #4
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	9103      	str	r1, [sp, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	bfbb      	ittet	lt
 8005826:	425b      	neglt	r3, r3
 8005828:	f042 0202 	orrlt.w	r2, r2, #2
 800582c:	9307      	strge	r3, [sp, #28]
 800582e:	9307      	strlt	r3, [sp, #28]
 8005830:	bfb8      	it	lt
 8005832:	9204      	strlt	r2, [sp, #16]
 8005834:	7823      	ldrb	r3, [r4, #0]
 8005836:	2b2e      	cmp	r3, #46	; 0x2e
 8005838:	d10c      	bne.n	8005854 <_svfiprintf_r+0x130>
 800583a:	7863      	ldrb	r3, [r4, #1]
 800583c:	2b2a      	cmp	r3, #42	; 0x2a
 800583e:	d134      	bne.n	80058aa <_svfiprintf_r+0x186>
 8005840:	9b03      	ldr	r3, [sp, #12]
 8005842:	1d1a      	adds	r2, r3, #4
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	9203      	str	r2, [sp, #12]
 8005848:	2b00      	cmp	r3, #0
 800584a:	bfb8      	it	lt
 800584c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005850:	3402      	adds	r4, #2
 8005852:	9305      	str	r3, [sp, #20]
 8005854:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800591c <_svfiprintf_r+0x1f8>
 8005858:	7821      	ldrb	r1, [r4, #0]
 800585a:	2203      	movs	r2, #3
 800585c:	4650      	mov	r0, sl
 800585e:	f7fa fcbf 	bl	80001e0 <memchr>
 8005862:	b138      	cbz	r0, 8005874 <_svfiprintf_r+0x150>
 8005864:	9b04      	ldr	r3, [sp, #16]
 8005866:	eba0 000a 	sub.w	r0, r0, sl
 800586a:	2240      	movs	r2, #64	; 0x40
 800586c:	4082      	lsls	r2, r0
 800586e:	4313      	orrs	r3, r2
 8005870:	3401      	adds	r4, #1
 8005872:	9304      	str	r3, [sp, #16]
 8005874:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005878:	4825      	ldr	r0, [pc, #148]	; (8005910 <_svfiprintf_r+0x1ec>)
 800587a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800587e:	2206      	movs	r2, #6
 8005880:	f7fa fcae 	bl	80001e0 <memchr>
 8005884:	2800      	cmp	r0, #0
 8005886:	d038      	beq.n	80058fa <_svfiprintf_r+0x1d6>
 8005888:	4b22      	ldr	r3, [pc, #136]	; (8005914 <_svfiprintf_r+0x1f0>)
 800588a:	bb1b      	cbnz	r3, 80058d4 <_svfiprintf_r+0x1b0>
 800588c:	9b03      	ldr	r3, [sp, #12]
 800588e:	3307      	adds	r3, #7
 8005890:	f023 0307 	bic.w	r3, r3, #7
 8005894:	3308      	adds	r3, #8
 8005896:	9303      	str	r3, [sp, #12]
 8005898:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800589a:	4433      	add	r3, r6
 800589c:	9309      	str	r3, [sp, #36]	; 0x24
 800589e:	e768      	b.n	8005772 <_svfiprintf_r+0x4e>
 80058a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80058a4:	460c      	mov	r4, r1
 80058a6:	2001      	movs	r0, #1
 80058a8:	e7a6      	b.n	80057f8 <_svfiprintf_r+0xd4>
 80058aa:	2300      	movs	r3, #0
 80058ac:	3401      	adds	r4, #1
 80058ae:	9305      	str	r3, [sp, #20]
 80058b0:	4619      	mov	r1, r3
 80058b2:	f04f 0c0a 	mov.w	ip, #10
 80058b6:	4620      	mov	r0, r4
 80058b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058bc:	3a30      	subs	r2, #48	; 0x30
 80058be:	2a09      	cmp	r2, #9
 80058c0:	d903      	bls.n	80058ca <_svfiprintf_r+0x1a6>
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d0c6      	beq.n	8005854 <_svfiprintf_r+0x130>
 80058c6:	9105      	str	r1, [sp, #20]
 80058c8:	e7c4      	b.n	8005854 <_svfiprintf_r+0x130>
 80058ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80058ce:	4604      	mov	r4, r0
 80058d0:	2301      	movs	r3, #1
 80058d2:	e7f0      	b.n	80058b6 <_svfiprintf_r+0x192>
 80058d4:	ab03      	add	r3, sp, #12
 80058d6:	9300      	str	r3, [sp, #0]
 80058d8:	462a      	mov	r2, r5
 80058da:	4b0f      	ldr	r3, [pc, #60]	; (8005918 <_svfiprintf_r+0x1f4>)
 80058dc:	a904      	add	r1, sp, #16
 80058de:	4638      	mov	r0, r7
 80058e0:	f3af 8000 	nop.w
 80058e4:	1c42      	adds	r2, r0, #1
 80058e6:	4606      	mov	r6, r0
 80058e8:	d1d6      	bne.n	8005898 <_svfiprintf_r+0x174>
 80058ea:	89ab      	ldrh	r3, [r5, #12]
 80058ec:	065b      	lsls	r3, r3, #25
 80058ee:	f53f af2d 	bmi.w	800574c <_svfiprintf_r+0x28>
 80058f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058f4:	b01d      	add	sp, #116	; 0x74
 80058f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058fa:	ab03      	add	r3, sp, #12
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	462a      	mov	r2, r5
 8005900:	4b05      	ldr	r3, [pc, #20]	; (8005918 <_svfiprintf_r+0x1f4>)
 8005902:	a904      	add	r1, sp, #16
 8005904:	4638      	mov	r0, r7
 8005906:	f000 f879 	bl	80059fc <_printf_i>
 800590a:	e7eb      	b.n	80058e4 <_svfiprintf_r+0x1c0>
 800590c:	08005df4 	.word	0x08005df4
 8005910:	08005dfe 	.word	0x08005dfe
 8005914:	00000000 	.word	0x00000000
 8005918:	08005671 	.word	0x08005671
 800591c:	08005dfa 	.word	0x08005dfa

08005920 <_printf_common>:
 8005920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005924:	4616      	mov	r6, r2
 8005926:	4699      	mov	r9, r3
 8005928:	688a      	ldr	r2, [r1, #8]
 800592a:	690b      	ldr	r3, [r1, #16]
 800592c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005930:	4293      	cmp	r3, r2
 8005932:	bfb8      	it	lt
 8005934:	4613      	movlt	r3, r2
 8005936:	6033      	str	r3, [r6, #0]
 8005938:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800593c:	4607      	mov	r7, r0
 800593e:	460c      	mov	r4, r1
 8005940:	b10a      	cbz	r2, 8005946 <_printf_common+0x26>
 8005942:	3301      	adds	r3, #1
 8005944:	6033      	str	r3, [r6, #0]
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	0699      	lsls	r1, r3, #26
 800594a:	bf42      	ittt	mi
 800594c:	6833      	ldrmi	r3, [r6, #0]
 800594e:	3302      	addmi	r3, #2
 8005950:	6033      	strmi	r3, [r6, #0]
 8005952:	6825      	ldr	r5, [r4, #0]
 8005954:	f015 0506 	ands.w	r5, r5, #6
 8005958:	d106      	bne.n	8005968 <_printf_common+0x48>
 800595a:	f104 0a19 	add.w	sl, r4, #25
 800595e:	68e3      	ldr	r3, [r4, #12]
 8005960:	6832      	ldr	r2, [r6, #0]
 8005962:	1a9b      	subs	r3, r3, r2
 8005964:	42ab      	cmp	r3, r5
 8005966:	dc26      	bgt.n	80059b6 <_printf_common+0x96>
 8005968:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800596c:	1e13      	subs	r3, r2, #0
 800596e:	6822      	ldr	r2, [r4, #0]
 8005970:	bf18      	it	ne
 8005972:	2301      	movne	r3, #1
 8005974:	0692      	lsls	r2, r2, #26
 8005976:	d42b      	bmi.n	80059d0 <_printf_common+0xb0>
 8005978:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800597c:	4649      	mov	r1, r9
 800597e:	4638      	mov	r0, r7
 8005980:	47c0      	blx	r8
 8005982:	3001      	adds	r0, #1
 8005984:	d01e      	beq.n	80059c4 <_printf_common+0xa4>
 8005986:	6823      	ldr	r3, [r4, #0]
 8005988:	6922      	ldr	r2, [r4, #16]
 800598a:	f003 0306 	and.w	r3, r3, #6
 800598e:	2b04      	cmp	r3, #4
 8005990:	bf02      	ittt	eq
 8005992:	68e5      	ldreq	r5, [r4, #12]
 8005994:	6833      	ldreq	r3, [r6, #0]
 8005996:	1aed      	subeq	r5, r5, r3
 8005998:	68a3      	ldr	r3, [r4, #8]
 800599a:	bf0c      	ite	eq
 800599c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059a0:	2500      	movne	r5, #0
 80059a2:	4293      	cmp	r3, r2
 80059a4:	bfc4      	itt	gt
 80059a6:	1a9b      	subgt	r3, r3, r2
 80059a8:	18ed      	addgt	r5, r5, r3
 80059aa:	2600      	movs	r6, #0
 80059ac:	341a      	adds	r4, #26
 80059ae:	42b5      	cmp	r5, r6
 80059b0:	d11a      	bne.n	80059e8 <_printf_common+0xc8>
 80059b2:	2000      	movs	r0, #0
 80059b4:	e008      	b.n	80059c8 <_printf_common+0xa8>
 80059b6:	2301      	movs	r3, #1
 80059b8:	4652      	mov	r2, sl
 80059ba:	4649      	mov	r1, r9
 80059bc:	4638      	mov	r0, r7
 80059be:	47c0      	blx	r8
 80059c0:	3001      	adds	r0, #1
 80059c2:	d103      	bne.n	80059cc <_printf_common+0xac>
 80059c4:	f04f 30ff 	mov.w	r0, #4294967295
 80059c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059cc:	3501      	adds	r5, #1
 80059ce:	e7c6      	b.n	800595e <_printf_common+0x3e>
 80059d0:	18e1      	adds	r1, r4, r3
 80059d2:	1c5a      	adds	r2, r3, #1
 80059d4:	2030      	movs	r0, #48	; 0x30
 80059d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80059da:	4422      	add	r2, r4
 80059dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80059e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80059e4:	3302      	adds	r3, #2
 80059e6:	e7c7      	b.n	8005978 <_printf_common+0x58>
 80059e8:	2301      	movs	r3, #1
 80059ea:	4622      	mov	r2, r4
 80059ec:	4649      	mov	r1, r9
 80059ee:	4638      	mov	r0, r7
 80059f0:	47c0      	blx	r8
 80059f2:	3001      	adds	r0, #1
 80059f4:	d0e6      	beq.n	80059c4 <_printf_common+0xa4>
 80059f6:	3601      	adds	r6, #1
 80059f8:	e7d9      	b.n	80059ae <_printf_common+0x8e>
	...

080059fc <_printf_i>:
 80059fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a00:	7e0f      	ldrb	r7, [r1, #24]
 8005a02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005a04:	2f78      	cmp	r7, #120	; 0x78
 8005a06:	4691      	mov	r9, r2
 8005a08:	4680      	mov	r8, r0
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	469a      	mov	sl, r3
 8005a0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005a12:	d807      	bhi.n	8005a24 <_printf_i+0x28>
 8005a14:	2f62      	cmp	r7, #98	; 0x62
 8005a16:	d80a      	bhi.n	8005a2e <_printf_i+0x32>
 8005a18:	2f00      	cmp	r7, #0
 8005a1a:	f000 80d4 	beq.w	8005bc6 <_printf_i+0x1ca>
 8005a1e:	2f58      	cmp	r7, #88	; 0x58
 8005a20:	f000 80c0 	beq.w	8005ba4 <_printf_i+0x1a8>
 8005a24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005a2c:	e03a      	b.n	8005aa4 <_printf_i+0xa8>
 8005a2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005a32:	2b15      	cmp	r3, #21
 8005a34:	d8f6      	bhi.n	8005a24 <_printf_i+0x28>
 8005a36:	a101      	add	r1, pc, #4	; (adr r1, 8005a3c <_printf_i+0x40>)
 8005a38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a3c:	08005a95 	.word	0x08005a95
 8005a40:	08005aa9 	.word	0x08005aa9
 8005a44:	08005a25 	.word	0x08005a25
 8005a48:	08005a25 	.word	0x08005a25
 8005a4c:	08005a25 	.word	0x08005a25
 8005a50:	08005a25 	.word	0x08005a25
 8005a54:	08005aa9 	.word	0x08005aa9
 8005a58:	08005a25 	.word	0x08005a25
 8005a5c:	08005a25 	.word	0x08005a25
 8005a60:	08005a25 	.word	0x08005a25
 8005a64:	08005a25 	.word	0x08005a25
 8005a68:	08005bad 	.word	0x08005bad
 8005a6c:	08005ad5 	.word	0x08005ad5
 8005a70:	08005b67 	.word	0x08005b67
 8005a74:	08005a25 	.word	0x08005a25
 8005a78:	08005a25 	.word	0x08005a25
 8005a7c:	08005bcf 	.word	0x08005bcf
 8005a80:	08005a25 	.word	0x08005a25
 8005a84:	08005ad5 	.word	0x08005ad5
 8005a88:	08005a25 	.word	0x08005a25
 8005a8c:	08005a25 	.word	0x08005a25
 8005a90:	08005b6f 	.word	0x08005b6f
 8005a94:	682b      	ldr	r3, [r5, #0]
 8005a96:	1d1a      	adds	r2, r3, #4
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	602a      	str	r2, [r5, #0]
 8005a9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005aa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e09f      	b.n	8005be8 <_printf_i+0x1ec>
 8005aa8:	6820      	ldr	r0, [r4, #0]
 8005aaa:	682b      	ldr	r3, [r5, #0]
 8005aac:	0607      	lsls	r7, r0, #24
 8005aae:	f103 0104 	add.w	r1, r3, #4
 8005ab2:	6029      	str	r1, [r5, #0]
 8005ab4:	d501      	bpl.n	8005aba <_printf_i+0xbe>
 8005ab6:	681e      	ldr	r6, [r3, #0]
 8005ab8:	e003      	b.n	8005ac2 <_printf_i+0xc6>
 8005aba:	0646      	lsls	r6, r0, #25
 8005abc:	d5fb      	bpl.n	8005ab6 <_printf_i+0xba>
 8005abe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005ac2:	2e00      	cmp	r6, #0
 8005ac4:	da03      	bge.n	8005ace <_printf_i+0xd2>
 8005ac6:	232d      	movs	r3, #45	; 0x2d
 8005ac8:	4276      	negs	r6, r6
 8005aca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ace:	485a      	ldr	r0, [pc, #360]	; (8005c38 <_printf_i+0x23c>)
 8005ad0:	230a      	movs	r3, #10
 8005ad2:	e012      	b.n	8005afa <_printf_i+0xfe>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	6820      	ldr	r0, [r4, #0]
 8005ad8:	1d19      	adds	r1, r3, #4
 8005ada:	6029      	str	r1, [r5, #0]
 8005adc:	0605      	lsls	r5, r0, #24
 8005ade:	d501      	bpl.n	8005ae4 <_printf_i+0xe8>
 8005ae0:	681e      	ldr	r6, [r3, #0]
 8005ae2:	e002      	b.n	8005aea <_printf_i+0xee>
 8005ae4:	0641      	lsls	r1, r0, #25
 8005ae6:	d5fb      	bpl.n	8005ae0 <_printf_i+0xe4>
 8005ae8:	881e      	ldrh	r6, [r3, #0]
 8005aea:	4853      	ldr	r0, [pc, #332]	; (8005c38 <_printf_i+0x23c>)
 8005aec:	2f6f      	cmp	r7, #111	; 0x6f
 8005aee:	bf0c      	ite	eq
 8005af0:	2308      	moveq	r3, #8
 8005af2:	230a      	movne	r3, #10
 8005af4:	2100      	movs	r1, #0
 8005af6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005afa:	6865      	ldr	r5, [r4, #4]
 8005afc:	60a5      	str	r5, [r4, #8]
 8005afe:	2d00      	cmp	r5, #0
 8005b00:	bfa2      	ittt	ge
 8005b02:	6821      	ldrge	r1, [r4, #0]
 8005b04:	f021 0104 	bicge.w	r1, r1, #4
 8005b08:	6021      	strge	r1, [r4, #0]
 8005b0a:	b90e      	cbnz	r6, 8005b10 <_printf_i+0x114>
 8005b0c:	2d00      	cmp	r5, #0
 8005b0e:	d04b      	beq.n	8005ba8 <_printf_i+0x1ac>
 8005b10:	4615      	mov	r5, r2
 8005b12:	fbb6 f1f3 	udiv	r1, r6, r3
 8005b16:	fb03 6711 	mls	r7, r3, r1, r6
 8005b1a:	5dc7      	ldrb	r7, [r0, r7]
 8005b1c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005b20:	4637      	mov	r7, r6
 8005b22:	42bb      	cmp	r3, r7
 8005b24:	460e      	mov	r6, r1
 8005b26:	d9f4      	bls.n	8005b12 <_printf_i+0x116>
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d10b      	bne.n	8005b44 <_printf_i+0x148>
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	07de      	lsls	r6, r3, #31
 8005b30:	d508      	bpl.n	8005b44 <_printf_i+0x148>
 8005b32:	6923      	ldr	r3, [r4, #16]
 8005b34:	6861      	ldr	r1, [r4, #4]
 8005b36:	4299      	cmp	r1, r3
 8005b38:	bfde      	ittt	le
 8005b3a:	2330      	movle	r3, #48	; 0x30
 8005b3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005b40:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005b44:	1b52      	subs	r2, r2, r5
 8005b46:	6122      	str	r2, [r4, #16]
 8005b48:	f8cd a000 	str.w	sl, [sp]
 8005b4c:	464b      	mov	r3, r9
 8005b4e:	aa03      	add	r2, sp, #12
 8005b50:	4621      	mov	r1, r4
 8005b52:	4640      	mov	r0, r8
 8005b54:	f7ff fee4 	bl	8005920 <_printf_common>
 8005b58:	3001      	adds	r0, #1
 8005b5a:	d14a      	bne.n	8005bf2 <_printf_i+0x1f6>
 8005b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b60:	b004      	add	sp, #16
 8005b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	f043 0320 	orr.w	r3, r3, #32
 8005b6c:	6023      	str	r3, [r4, #0]
 8005b6e:	4833      	ldr	r0, [pc, #204]	; (8005c3c <_printf_i+0x240>)
 8005b70:	2778      	movs	r7, #120	; 0x78
 8005b72:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b76:	6823      	ldr	r3, [r4, #0]
 8005b78:	6829      	ldr	r1, [r5, #0]
 8005b7a:	061f      	lsls	r7, r3, #24
 8005b7c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b80:	d402      	bmi.n	8005b88 <_printf_i+0x18c>
 8005b82:	065f      	lsls	r7, r3, #25
 8005b84:	bf48      	it	mi
 8005b86:	b2b6      	uxthmi	r6, r6
 8005b88:	07df      	lsls	r7, r3, #31
 8005b8a:	bf48      	it	mi
 8005b8c:	f043 0320 	orrmi.w	r3, r3, #32
 8005b90:	6029      	str	r1, [r5, #0]
 8005b92:	bf48      	it	mi
 8005b94:	6023      	strmi	r3, [r4, #0]
 8005b96:	b91e      	cbnz	r6, 8005ba0 <_printf_i+0x1a4>
 8005b98:	6823      	ldr	r3, [r4, #0]
 8005b9a:	f023 0320 	bic.w	r3, r3, #32
 8005b9e:	6023      	str	r3, [r4, #0]
 8005ba0:	2310      	movs	r3, #16
 8005ba2:	e7a7      	b.n	8005af4 <_printf_i+0xf8>
 8005ba4:	4824      	ldr	r0, [pc, #144]	; (8005c38 <_printf_i+0x23c>)
 8005ba6:	e7e4      	b.n	8005b72 <_printf_i+0x176>
 8005ba8:	4615      	mov	r5, r2
 8005baa:	e7bd      	b.n	8005b28 <_printf_i+0x12c>
 8005bac:	682b      	ldr	r3, [r5, #0]
 8005bae:	6826      	ldr	r6, [r4, #0]
 8005bb0:	6961      	ldr	r1, [r4, #20]
 8005bb2:	1d18      	adds	r0, r3, #4
 8005bb4:	6028      	str	r0, [r5, #0]
 8005bb6:	0635      	lsls	r5, r6, #24
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	d501      	bpl.n	8005bc0 <_printf_i+0x1c4>
 8005bbc:	6019      	str	r1, [r3, #0]
 8005bbe:	e002      	b.n	8005bc6 <_printf_i+0x1ca>
 8005bc0:	0670      	lsls	r0, r6, #25
 8005bc2:	d5fb      	bpl.n	8005bbc <_printf_i+0x1c0>
 8005bc4:	8019      	strh	r1, [r3, #0]
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	6123      	str	r3, [r4, #16]
 8005bca:	4615      	mov	r5, r2
 8005bcc:	e7bc      	b.n	8005b48 <_printf_i+0x14c>
 8005bce:	682b      	ldr	r3, [r5, #0]
 8005bd0:	1d1a      	adds	r2, r3, #4
 8005bd2:	602a      	str	r2, [r5, #0]
 8005bd4:	681d      	ldr	r5, [r3, #0]
 8005bd6:	6862      	ldr	r2, [r4, #4]
 8005bd8:	2100      	movs	r1, #0
 8005bda:	4628      	mov	r0, r5
 8005bdc:	f7fa fb00 	bl	80001e0 <memchr>
 8005be0:	b108      	cbz	r0, 8005be6 <_printf_i+0x1ea>
 8005be2:	1b40      	subs	r0, r0, r5
 8005be4:	6060      	str	r0, [r4, #4]
 8005be6:	6863      	ldr	r3, [r4, #4]
 8005be8:	6123      	str	r3, [r4, #16]
 8005bea:	2300      	movs	r3, #0
 8005bec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bf0:	e7aa      	b.n	8005b48 <_printf_i+0x14c>
 8005bf2:	6923      	ldr	r3, [r4, #16]
 8005bf4:	462a      	mov	r2, r5
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	4640      	mov	r0, r8
 8005bfa:	47d0      	blx	sl
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d0ad      	beq.n	8005b5c <_printf_i+0x160>
 8005c00:	6823      	ldr	r3, [r4, #0]
 8005c02:	079b      	lsls	r3, r3, #30
 8005c04:	d413      	bmi.n	8005c2e <_printf_i+0x232>
 8005c06:	68e0      	ldr	r0, [r4, #12]
 8005c08:	9b03      	ldr	r3, [sp, #12]
 8005c0a:	4298      	cmp	r0, r3
 8005c0c:	bfb8      	it	lt
 8005c0e:	4618      	movlt	r0, r3
 8005c10:	e7a6      	b.n	8005b60 <_printf_i+0x164>
 8005c12:	2301      	movs	r3, #1
 8005c14:	4632      	mov	r2, r6
 8005c16:	4649      	mov	r1, r9
 8005c18:	4640      	mov	r0, r8
 8005c1a:	47d0      	blx	sl
 8005c1c:	3001      	adds	r0, #1
 8005c1e:	d09d      	beq.n	8005b5c <_printf_i+0x160>
 8005c20:	3501      	adds	r5, #1
 8005c22:	68e3      	ldr	r3, [r4, #12]
 8005c24:	9903      	ldr	r1, [sp, #12]
 8005c26:	1a5b      	subs	r3, r3, r1
 8005c28:	42ab      	cmp	r3, r5
 8005c2a:	dcf2      	bgt.n	8005c12 <_printf_i+0x216>
 8005c2c:	e7eb      	b.n	8005c06 <_printf_i+0x20a>
 8005c2e:	2500      	movs	r5, #0
 8005c30:	f104 0619 	add.w	r6, r4, #25
 8005c34:	e7f5      	b.n	8005c22 <_printf_i+0x226>
 8005c36:	bf00      	nop
 8005c38:	08005e05 	.word	0x08005e05
 8005c3c:	08005e16 	.word	0x08005e16

08005c40 <memmove>:
 8005c40:	4288      	cmp	r0, r1
 8005c42:	b510      	push	{r4, lr}
 8005c44:	eb01 0402 	add.w	r4, r1, r2
 8005c48:	d902      	bls.n	8005c50 <memmove+0x10>
 8005c4a:	4284      	cmp	r4, r0
 8005c4c:	4623      	mov	r3, r4
 8005c4e:	d807      	bhi.n	8005c60 <memmove+0x20>
 8005c50:	1e43      	subs	r3, r0, #1
 8005c52:	42a1      	cmp	r1, r4
 8005c54:	d008      	beq.n	8005c68 <memmove+0x28>
 8005c56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c5e:	e7f8      	b.n	8005c52 <memmove+0x12>
 8005c60:	4402      	add	r2, r0
 8005c62:	4601      	mov	r1, r0
 8005c64:	428a      	cmp	r2, r1
 8005c66:	d100      	bne.n	8005c6a <memmove+0x2a>
 8005c68:	bd10      	pop	{r4, pc}
 8005c6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c72:	e7f7      	b.n	8005c64 <memmove+0x24>

08005c74 <_sbrk_r>:
 8005c74:	b538      	push	{r3, r4, r5, lr}
 8005c76:	4d06      	ldr	r5, [pc, #24]	; (8005c90 <_sbrk_r+0x1c>)
 8005c78:	2300      	movs	r3, #0
 8005c7a:	4604      	mov	r4, r0
 8005c7c:	4608      	mov	r0, r1
 8005c7e:	602b      	str	r3, [r5, #0]
 8005c80:	f7fb f8a6 	bl	8000dd0 <_sbrk>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d102      	bne.n	8005c8e <_sbrk_r+0x1a>
 8005c88:	682b      	ldr	r3, [r5, #0]
 8005c8a:	b103      	cbz	r3, 8005c8e <_sbrk_r+0x1a>
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	bd38      	pop	{r3, r4, r5, pc}
 8005c90:	20001370 	.word	0x20001370

08005c94 <memcpy>:
 8005c94:	440a      	add	r2, r1
 8005c96:	4291      	cmp	r1, r2
 8005c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c9c:	d100      	bne.n	8005ca0 <memcpy+0xc>
 8005c9e:	4770      	bx	lr
 8005ca0:	b510      	push	{r4, lr}
 8005ca2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ca6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005caa:	4291      	cmp	r1, r2
 8005cac:	d1f9      	bne.n	8005ca2 <memcpy+0xe>
 8005cae:	bd10      	pop	{r4, pc}

08005cb0 <_realloc_r>:
 8005cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb4:	4680      	mov	r8, r0
 8005cb6:	4614      	mov	r4, r2
 8005cb8:	460e      	mov	r6, r1
 8005cba:	b921      	cbnz	r1, 8005cc6 <_realloc_r+0x16>
 8005cbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc0:	4611      	mov	r1, r2
 8005cc2:	f7ff bc49 	b.w	8005558 <_malloc_r>
 8005cc6:	b92a      	cbnz	r2, 8005cd4 <_realloc_r+0x24>
 8005cc8:	f7ff fbda 	bl	8005480 <_free_r>
 8005ccc:	4625      	mov	r5, r4
 8005cce:	4628      	mov	r0, r5
 8005cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cd4:	f000 f81b 	bl	8005d0e <_malloc_usable_size_r>
 8005cd8:	4284      	cmp	r4, r0
 8005cda:	4607      	mov	r7, r0
 8005cdc:	d802      	bhi.n	8005ce4 <_realloc_r+0x34>
 8005cde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005ce2:	d812      	bhi.n	8005d0a <_realloc_r+0x5a>
 8005ce4:	4621      	mov	r1, r4
 8005ce6:	4640      	mov	r0, r8
 8005ce8:	f7ff fc36 	bl	8005558 <_malloc_r>
 8005cec:	4605      	mov	r5, r0
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	d0ed      	beq.n	8005cce <_realloc_r+0x1e>
 8005cf2:	42bc      	cmp	r4, r7
 8005cf4:	4622      	mov	r2, r4
 8005cf6:	4631      	mov	r1, r6
 8005cf8:	bf28      	it	cs
 8005cfa:	463a      	movcs	r2, r7
 8005cfc:	f7ff ffca 	bl	8005c94 <memcpy>
 8005d00:	4631      	mov	r1, r6
 8005d02:	4640      	mov	r0, r8
 8005d04:	f7ff fbbc 	bl	8005480 <_free_r>
 8005d08:	e7e1      	b.n	8005cce <_realloc_r+0x1e>
 8005d0a:	4635      	mov	r5, r6
 8005d0c:	e7df      	b.n	8005cce <_realloc_r+0x1e>

08005d0e <_malloc_usable_size_r>:
 8005d0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d12:	1f18      	subs	r0, r3, #4
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	bfbc      	itt	lt
 8005d18:	580b      	ldrlt	r3, [r1, r0]
 8005d1a:	18c0      	addlt	r0, r0, r3
 8005d1c:	4770      	bx	lr
	...

08005d20 <_init>:
 8005d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d22:	bf00      	nop
 8005d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d26:	bc08      	pop	{r3}
 8005d28:	469e      	mov	lr, r3
 8005d2a:	4770      	bx	lr

08005d2c <_fini>:
 8005d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d2e:	bf00      	nop
 8005d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d32:	bc08      	pop	{r3}
 8005d34:	469e      	mov	lr, r3
 8005d36:	4770      	bx	lr
