GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\CustomActivation.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\IRCAM.v'
Undeclared symbol 'clk460k', assumed default net type 'wire'("D:\document\GitHub\PE_module\IRCAM\src\IRCAM.v":18)
Undeclared symbol 'clk920k', assumed default net type 'wire'("D:\document\GitHub\PE_module\IRCAM\src\IRCAM.v":19)
Undeclared symbol 'clk100M', assumed default net type 'wire'("D:\document\GitHub\PE_module\IRCAM\src\IRCAM.v":24)
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\IRCAMtop.v'
WARN  (EX3628) : Redeclaration of ANSI port 'PEclk' is not allowed("D:\document\GitHub\PE_module\IRCAM\src\IRCAMtop.v":7)
WARN  (EX3628) : Redeclaration of ANSI port 'parallel_data' is not allowed("D:\document\GitHub\PE_module\IRCAM\src\IRCAMtop.v":9)
Undeclared symbol 'input_padding', assumed default net type 'wire'("D:\document\GitHub\PE_module\IRCAM\src\IRCAMtop.v":24)
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\PingPongBuffer.v'
WARN  (EX3801) : Parameter 'STATE_A' becomes localparam in 'PingPongBuffer' with formal parameter declaration list("D:\document\GitHub\PE_module\IRCAM\src\PingPongBuffer.v":24)
WARN  (EX3801) : Parameter 'STATE_B' becomes localparam in 'PingPongBuffer' with formal parameter declaration list("D:\document\GitHub\PE_module\IRCAM\src\PingPongBuffer.v":25)
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\UART_RX.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\clkdiv460k.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\clockDivider24.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\input_pre_data_module.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\input_pre_sram.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\middle_new_PE.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\middle_new_PEx24.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\mult_ip.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\new_PE.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\shift_register.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\sirv_gnrl_dffs.v'
Analyzing Verilog file 'D:\document\GitHub\PE_module\IRCAM\src\new_pool.v'
Compiling module 'pool_module'("D:\document\GitHub\PE_module\IRCAM\src\new_pool.v":2)
Extracting RAM for identifier 'pool_temp'("D:\document\GitHub\PE_module\IRCAM\src\new_pool.v":88)
Extracting RAM for identifier 'pool1'("D:\document\GitHub\PE_module\IRCAM\src\new_pool.v":169)
Extracting RAM for identifier 'pool2'("D:\document\GitHub\PE_module\IRCAM\src\new_pool.v":170)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\document\GitHub\PE_module\IRCAM\src\new_pool.v":135)
WARN  (EX3791) : Expression size 192 truncated to fit in target size 96("D:\document\GitHub\PE_module\IRCAM\src\new_pool.v":256)
NOTE  (EX0101) : Current top module is "pool_module"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\document\GitHub\PE_module\IRCAM\impl\gwsynthesis\TEST.vg" completed
[100%] Generate report file "D:\document\GitHub\PE_module\IRCAM\impl\gwsynthesis\TEST_syn.rpt.html" completed
GowinSynthesis finish
