
GAME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004cfc  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008dc  08004ed4  08004ed4  00014ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057b0  080057b0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  080057b0  080057b0  000157b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057b8  080057b8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  080057b8  080057b8  000157b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  080057c0  080057c0  000157c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080057c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  20000088  08005850  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000940  08005850  00020940  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d45  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035e0  00000000  00000000  00033dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  000373e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e00  00000000  00000000  00038338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000212c4  00000000  00000000  00039138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000154b2  00000000  00000000  0005a3fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bb807  00000000  00000000  0006f8ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012b0b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f60  00000000  00000000  0012b108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000088 	.word	0x20000088
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004ebc 	.word	0x08004ebc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000008c 	.word	0x2000008c
 8000214:	08004ebc 	.word	0x08004ebc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <_ZN5BlockC1EiiiiPKhii>:
#include "Block.h"
#include"Player.h"
#define true 1
#define false 0

Block::Block(int x, int y,int w,int h,const unsigned char* b,int ml,int mr) {//writing primary data to spike object
 800051c:	b480      	push	{r7}
 800051e:	b085      	sub	sp, #20
 8000520:	af00      	add	r7, sp, #0
 8000522:	60f8      	str	r0, [r7, #12]
 8000524:	60b9      	str	r1, [r7, #8]
 8000526:	607a      	str	r2, [r7, #4]
 8000528:	603b      	str	r3, [r7, #0]
 800052a:	4a0f      	ldr	r2, [pc, #60]	; (8000568 <_ZN5BlockC1EiiiiPKhii+0x4c>)
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000530:	68fb      	ldr	r3, [r7, #12]
 8000532:	68ba      	ldr	r2, [r7, #8]
 8000534:	605a      	str	r2, [r3, #4]
	pos_y=y;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	687a      	ldr	r2, [r7, #4]
 800053a:	609a      	str	r2, [r3, #8]
	width=w;
 800053c:	68fb      	ldr	r3, [r7, #12]
 800053e:	683a      	ldr	r2, [r7, #0]
 8000540:	60da      	str	r2, [r3, #12]
	height=h;
 8000542:	68fb      	ldr	r3, [r7, #12]
 8000544:	69ba      	ldr	r2, [r7, #24]
 8000546:	611a      	str	r2, [r3, #16]
    bitmap=b;
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	69fa      	ldr	r2, [r7, #28]
 800054c:	631a      	str	r2, [r3, #48]	; 0x30
    moveL=ml;
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	6a3a      	ldr	r2, [r7, #32]
 8000552:	619a      	str	r2, [r3, #24]
    moveR=mr;
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000558:	615a      	str	r2, [r3, #20]
}
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	4618      	mov	r0, r3
 800055e:	3714      	adds	r7, #20
 8000560:	46bd      	mov	sp, r7
 8000562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000566:	4770      	bx	lr
 8000568:	08004edc 	.word	0x08004edc

0800056c <_ZN5Block11generateHITEv>:
void Block::generateHIT(){ // it generates the hit box for this block
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	621a      	str	r2, [r3, #32]
	RHIT=pos_x+width;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	685a      	ldr	r2, [r3, #4]
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	441a      	add	r2, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	625a      	str	r2, [r3, #36]	; 0x24
	THIT=pos_y;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	689a      	ldr	r2, [r3, #8]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	629a      	str	r2, [r3, #40]	; 0x28
	BHIT=pos_y+height;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689a      	ldr	r2, [r3, #8]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	691b      	ldr	r3, [r3, #16]
 800059a:	441a      	add	r2, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <_ZN5Block13Display_BlockEv>:
void Block::Display_Block(){
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	6078      	str	r0, [r7, #4]
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	b2d8      	uxtb	r0, r3
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	b2d9      	uxtb	r1, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	b2dc      	uxtb	r4, r3
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	691b      	ldr	r3, [r3, #16]
 80005ce:	b2db      	uxtb	r3, r3
 80005d0:	2501      	movs	r5, #1
 80005d2:	9501      	str	r5, [sp, #4]
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	4623      	mov	r3, r4
 80005d8:	f001 fcd2 	bl	8001f80 <ssd1306_DrawBitmap>

}
 80005dc:	bf00      	nop
 80005de:	3708      	adds	r7, #8
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bdb0      	pop	{r4, r5, r7, pc}

080005e4 <_ZN5Block5CheckERiR6Player>:

void Block::Check(int &barrier,Player &player){ // it checks if player hit this block (int b is int barrier for gravitation function)
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	60f8      	str	r0, [r7, #12]
 80005ec:	60b9      	str	r1, [r7, #8]
 80005ee:	607a      	str	r2, [r7, #4]
player.generateHIT();
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f000 fc67 	bl	8000ec4 <_ZN6Player11generateHITEv>
generateHIT();
 80005f6:	68f8      	ldr	r0, [r7, #12]
 80005f8:	f7ff ffb8 	bl	800056c <_ZN5Block11generateHITEv>
if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	6a1a      	ldr	r2, [r3, #32]
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6a1b      	ldr	r3, [r3, #32]
 8000604:	429a      	cmp	r2, r3
 8000606:	dd0e      	ble.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	69da      	ldr	r2, [r3, #28]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000610:	429a      	cmp	r2, r3
 8000612:	da08      	bge.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800061c:	429a      	cmp	r2, r3
 800061e:	d102      	bne.n	8000626 <_ZN5Block5CheckERiR6Player+0x42>
barrier=1; //function turn of our gravitation so we do not fall of this block {is barrier for gravitation)
 8000620:	68bb      	ldr	r3, [r7, #8]
 8000622:	2201      	movs	r2, #1
 8000624:	601a      	str	r2, [r3, #0]
}

if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of block
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	6a1a      	ldr	r2, [r3, #32]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	6a1b      	ldr	r3, [r3, #32]
 800062e:	429a      	cmp	r2, r3
 8000630:	db2b      	blt.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800063a:	429a      	cmp	r2, r3
 800063c:	db05      	blt.n	800064a <_ZN5Block5CheckERiR6Player+0x66>
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000642:	68fb      	ldr	r3, [r7, #12]
 8000644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000646:	429a      	cmp	r2, r3
 8000648:	dd0b      	ble.n	8000662 <_ZN5Block5CheckERiR6Player+0x7e>
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000652:	429a      	cmp	r2, r3
 8000654:	dc19      	bgt.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800065a:	68fb      	ldr	r3, [r7, #12]
 800065c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800065e:	429a      	cmp	r2, r3
 8000660:	dd13      	ble.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6a1a      	ldr	r2, [r3, #32]
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800066a:	429a      	cmp	r2, r3
 800066c:	da0d      	bge.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
  player.pos_x--;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	68db      	ldr	r3, [r3, #12]
 8000672:	1e5a      	subs	r2, r3, #1
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	60da      	str	r2, [r3, #12]

  if(is_block_moving==true){//because of this "if" moving block can move the moving player
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	69db      	ldr	r3, [r3, #28]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d104      	bne.n	800068a <_ZN5Block5CheckERiR6Player+0xa6>
  player.pos_x--;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	1e5a      	subs	r2, r3, #1
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	60da      	str	r2, [r3, #12]
  }

}

if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit the right side of block
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	69da      	ldr	r2, [r3, #28]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000692:	429a      	cmp	r2, r3
 8000694:	dc2b      	bgt.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800069e:	429a      	cmp	r2, r3
 80006a0:	db05      	blt.n	80006ae <_ZN5Block5CheckERiR6Player+0xca>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006aa:	429a      	cmp	r2, r3
 80006ac:	dd0b      	ble.n	80006c6 <_ZN5Block5CheckERiR6Player+0xe2>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006b6:	429a      	cmp	r2, r3
 80006b8:	dc19      	bgt.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80006c2:	429a      	cmp	r2, r3
 80006c4:	dd13      	ble.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	69da      	ldr	r2, [r3, #28]
 80006ca:	68fb      	ldr	r3, [r7, #12]
 80006cc:	6a1b      	ldr	r3, [r3, #32]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	dd0d      	ble.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 player.pos_x++;
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	1c5a      	adds	r2, r3, #1
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	60da      	str	r2, [r3, #12]

 if(is_block_moving==true){//because of this "if" moving block can move the moving player
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	69db      	ldr	r3, [r3, #28]
 80006e0:	2b01      	cmp	r3, #1
 80006e2:	d104      	bne.n	80006ee <_ZN5Block5CheckERiR6Player+0x10a>
 player.pos_x++;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	68db      	ldr	r3, [r3, #12]
 80006e8:	1c5a      	adds	r2, r3, #1
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	60da      	str	r2, [r3, #12]
 }

 }
//TODO write function for hiting bottom of block
}
 80006ee:	bf00      	nop
 80006f0:	3710      	adds	r7, #16
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}

080006f6 <_ZN5Block10Move_BlockEiiRiR6Player>:

void Block:: Move_Block(int point_A,int point_B,int &barrier,Player &player){
 80006f6:	b580      	push	{r7, lr}
 80006f8:	b084      	sub	sp, #16
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	60f8      	str	r0, [r7, #12]
 80006fe:	60b9      	str	r1, [r7, #8]
 8000700:	607a      	str	r2, [r7, #4]
 8000702:	603b      	str	r3, [r7, #0]
    is_block_moving=true;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2201      	movs	r2, #1
 8000708:	61da      	str	r2, [r3, #28]
	if(moveR==true){   //moving the block form point A to point B
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	2b01      	cmp	r3, #1
 8000710:	d104      	bne.n	800071c <_ZN5Block10Move_BlockEiiRiR6Player+0x26>
	   pos_x++;
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	1c5a      	adds	r2, r3, #1
 8000718:	68fb      	ldr	r3, [r7, #12]
 800071a:	605a      	str	r2, [r3, #4]
	  }
	if(moveL==true){   //moving the block form point B to point A
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	2b01      	cmp	r3, #1
 8000722:	d104      	bne.n	800072e <_ZN5Block10Move_BlockEiiRiR6Player+0x38>
	   pos_x--;
 8000724:	68fb      	ldr	r3, [r7, #12]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	1e5a      	subs	r2, r3, #1
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	605a      	str	r2, [r3, #4]
	  }
	if(pos_x==point_A){//check if block hit the point_A
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	68ba      	ldr	r2, [r7, #8]
 8000734:	429a      	cmp	r2, r3
 8000736:	d105      	bne.n	8000744 <_ZN5Block10Move_BlockEiiRiR6Player+0x4e>
	   moveL=false;
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2200      	movs	r2, #0
 800073c:	619a      	str	r2, [r3, #24]
	   moveR=true;
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	2201      	movs	r2, #1
 8000742:	615a      	str	r2, [r3, #20]
	  }
	if(RHIT==point_B){//check if block hit the ponit_B
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000748:	687a      	ldr	r2, [r7, #4]
 800074a:	429a      	cmp	r2, r3
 800074c:	d105      	bne.n	800075a <_ZN5Block10Move_BlockEiiRiR6Player+0x64>
	   moveL=true;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2201      	movs	r2, #1
 8000752:	619a      	str	r2, [r3, #24]
	   moveR=false;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	2200      	movs	r2, #0
 8000758:	615a      	str	r2, [r3, #20]
 }
	//----moving character-----// /*<-- the player can ride on block (be on him and move with him without doing anything)*/
	player.generateHIT();
 800075a:	69b8      	ldr	r0, [r7, #24]
 800075c:	f000 fbb2 	bl	8000ec4 <_ZN6Player11generateHITEv>
	generateHIT();
 8000760:	68f8      	ldr	r0, [r7, #12]
 8000762:	f7ff ff03 	bl	800056c <_ZN5Block11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8000766:	69bb      	ldr	r3, [r7, #24]
 8000768:	6a1a      	ldr	r2, [r3, #32]
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	6a1b      	ldr	r3, [r3, #32]
 800076e:	429a      	cmp	r2, r3
 8000770:	dd20      	ble.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
 8000772:	69bb      	ldr	r3, [r7, #24]
 8000774:	69da      	ldr	r2, [r3, #28]
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077a:	429a      	cmp	r2, r3
 800077c:	da1a      	bge.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
 800077e:	69bb      	ldr	r3, [r7, #24]
 8000780:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000782:	68fb      	ldr	r3, [r7, #12]
 8000784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000786:	429a      	cmp	r2, r3
 8000788:	d114      	bne.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
	barrier=1;  //function turn of our gravitation so we do not fall of this block {is barrier for gravitation)
 800078a:	683b      	ldr	r3, [r7, #0]
 800078c:	2201      	movs	r2, #1
 800078e:	601a      	str	r2, [r3, #0]
	if(moveR==true){
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	695b      	ldr	r3, [r3, #20]
 8000794:	2b01      	cmp	r3, #1
 8000796:	d104      	bne.n	80007a2 <_ZN5Block10Move_BlockEiiRiR6Player+0xac>
		player.pos_x++;
 8000798:	69bb      	ldr	r3, [r7, #24]
 800079a:	68db      	ldr	r3, [r3, #12]
 800079c:	1c5a      	adds	r2, r3, #1
 800079e:	69bb      	ldr	r3, [r7, #24]
 80007a0:	60da      	str	r2, [r3, #12]
	}
	if(moveL==true){
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d104      	bne.n	80007b4 <_ZN5Block10Move_BlockEiiRiR6Player+0xbe>
	    player.pos_x--;
 80007aa:	69bb      	ldr	r3, [r7, #24]
 80007ac:	68db      	ldr	r3, [r3, #12]
 80007ae:	1e5a      	subs	r2, r3, #1
 80007b0:	69bb      	ldr	r3, [r7, #24]
 80007b2:	60da      	str	r2, [r3, #12]
	}
  }
}
 80007b4:	bf00      	nop
 80007b6:	3710      	adds	r7, #16
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}

080007bc <_ZN5Block15Change_positionEii>:
void Block::Change_position(int x,int y){
 80007bc:	b480      	push	{r7}
 80007be:	b085      	sub	sp, #20
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	pos_x=x;
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	605a      	str	r2, [r3, #4]
	pos_y=y;
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	609a      	str	r2, [r3, #8]
}
 80007d4:	bf00      	nop
 80007d6:	3714      	adds	r7, #20
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <_ZN5BlockD1Ev>:
Block::~Block() {
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <_ZN5BlockD1Ev+0x1c>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4618      	mov	r0, r3
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr
 80007fc:	08004edc 	.word	0x08004edc

08000800 <_ZN5BlockD0Ev>:
Block::~Block() {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
}
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f7ff ffe9 	bl	80007e0 <_ZN5BlockD1Ev>
 800080e:	2134      	movs	r1, #52	; 0x34
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f004 fac1 	bl	8004d98 <_ZdlPvj>
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	4618      	mov	r0, r3
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <_ZN4CoinC1EiiiiPKhi>:
#include <Coin.h>
#define true 1
#define false 0


Coin::Coin(int x,int y,int w,int h,const unsigned char* b,int icl){
 8000820:	b480      	push	{r7}
 8000822:	b085      	sub	sp, #20
 8000824:	af00      	add	r7, sp, #0
 8000826:	60f8      	str	r0, [r7, #12]
 8000828:	60b9      	str	r1, [r7, #8]
 800082a:	607a      	str	r2, [r7, #4]
 800082c:	603b      	str	r3, [r7, #0]
 800082e:	4a0e      	ldr	r2, [pc, #56]	; (8000868 <_ZN4CoinC1EiiiiPKhi+0x48>)
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	68ba      	ldr	r2, [r7, #8]
 8000838:	609a      	str	r2, [r3, #8]
	pos_y=y;
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	60da      	str	r2, [r3, #12]
	width=w;
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	683a      	ldr	r2, [r7, #0]
 8000844:	611a      	str	r2, [r3, #16]
	height=h;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	69ba      	ldr	r2, [r7, #24]
 800084a:	615a      	str	r2, [r3, #20]
	bitmap=b;
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	69fa      	ldr	r2, [r7, #28]
 8000850:	629a      	str	r2, [r3, #40]	; 0x28
	is_coin_alive=icl;
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	6a3a      	ldr	r2, [r7, #32]
 8000856:	605a      	str	r2, [r3, #4]

}
 8000858:	68fb      	ldr	r3, [r7, #12]
 800085a:	4618      	mov	r0, r3
 800085c:	3714      	adds	r7, #20
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	08004eec 	.word	0x08004eec

0800086c <_ZN4Coin5CheckER6PlayerRi>:

void Coin::Check(Player &player,int &map){//checking if player(boxi) grab this coin
 800086c:	b580      	push	{r7, lr}
 800086e:	b084      	sub	sp, #16
 8000870:	af00      	add	r7, sp, #0
 8000872:	60f8      	str	r0, [r7, #12]
 8000874:	60b9      	str	r1, [r7, #8]
 8000876:	607a      	str	r2, [r7, #4]
if(is_coin_alive==true){
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	685b      	ldr	r3, [r3, #4]
 800087c:	2b01      	cmp	r3, #1
 800087e:	f040 8087 	bne.w	8000990 <_ZN4Coin5CheckER6PlayerRi+0x124>
	player.generateHIT();
 8000882:	68b8      	ldr	r0, [r7, #8]
 8000884:	f000 fb1e 	bl	8000ec4 <_ZN6Player11generateHITEv>
	generateHIT();
 8000888:	68f8      	ldr	r0, [r7, #12]
 800088a:	f000 f885 	bl	8000998 <_ZN4Coin11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	6a1a      	ldr	r2, [r3, #32]
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	699b      	ldr	r3, [r3, #24]
 8000896:	429a      	cmp	r2, r3
 8000898:	dd18      	ble.n	80008cc <_ZN4Coin5CheckER6PlayerRi+0x60>
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	69da      	ldr	r2, [r3, #28]
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	69db      	ldr	r3, [r3, #28]
 80008a2:	429a      	cmp	r2, r3
 80008a4:	da12      	bge.n	80008cc <_ZN4Coin5CheckER6PlayerRi+0x60>
 80008a6:	68bb      	ldr	r3, [r7, #8]
 80008a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	6a1b      	ldr	r3, [r3, #32]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d10c      	bne.n	80008cc <_ZN4Coin5CheckER6PlayerRi+0x60>
	    player.Player_coins++;
 80008b2:	68bb      	ldr	r3, [r7, #8]
 80008b4:	689b      	ldr	r3, [r3, #8]
 80008b6:	1c5a      	adds	r2, r3, #1
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	609a      	str	r2, [r3, #8]
	    map++;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	1c5a      	adds	r2, r3, #1
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	601a      	str	r2, [r3, #0]
	   is_coin_alive=false;
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	2200      	movs	r2, #0
 80008ca:	605a      	str	r2, [r3, #4]
	}

	if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of coin
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	6a1a      	ldr	r2, [r3, #32]
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	429a      	cmp	r2, r3
 80008d6:	db2a      	blt.n	800092e <_ZN4Coin5CheckER6PlayerRi+0xc2>
 80008d8:	68bb      	ldr	r3, [r7, #8]
 80008da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	6a1b      	ldr	r3, [r3, #32]
 80008e0:	429a      	cmp	r2, r3
 80008e2:	db05      	blt.n	80008f0 <_ZN4Coin5CheckER6PlayerRi+0x84>
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ec:	429a      	cmp	r2, r3
 80008ee:	dd0b      	ble.n	8000908 <_ZN4Coin5CheckER6PlayerRi+0x9c>
 80008f0:	68bb      	ldr	r3, [r7, #8]
 80008f2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008f8:	429a      	cmp	r2, r3
 80008fa:	dc18      	bgt.n	800092e <_ZN4Coin5CheckER6PlayerRi+0xc2>
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	6a1b      	ldr	r3, [r3, #32]
 8000904:	429a      	cmp	r2, r3
 8000906:	dd12      	ble.n	800092e <_ZN4Coin5CheckER6PlayerRi+0xc2>
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	6a1a      	ldr	r2, [r3, #32]
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	69db      	ldr	r3, [r3, #28]
 8000910:	429a      	cmp	r2, r3
 8000912:	da0c      	bge.n	800092e <_ZN4Coin5CheckER6PlayerRi+0xc2>
	    player.Player_coins++;
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	1c5a      	adds	r2, r3, #1
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	609a      	str	r2, [r3, #8]
	    map++;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	1c5a      	adds	r2, r3, #1
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	601a      	str	r2, [r3, #0]
	    is_coin_alive=false;
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	2200      	movs	r2, #0
 800092c:	605a      	str	r2, [r3, #4]
	}

	if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit the right side of coin
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	69da      	ldr	r2, [r3, #28]
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	69db      	ldr	r3, [r3, #28]
 8000936:	429a      	cmp	r2, r3
 8000938:	dc2a      	bgt.n	8000990 <_ZN4Coin5CheckER6PlayerRi+0x124>
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	6a1b      	ldr	r3, [r3, #32]
 8000942:	429a      	cmp	r2, r3
 8000944:	db05      	blt.n	8000952 <_ZN4Coin5CheckER6PlayerRi+0xe6>
 8000946:	68bb      	ldr	r3, [r7, #8]
 8000948:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800094e:	429a      	cmp	r2, r3
 8000950:	dd0b      	ble.n	800096a <_ZN4Coin5CheckER6PlayerRi+0xfe>
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000956:	68fb      	ldr	r3, [r7, #12]
 8000958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800095a:	429a      	cmp	r2, r3
 800095c:	dc18      	bgt.n	8000990 <_ZN4Coin5CheckER6PlayerRi+0x124>
 800095e:	68bb      	ldr	r3, [r7, #8]
 8000960:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	6a1b      	ldr	r3, [r3, #32]
 8000966:	429a      	cmp	r2, r3
 8000968:	dd12      	ble.n	8000990 <_ZN4Coin5CheckER6PlayerRi+0x124>
 800096a:	68bb      	ldr	r3, [r7, #8]
 800096c:	69da      	ldr	r2, [r3, #28]
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	429a      	cmp	r2, r3
 8000974:	dd0c      	ble.n	8000990 <_ZN4Coin5CheckER6PlayerRi+0x124>
	    player.Player_coins++;
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	689b      	ldr	r3, [r3, #8]
 800097a:	1c5a      	adds	r2, r3, #1
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	609a      	str	r2, [r3, #8]
	    map++;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	1c5a      	adds	r2, r3, #1
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	601a      	str	r2, [r3, #0]
	    is_coin_alive=false;
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	2200      	movs	r2, #0
 800098e:	605a      	str	r2, [r3, #4]

	 }
}
}
 8000990:	bf00      	nop
 8000992:	3710      	adds	r7, #16
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <_ZN4Coin11generateHITEv>:

void Coin::generateHIT(){ //generates hit box of coin
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	689a      	ldr	r2, [r3, #8]
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	619a      	str	r2, [r3, #24]
	RHIT=pos_x+width;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	689a      	ldr	r2, [r3, #8]
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	691b      	ldr	r3, [r3, #16]
 80009b0:	441a      	add	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	61da      	str	r2, [r3, #28]
	THIT=pos_y;
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	68da      	ldr	r2, [r3, #12]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	621a      	str	r2, [r3, #32]
	BHIT=pos_y+height;
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	68da      	ldr	r2, [r3, #12]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	695b      	ldr	r3, [r3, #20]
 80009c6:	441a      	add	r2, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	625a      	str	r2, [r3, #36]	; 0x24
}
 80009cc:	bf00      	nop
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <_ZN4Coin12Display_CoinEv>:

void Coin::Display_Coin(){//if coin is alive can be displayed
 80009d8:	b5b0      	push	{r4, r5, r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af02      	add	r7, sp, #8
 80009de:	6078      	str	r0, [r7, #4]
	if(is_coin_alive==true){
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	2b01      	cmp	r3, #1
 80009e6:	d113      	bne.n	8000a10 <_ZN4Coin12Display_CoinEv+0x38>
		ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	689b      	ldr	r3, [r3, #8]
 80009ec:	b2d8      	uxtb	r0, r3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	68db      	ldr	r3, [r3, #12]
 80009f2:	b2d9      	uxtb	r1, r3
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	691b      	ldr	r3, [r3, #16]
 80009fc:	b2dc      	uxtb	r4, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	695b      	ldr	r3, [r3, #20]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2501      	movs	r5, #1
 8000a06:	9501      	str	r5, [sp, #4]
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	4623      	mov	r3, r4
 8000a0c:	f001 fab8 	bl	8001f80 <ssd1306_DrawBitmap>
	}
}
 8000a10:	bf00      	nop
 8000a12:	3708      	adds	r7, #8
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bdb0      	pop	{r4, r5, r7, pc}

08000a18 <_ZN4Coin15Change_positionEii>:
void Coin::Change_position(int x,int y){//repositioning
 8000a18:	b480      	push	{r7}
 8000a1a:	b085      	sub	sp, #20
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60f8      	str	r0, [r7, #12]
 8000a20:	60b9      	str	r1, [r7, #8]
 8000a22:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	68ba      	ldr	r2, [r7, #8]
 8000a28:	609a      	str	r2, [r3, #8]
	pos_y=y;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	60da      	str	r2, [r3, #12]
}
 8000a30:	bf00      	nop
 8000a32:	3714      	adds	r7, #20
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <_ZN4CoinD1Ev>:
Coin::~Coin() {
 8000a3c:	b480      	push	{r7}
 8000a3e:	b083      	sub	sp, #12
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
 8000a44:	4a04      	ldr	r2, [pc, #16]	; (8000a58 <_ZN4CoinD1Ev+0x1c>)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	08004eec 	.word	0x08004eec

08000a5c <_ZN4CoinD0Ev>:
Coin::~Coin() {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
}
 8000a64:	6878      	ldr	r0, [r7, #4]
 8000a66:	f7ff ffe9 	bl	8000a3c <_ZN4CoinD1Ev>
 8000a6a:	212c      	movs	r1, #44	; 0x2c
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f004 f993 	bl	8004d98 <_ZdlPvj>
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	4618      	mov	r0, r3
 8000a76:	3708      	adds	r7, #8
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}

08000a7c <_ZN3MapC1EPKhiiii>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Map.h>

Map::Map(const unsigned char* b ,int w ,int h, int x, int y){
 8000a7c:	b480      	push	{r7}
 8000a7e:	b085      	sub	sp, #20
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
 8000a88:	603b      	str	r3, [r7, #0]
 8000a8a:	4a0c      	ldr	r2, [pc, #48]	; (8000abc <_ZN3MapC1EPKhiiii+0x40>)
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	605a      	str	r2, [r3, #4]
	pos_y=y;
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	69fa      	ldr	r2, [r7, #28]
 8000a9a:	609a      	str	r2, [r3, #8]
	width=w;
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	687a      	ldr	r2, [r7, #4]
 8000aa0:	60da      	str	r2, [r3, #12]
	height=h;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	683a      	ldr	r2, [r7, #0]
 8000aa6:	611a      	str	r2, [r3, #16]
	bitmap=b;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	68ba      	ldr	r2, [r7, #8]
 8000aac:	615a      	str	r2, [r3, #20]
}
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	3714      	adds	r7, #20
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aba:	4770      	bx	lr
 8000abc:	08004efc 	.word	0x08004efc

08000ac0 <_ZN3Map11Display_mapEv>:
void Map::Display_map(){
 8000ac0:	b5b0      	push	{r4, r5, r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af02      	add	r7, sp, #8
 8000ac6:	6078      	str	r0, [r7, #4]
	//ssd1306_Fill(Black);
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height,White);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	b2d8      	uxtb	r0, r3
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	689b      	ldr	r3, [r3, #8]
 8000ad2:	b2d9      	uxtb	r1, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	695a      	ldr	r2, [r3, #20]
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	b2dc      	uxtb	r4, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	691b      	ldr	r3, [r3, #16]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	2501      	movs	r5, #1
 8000ae6:	9501      	str	r5, [sp, #4]
 8000ae8:	9300      	str	r3, [sp, #0]
 8000aea:	4623      	mov	r3, r4
 8000aec:	f001 fa48 	bl	8001f80 <ssd1306_DrawBitmap>
    //ssd1306_UpdateScreen();
}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bdb0      	pop	{r4, r5, r7, pc}

08000af8 <_ZN3MapD1Ev>:
Map::~Map() {
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	4a04      	ldr	r2, [pc, #16]	; (8000b14 <_ZN3MapD1Ev+0x1c>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	08004efc 	.word	0x08004efc

08000b18 <_ZN3MapD0Ev>:
Map::~Map() {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
}
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f7ff ffe9 	bl	8000af8 <_ZN3MapD1Ev>
 8000b26:	2118      	movs	r1, #24
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f004 f935 	bl	8004d98 <_ZdlPvj>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4618      	mov	r0, r3
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <_ZN3MobC1EiiiiiPKhii>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Player.h>
#include <Mob.h>

Mob::Mob(int x,int y,int is_al,int w,int h,const unsigned char* b,int ml,int mr){
 8000b38:	b480      	push	{r7}
 8000b3a:	b085      	sub	sp, #20
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
 8000b44:	603b      	str	r3, [r7, #0]
 8000b46:	4a11      	ldr	r2, [pc, #68]	; (8000b8c <_ZN3MobC1EiiiiiPKhii+0x54>)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	68ba      	ldr	r2, [r7, #8]
 8000b50:	609a      	str	r2, [r3, #8]
	pos_y=y;
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	60da      	str	r2, [r3, #12]

	is_mob_alive=is_al;
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	683a      	ldr	r2, [r7, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
	width=w;
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	69ba      	ldr	r2, [r7, #24]
 8000b62:	611a      	str	r2, [r3, #16]
	height=h;
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	69fa      	ldr	r2, [r7, #28]
 8000b68:	615a      	str	r2, [r3, #20]
	bitmap=b;
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	6a3a      	ldr	r2, [r7, #32]
 8000b6e:	631a      	str	r2, [r3, #48]	; 0x30
	moveL=ml;
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b74:	61da      	str	r2, [r3, #28]
	moveR=mr;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b7a:	619a      	str	r2, [r3, #24]
}
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	08004f0c 	.word	0x08004f0c

08000b90 <_ZN3Mob11generateHITEv>:

void Mob::generateHIT(){
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689a      	ldr	r2, [r3, #8]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	621a      	str	r2, [r3, #32]
	RHIT=pos_x+width;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	689a      	ldr	r2, [r3, #8]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	441a      	add	r2, r3
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	625a      	str	r2, [r3, #36]	; 0x24
	THIT=pos_y;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	68da      	ldr	r2, [r3, #12]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	629a      	str	r2, [r3, #40]	; 0x28
	BHIT=pos_y+height;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	68da      	ldr	r2, [r3, #12]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	695b      	ldr	r3, [r3, #20]
 8000bbe:	441a      	add	r2, r3
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <_ZN3Mob5checkER6Player>:

void Mob::check(Player &player){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
generateHIT();
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f7ff ffd8 	bl	8000b90 <_ZN3Mob11generateHITEv>
player.generateHIT();
 8000be0:	6838      	ldr	r0, [r7, #0]
 8000be2:	f000 f96f 	bl	8000ec4 <_ZN6Player11generateHITEv>
if(is_mob_alive==1){
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	685b      	ldr	r3, [r3, #4]
 8000bea:	2b01      	cmp	r3, #1
 8000bec:	d143      	bne.n	8000c76 <_ZN3Mob5checkER6Player+0xa6>

if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){//if player hit mob's head mob dies
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	6a1a      	ldr	r2, [r3, #32]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6a1b      	ldr	r3, [r3, #32]
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	dd0e      	ble.n	8000c18 <_ZN3Mob5checkER6Player+0x48>
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	69da      	ldr	r2, [r3, #28]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c02:	429a      	cmp	r2, r3
 8000c04:	da08      	bge.n	8000c18 <_ZN3Mob5checkER6Player+0x48>
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	d102      	bne.n	8000c18 <_ZN3Mob5checkER6Player+0x48>
  is_mob_alive=0;//Mob dies
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2200      	movs	r2, #0
 8000c16:	605a      	str	r2, [r3, #4]


if((player.LHIT<=RHIT)&&(player.BHIT>=BHIT)&&(player.BHIT<=THIT)){// if player hit the right side of Mob
  player.Player_live--;//player is loosing his hearts
  }*/
if((player.RHIT==LHIT)&&(player.THIT>=THIT)&&(player.BHIT<=BHIT)){//if player hit left side of Mob
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	6a1a      	ldr	r2, [r3, #32]
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6a1b      	ldr	r3, [r3, #32]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d110      	bne.n	8000c46 <_ZN3Mob5checkER6Player+0x76>
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	db0a      	blt.n	8000c46 <_ZN3Mob5checkER6Player+0x76>
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	dc04      	bgt.n	8000c46 <_ZN3Mob5checkER6Player+0x76>
  player.Player_live--;//player is loosing his hearts
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	1e5a      	subs	r2, r3, #1
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	605a      	str	r2, [r3, #4]
}


if((player.LHIT==RHIT)&&(player.THIT>=THIT)&&(player.BHIT<=BHIT)){// if player hit the right side of Mob
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	69da      	ldr	r2, [r3, #28]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d114      	bne.n	8000c7c <_ZN3Mob5checkER6Player+0xac>
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	db0e      	blt.n	8000c7c <_ZN3Mob5checkER6Player+0xac>
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c66:	429a      	cmp	r2, r3
 8000c68:	dc08      	bgt.n	8000c7c <_ZN3Mob5checkER6Player+0xac>
  player.Player_live--;//player is loosing his hearts
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	1e5a      	subs	r2, r3, #1
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	605a      	str	r2, [r3, #4]
 }
else{
   pos_y=100;
   //throwing body of dead Mob out of the map
}
}
 8000c74:	e002      	b.n	8000c7c <_ZN3Mob5checkER6Player+0xac>
   pos_y=100;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2264      	movs	r2, #100	; 0x64
 8000c7a:	60da      	str	r2, [r3, #12]
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <_ZN3Mob8Move_mobEii>:

void Mob::Move_mob(int point_A, int point_B){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	60f8      	str	r0, [r7, #12]
 8000c8c:	60b9      	str	r1, [r7, #8]
 8000c8e:	607a      	str	r2, [r7, #4]
	generateHIT();
 8000c90:	68f8      	ldr	r0, [r7, #12]
 8000c92:	f7ff ff7d 	bl	8000b90 <_ZN3Mob11generateHITEv>
	if(is_mob_alive==1){
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	685b      	ldr	r3, [r3, #4]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d127      	bne.n	8000cee <_ZN3Mob8Move_mobEii+0x6a>
	if(moveR==true){   //moving  Mob form point A to point B
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	699b      	ldr	r3, [r3, #24]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d104      	bne.n	8000cb0 <_ZN3Mob8Move_mobEii+0x2c>
		   pos_x++;
 8000ca6:	68fb      	ldr	r3, [r7, #12]
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	609a      	str	r2, [r3, #8]
		  }
		if(moveL==true){   //moving Mob form point B to point A
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	69db      	ldr	r3, [r3, #28]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d104      	bne.n	8000cc2 <_ZN3Mob8Move_mobEii+0x3e>
		   pos_x--;
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	1e5a      	subs	r2, r3, #1
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	609a      	str	r2, [r3, #8]
		  }
		if(pos_x==point_A){//check if Mob hit the point_A
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d105      	bne.n	8000cd8 <_ZN3Mob8Move_mobEii+0x54>
		   moveL=false;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
		   moveR=true;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	619a      	str	r2, [r3, #24]
		  }
		if(RHIT==point_B){//check if Mob hit the ponit_B
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d105      	bne.n	8000cee <_ZN3Mob8Move_mobEii+0x6a>
		   moveL=true;
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	61da      	str	r2, [r3, #28]
		   moveR=false;
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	2200      	movs	r2, #0
 8000cec:	619a      	str	r2, [r3, #24]
          }
	}
}
 8000cee:	bf00      	nop
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <_ZN3Mob11Display_mobEv>:
void Mob::Display_mob(){
 8000cf6:	b5b0      	push	{r4, r5, r7, lr}
 8000cf8:	b084      	sub	sp, #16
 8000cfa:	af02      	add	r7, sp, #8
 8000cfc:	6078      	str	r0, [r7, #4]
	if(is_mob_alive==1){
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	2b01      	cmp	r3, #1
 8000d04:	d113      	bne.n	8000d2e <_ZN3Mob11Display_mobEv+0x38>
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	b2d8      	uxtb	r0, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	b2d9      	uxtb	r1, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	691b      	ldr	r3, [r3, #16]
 8000d1a:	b2dc      	uxtb	r4, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	695b      	ldr	r3, [r3, #20]
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	2501      	movs	r5, #1
 8000d24:	9501      	str	r5, [sp, #4]
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	4623      	mov	r3, r4
 8000d2a:	f001 f929 	bl	8001f80 <ssd1306_DrawBitmap>
	}
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bdb0      	pop	{r4, r5, r7, pc}

08000d36 <_ZN3Mob15Change_positionEii>:
void Mob::Change_position(int x,int y){
 8000d36:	b480      	push	{r7}
 8000d38:	b085      	sub	sp, #20
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	60f8      	str	r0, [r7, #12]
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	68ba      	ldr	r2, [r7, #8]
 8000d46:	609a      	str	r2, [r3, #8]
	pos_y=y;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	60da      	str	r2, [r3, #12]
}
 8000d4e:	bf00      	nop
 8000d50:	3714      	adds	r7, #20
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
	...

08000d5c <_ZN3MobD1Ev>:
Mob::~Mob() {
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	4a04      	ldr	r2, [pc, #16]	; (8000d78 <_ZN3MobD1Ev+0x1c>)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	08004f0c 	.word	0x08004f0c

08000d7c <_ZN3MobD0Ev>:
Mob::~Mob() {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
}
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ffe9 	bl	8000d5c <_ZN3MobD1Ev>
 8000d8a:	2134      	movs	r1, #52	; 0x34
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f004 f803 	bl	8004d98 <_ZdlPvj>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4618      	mov	r0, r3
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <_ZN6PlayerC1EiiiiiPKh>:
#include"ssd1306.h"
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include <Player.h>

Player::Player(int x,int y,int w,int h,int p_l,const unsigned char* b) {//setting values and generating hit box
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b084      	sub	sp, #16
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
 8000da8:	603b      	str	r3, [r7, #0]
 8000daa:	4a0e      	ldr	r2, [pc, #56]	; (8000de4 <_ZN6PlayerC1EiiiiiPKh+0x48>)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	601a      	str	r2, [r3, #0]
	pos_x=x;
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	60da      	str	r2, [r3, #12]
	pos_y=y;
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	611a      	str	r2, [r3, #16]
	width=w;
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	683a      	ldr	r2, [r7, #0]
 8000dc0:	615a      	str	r2, [r3, #20]
	height=h;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	69ba      	ldr	r2, [r7, #24]
 8000dc6:	619a      	str	r2, [r3, #24]
	bitmap=b;
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	6a3a      	ldr	r2, [r7, #32]
 8000dcc:	62da      	str	r2, [r3, #44]	; 0x2c
    Player_live=p_l;
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	69fa      	ldr	r2, [r7, #28]
 8000dd2:	605a      	str	r2, [r3, #4]
	generateHIT();
 8000dd4:	68f8      	ldr	r0, [r7, #12]
 8000dd6:	f000 f875 	bl	8000ec4 <_ZN6Player11generateHITEv>
}
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3710      	adds	r7, #16
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}
 8000de4:	08004f24 	.word	0x08004f24

08000de8 <_ZN6Player14Display_PlayerEv>:
void Player::Display_Player(){ //drawing the player
 8000de8:	b5b0      	push	{r4, r5, r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af02      	add	r7, sp, #8
 8000dee:	6078      	str	r0, [r7, #4]

	ssd1306_DrawBitmap(pos_x, pos_y, bitmap,width, height, White);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	b2d8      	uxtb	r0, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	691b      	ldr	r3, [r3, #16]
 8000dfa:	b2d9      	uxtb	r1, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	695b      	ldr	r3, [r3, #20]
 8000e04:	b2dc      	uxtb	r4, r3
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	699b      	ldr	r3, [r3, #24]
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2501      	movs	r5, #1
 8000e0e:	9501      	str	r5, [sp, #4]
 8000e10:	9300      	str	r3, [sp, #0]
 8000e12:	4623      	mov	r3, r4
 8000e14:	f001 f8b4 	bl	8001f80 <ssd1306_DrawBitmap>

}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bdb0      	pop	{r4, r5, r7, pc}

08000e20 <_ZN6Player21Display_Player_heartsEv>:
void Player::Display_Player_hearts(){//drawing player's hearts
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af02      	add	r7, sp, #8
 8000e26:	6078      	str	r0, [r7, #4]

	if(Player_live==3){//if player has all lives
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	2b03      	cmp	r3, #3
 8000e2e:	d11d      	bne.n	8000e6c <_ZN6Player21Display_Player_heartsEv+0x4c>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e30:	2301      	movs	r3, #1
 8000e32:	9301      	str	r3, [sp, #4]
 8000e34:	2305      	movs	r3, #5
 8000e36:	9300      	str	r3, [sp, #0]
 8000e38:	2305      	movs	r3, #5
 8000e3a:	4a21      	ldr	r2, [pc, #132]	; (8000ec0 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2079      	movs	r0, #121	; 0x79
 8000e40:	f001 f89e 	bl	8001f80 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(116,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e44:	2301      	movs	r3, #1
 8000e46:	9301      	str	r3, [sp, #4]
 8000e48:	2305      	movs	r3, #5
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2305      	movs	r3, #5
 8000e4e:	4a1c      	ldr	r2, [pc, #112]	; (8000ec0 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e50:	2100      	movs	r1, #0
 8000e52:	2074      	movs	r0, #116	; 0x74
 8000e54:	f001 f894 	bl	8001f80 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(111,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e58:	2301      	movs	r3, #1
 8000e5a:	9301      	str	r3, [sp, #4]
 8000e5c:	2305      	movs	r3, #5
 8000e5e:	9300      	str	r3, [sp, #0]
 8000e60:	2305      	movs	r3, #5
 8000e62:	4a17      	ldr	r2, [pc, #92]	; (8000ec0 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e64:	2100      	movs	r1, #0
 8000e66:	206f      	movs	r0, #111	; 0x6f
 8000e68:	f001 f88a 	bl	8001f80 <ssd1306_DrawBitmap>
	}
	if(Player_live==2){//if player lose one heart
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d113      	bne.n	8000e9c <_ZN6Player21Display_Player_heartsEv+0x7c>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e74:	2301      	movs	r3, #1
 8000e76:	9301      	str	r3, [sp, #4]
 8000e78:	2305      	movs	r3, #5
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	2305      	movs	r3, #5
 8000e7e:	4a10      	ldr	r2, [pc, #64]	; (8000ec0 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e80:	2100      	movs	r1, #0
 8000e82:	2079      	movs	r0, #121	; 0x79
 8000e84:	f001 f87c 	bl	8001f80 <ssd1306_DrawBitmap>
		ssd1306_DrawBitmap(116,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000e88:	2301      	movs	r3, #1
 8000e8a:	9301      	str	r3, [sp, #4]
 8000e8c:	2305      	movs	r3, #5
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	2305      	movs	r3, #5
 8000e92:	4a0b      	ldr	r2, [pc, #44]	; (8000ec0 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000e94:	2100      	movs	r1, #0
 8000e96:	2074      	movs	r0, #116	; 0x74
 8000e98:	f001 f872 	bl	8001f80 <ssd1306_DrawBitmap>
	}
	if(Player_live==1){//if player lose two hearts
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d109      	bne.n	8000eb8 <_ZN6Player21Display_Player_heartsEv+0x98>
		ssd1306_DrawBitmap(121,0, Bitmap_heart, 5, 5, White);//displaying 5x5 bitmap of one heart
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	9301      	str	r3, [sp, #4]
 8000ea8:	2305      	movs	r3, #5
 8000eaa:	9300      	str	r3, [sp, #0]
 8000eac:	2305      	movs	r3, #5
 8000eae:	4a04      	ldr	r2, [pc, #16]	; (8000ec0 <_ZN6Player21Display_Player_heartsEv+0xa0>)
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	2079      	movs	r0, #121	; 0x79
 8000eb4:	f001 f864 	bl	8001f80 <ssd1306_DrawBitmap>

	}

}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	08004f14 	.word	0x08004f14

08000ec4 <_ZN6Player11generateHITEv>:
void Player::generateHIT(){ //generating hit box
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	68da      	ldr	r2, [r3, #12]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	61da      	str	r2, [r3, #28]
	RHIT=pos_x+width;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	68da      	ldr	r2, [r3, #12]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	441a      	add	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	621a      	str	r2, [r3, #32]
	THIT=pos_y;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	691a      	ldr	r2, [r3, #16]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	625a      	str	r2, [r3, #36]	; 0x24
	BHIT=pos_y+height;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	691a      	ldr	r2, [r3, #16]
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	699b      	ldr	r3, [r3, #24]
 8000ef2:	441a      	add	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <_ZN6Player15Change_positionEii>:
void Player::Change_position(int x,int y){
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	68ba      	ldr	r2, [r7, #8]
 8000f14:	60da      	str	r2, [r3, #12]
	pos_y=y;
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	687a      	ldr	r2, [r7, #4]
 8000f1a:	611a      	str	r2, [r3, #16]
}
 8000f1c:	bf00      	nop
 8000f1e:	3714      	adds	r7, #20
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <_ZN6PlayerD1Ev>:
Player::~Player() {
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
 8000f30:	4a04      	ldr	r2, [pc, #16]	; (8000f44 <_ZN6PlayerD1Ev+0x1c>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	08004f24 	.word	0x08004f24

08000f48 <_ZN6PlayerD0Ev>:
Player::~Player() {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
}
 8000f50:	6878      	ldr	r0, [r7, #4]
 8000f52:	f7ff ffe9 	bl	8000f28 <_ZN6PlayerD1Ev>
 8000f56:	2130      	movs	r1, #48	; 0x30
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f003 ff1d 	bl	8004d98 <_ZdlPvj>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <_ZN5SpikeC1EiiiiPKh>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#include"Player.h"
#include <Spike.h>

Spike::Spike(int x,int y,int w, int h,const unsigned char* b) {//writing primary data to spike object
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	4a0c      	ldr	r2, [pc, #48]	; (8000fa8 <_ZN5SpikeC1EiiiiPKh+0x40>)
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	601a      	str	r2, [r3, #0]
	 pos_x=x;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	605a      	str	r2, [r3, #4]
     pos_y=y;
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	609a      	str	r2, [r3, #8]
   	 width=w;
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	683a      	ldr	r2, [r7, #0]
 8000f8c:	60da      	str	r2, [r3, #12]
     height=h;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	611a      	str	r2, [r3, #16]
	 bitmap=b;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	69fa      	ldr	r2, [r7, #28]
 8000f98:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	08004f34 	.word	0x08004f34

08000fac <_ZN5Spike11generateHITEv>:

void Spike::generateHIT(){//generating hit box of spike
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
	LHIT=pos_x;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	615a      	str	r2, [r3, #20]
	RHIT=pos_x+width;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	441a      	add	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	619a      	str	r2, [r3, #24]
	THIT=pos_y;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689a      	ldr	r2, [r3, #8]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	61da      	str	r2, [r3, #28]
	BHIT=pos_y+height;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	691b      	ldr	r3, [r3, #16]
 8000fda:	441a      	add	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	621a      	str	r2, [r3, #32]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <_ZN5Spike5CheckERiR6Player>:

void Spike::Check(int &barrier,Player &player){//reacting on collisions with player
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
	player.generateHIT();
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff63 	bl	8000ec4 <_ZN6Player11generateHITEv>
	generateHIT();
 8000ffe:	68f8      	ldr	r0, [r7, #12]
 8001000:	f7ff ffd4 	bl	8000fac <_ZN5Spike11generateHITEv>
	if((player.RHIT>LHIT)&&(player.LHIT<RHIT)&&(player.BHIT==THIT)){
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a1a      	ldr	r2, [r3, #32]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	695b      	ldr	r3, [r3, #20]
 800100c:	429a      	cmp	r2, r3
 800100e:	dd13      	ble.n	8001038 <_ZN5Spike5CheckERiR6Player+0x4c>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	69da      	ldr	r2, [r3, #28]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	429a      	cmp	r2, r3
 800101a:	da0d      	bge.n	8001038 <_ZN5Spike5CheckERiR6Player+0x4c>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	69db      	ldr	r3, [r3, #28]
 8001024:	429a      	cmp	r2, r3
 8001026:	d107      	bne.n	8001038 <_ZN5Spike5CheckERiR6Player+0x4c>
	barrier=1; //function turn of our gravitation so we do not fall of this block b is barrier for gravitation
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	2201      	movs	r2, #1
 800102c:	601a      	str	r2, [r3, #0]
	player.Player_live--;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	1e5a      	subs	r2, r3, #1
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	605a      	str	r2, [r3, #4]
	}

	if((player.RHIT>=LHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.RHIT<RHIT)){//if player hit left side of spike
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6a1a      	ldr	r2, [r3, #32]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	429a      	cmp	r2, r3
 8001042:	db22      	blt.n	800108a <_ZN5Spike5CheckERiR6Player+0x9e>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	69db      	ldr	r3, [r3, #28]
 800104c:	429a      	cmp	r2, r3
 800104e:	db05      	blt.n	800105c <_ZN5Spike5CheckERiR6Player+0x70>
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	6a1b      	ldr	r3, [r3, #32]
 8001058:	429a      	cmp	r2, r3
 800105a:	dd0b      	ble.n	8001074 <_ZN5Spike5CheckERiR6Player+0x88>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	6a1b      	ldr	r3, [r3, #32]
 8001064:	429a      	cmp	r2, r3
 8001066:	dc10      	bgt.n	800108a <_ZN5Spike5CheckERiR6Player+0x9e>
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	69db      	ldr	r3, [r3, #28]
 8001070:	429a      	cmp	r2, r3
 8001072:	dd0a      	ble.n	800108a <_ZN5Spike5CheckERiR6Player+0x9e>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6a1a      	ldr	r2, [r3, #32]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	429a      	cmp	r2, r3
 800107e:	da04      	bge.n	800108a <_ZN5Spike5CheckERiR6Player+0x9e>
	  player.pos_x--;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	1e5a      	subs	r2, r3, #1
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	60da      	str	r2, [r3, #12]
	}

	if((player.LHIT<=RHIT)&&(((player.THIT>=THIT)&&(player.THIT<=BHIT))||((player.BHIT<=BHIT)&&(player.BHIT>THIT)))&&(player.LHIT>LHIT)){// if player hit right side of spike
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69da      	ldr	r2, [r3, #28]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	429a      	cmp	r2, r3
 8001094:	dc22      	bgt.n	80010dc <_ZN5Spike5CheckERiR6Player+0xf0>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	69db      	ldr	r3, [r3, #28]
 800109e:	429a      	cmp	r2, r3
 80010a0:	db05      	blt.n	80010ae <_ZN5Spike5CheckERiR6Player+0xc2>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6a1b      	ldr	r3, [r3, #32]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	dd0b      	ble.n	80010c6 <_ZN5Spike5CheckERiR6Player+0xda>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	6a1b      	ldr	r3, [r3, #32]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	dc10      	bgt.n	80010dc <_ZN5Spike5CheckERiR6Player+0xf0>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	69db      	ldr	r3, [r3, #28]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	dd0a      	ble.n	80010dc <_ZN5Spike5CheckERiR6Player+0xf0>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69da      	ldr	r2, [r3, #28]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	695b      	ldr	r3, [r3, #20]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	dd04      	ble.n	80010dc <_ZN5Spike5CheckERiR6Player+0xf0>
	 player.pos_x++;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	1c5a      	adds	r2, r3, #1
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	60da      	str	r2, [r3, #12]
	 }
}
 80010dc:	bf00      	nop
 80010de:	3710      	adds	r7, #16
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <_ZN5Spike13Display_SpikeEv>:
void Spike::Display_Spike(){//draws spike
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	6078      	str	r0, [r7, #4]
	ssd1306_DrawBitmap(pos_x, pos_y, bitmap, width, height, White);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	b2d8      	uxtb	r0, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	b2d9      	uxtb	r1, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	b2dc      	uxtb	r4, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	691b      	ldr	r3, [r3, #16]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	2501      	movs	r5, #1
 800110a:	9501      	str	r5, [sp, #4]
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	4623      	mov	r3, r4
 8001110:	f000 ff36 	bl	8001f80 <ssd1306_DrawBitmap>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bdb0      	pop	{r4, r5, r7, pc}

0800111c <_ZN5Spike15Change_positionEii>:
void Spike::Change_position(int x,int y){//changes position of spike
 800111c:	b480      	push	{r7}
 800111e:	b085      	sub	sp, #20
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
	pos_x=x;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	68ba      	ldr	r2, [r7, #8]
 800112c:	605a      	str	r2, [r3, #4]
	pos_y=y;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	687a      	ldr	r2, [r7, #4]
 8001132:	609a      	str	r2, [r3, #8]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <_ZN5SpikeD1Ev>:

Spike::~Spike() {
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	4a04      	ldr	r2, [pc, #16]	; (800115c <_ZN5SpikeD1Ev+0x1c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4618      	mov	r0, r3
 8001152:	370c      	adds	r7, #12
 8001154:	46bd      	mov	sp, r7
 8001156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115a:	4770      	bx	lr
 800115c:	08004f34 	.word	0x08004f34

08001160 <_ZN5SpikeD0Ev>:
Spike::~Spike() {
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
}
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ffe9 	bl	8001140 <_ZN5SpikeD1Ev>
 800116e:	2128      	movs	r1, #40	; 0x28
 8001170:	6878      	ldr	r0, [r7, #4]
 8001172:	f003 fe11 	bl	8004d98 <_ZdlPvj>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001196:	4b25      	ldr	r3, [pc, #148]	; (800122c <MX_GPIO_Init+0xac>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800119a:	4a24      	ldr	r2, [pc, #144]	; (800122c <MX_GPIO_Init+0xac>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011a2:	4b22      	ldr	r3, [pc, #136]	; (800122c <MX_GPIO_Init+0xac>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	60bb      	str	r3, [r7, #8]
 80011ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	4b1f      	ldr	r3, [pc, #124]	; (800122c <MX_GPIO_Init+0xac>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b2:	4a1e      	ldr	r2, [pc, #120]	; (800122c <MX_GPIO_Init+0xac>)
 80011b4:	f043 0302 	orr.w	r3, r3, #2
 80011b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ba:	4b1c      	ldr	r3, [pc, #112]	; (800122c <MX_GPIO_Init+0xac>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011be:	f003 0302 	and.w	r3, r3, #2
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80011c6:	2200      	movs	r2, #0
 80011c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011cc:	4818      	ldr	r0, [pc, #96]	; (8001230 <MX_GPIO_Init+0xb0>)
 80011ce:	f001 fba1 	bl	8002914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = A_Pin;
 80011d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d8:	2300      	movs	r3, #0
 80011da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011dc:	2301      	movs	r3, #1
 80011de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(A_GPIO_Port, &GPIO_InitStruct);
 80011e0:	f107 030c 	add.w	r3, r7, #12
 80011e4:	4619      	mov	r1, r3
 80011e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ea:	f001 f9f9 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LEFT_Pin|UP_Pin;
 80011ee:	2330      	movs	r3, #48	; 0x30
 80011f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fa:	f107 030c 	add.w	r3, r7, #12
 80011fe:	4619      	mov	r1, r3
 8001200:	480b      	ldr	r0, [pc, #44]	; (8001230 <MX_GPIO_Init+0xb0>)
 8001202:	f001 f9ed 	bl	80025e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001206:	f44f 7380 	mov.w	r3, #256	; 0x100
 800120a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120c:	2301      	movs	r3, #1
 800120e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001214:	2300      	movs	r3, #0
 8001216:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001218:	f107 030c 	add.w	r3, r7, #12
 800121c:	4619      	mov	r1, r3
 800121e:	4804      	ldr	r0, [pc, #16]	; (8001230 <MX_GPIO_Init+0xb0>)
 8001220:	f001 f9de 	bl	80025e0 <HAL_GPIO_Init>

}
 8001224:	bf00      	nop
 8001226:	3720      	adds	r7, #32
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40021000 	.word	0x40021000
 8001230:	48000400 	.word	0x48000400

08001234 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001238:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <MX_I2C1_Init+0x74>)
 800123a:	4a1c      	ldr	r2, [pc, #112]	; (80012ac <MX_I2C1_Init+0x78>)
 800123c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10802D9B;
 800123e:	4b1a      	ldr	r3, [pc, #104]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001240:	4a1b      	ldr	r2, [pc, #108]	; (80012b0 <MX_I2C1_Init+0x7c>)
 8001242:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001244:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001246:	2200      	movs	r2, #0
 8001248:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800124a:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <MX_I2C1_Init+0x74>)
 800124c:	2201      	movs	r2, #1
 800124e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001250:	4b15      	ldr	r3, [pc, #84]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001252:	2200      	movs	r2, #0
 8001254:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001256:	4b14      	ldr	r3, [pc, #80]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001258:	2200      	movs	r2, #0
 800125a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800125c:	4b12      	ldr	r3, [pc, #72]	; (80012a8 <MX_I2C1_Init+0x74>)
 800125e:	2200      	movs	r2, #0
 8001260:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001264:	2200      	movs	r2, #0
 8001266:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001268:	4b0f      	ldr	r3, [pc, #60]	; (80012a8 <MX_I2C1_Init+0x74>)
 800126a:	2200      	movs	r2, #0
 800126c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800126e:	480e      	ldr	r0, [pc, #56]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001270:	f001 fb68 	bl	8002944 <HAL_I2C_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800127a:	f000 fc78 	bl	8001b6e <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800127e:	2100      	movs	r1, #0
 8001280:	4809      	ldr	r0, [pc, #36]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001282:	f001 ff55 	bl	8003130 <HAL_I2CEx_ConfigAnalogFilter>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800128c:	f000 fc6f 	bl	8001b6e <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001290:	2100      	movs	r1, #0
 8001292:	4805      	ldr	r0, [pc, #20]	; (80012a8 <MX_I2C1_Init+0x74>)
 8001294:	f001 ff97 	bl	80031c6 <HAL_I2CEx_ConfigDigitalFilter>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800129e:	f000 fc66 	bl	8001b6e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a2:	bf00      	nop
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200000a4 	.word	0x200000a4
 80012ac:	40005400 	.word	0x40005400
 80012b0:	10802d9b 	.word	0x10802d9b

080012b4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b09c      	sub	sp, #112	; 0x70
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012cc:	f107 0318 	add.w	r3, r7, #24
 80012d0:	2244      	movs	r2, #68	; 0x44
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f003 fd8f 	bl	8004df8 <memset>
  if(i2cHandle->Instance==I2C1)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a2d      	ldr	r2, [pc, #180]	; (8001394 <HAL_I2C_MspInit+0xe0>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d153      	bne.n	800138c <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80012e4:	2340      	movs	r3, #64	; 0x40
 80012e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80012e8:	2300      	movs	r3, #0
 80012ea:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012ec:	f107 0318 	add.w	r3, r7, #24
 80012f0:	4618      	mov	r0, r3
 80012f2:	f002 fd8d 	bl	8003e10 <HAL_RCCEx_PeriphCLKConfig>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80012fc:	f000 fc37 	bl	8001b6e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001300:	4b25      	ldr	r3, [pc, #148]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 8001302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001304:	4a24      	ldr	r2, [pc, #144]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 8001306:	f043 0301 	orr.w	r3, r3, #1
 800130a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130c:	4b22      	ldr	r3, [pc, #136]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 800130e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	617b      	str	r3, [r7, #20]
 8001316:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001318:	4b1f      	ldr	r3, [pc, #124]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 800131a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131c:	4a1e      	ldr	r2, [pc, #120]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 800131e:	f043 0302 	orr.w	r3, r3, #2
 8001322:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001324:	4b1c      	ldr	r3, [pc, #112]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 8001326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001328:	f003 0302 	and.w	r3, r3, #2
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001330:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001334:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001336:	2312      	movs	r3, #18
 8001338:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133e:	2300      	movs	r3, #0
 8001340:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001342:	2304      	movs	r3, #4
 8001344:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001346:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800134a:	4619      	mov	r1, r3
 800134c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001350:	f001 f946 	bl	80025e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001354:	2380      	movs	r3, #128	; 0x80
 8001356:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001358:	2312      	movs	r3, #18
 800135a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001360:	2300      	movs	r3, #0
 8001362:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001364:	2304      	movs	r3, #4
 8001366:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001368:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800136c:	4619      	mov	r1, r3
 800136e:	480b      	ldr	r0, [pc, #44]	; (800139c <HAL_I2C_MspInit+0xe8>)
 8001370:	f001 f936 	bl	80025e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 8001376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001378:	4a07      	ldr	r2, [pc, #28]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 800137a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800137e:	6593      	str	r3, [r2, #88]	; 0x58
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_I2C_MspInit+0xe4>)
 8001382:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001388:	60fb      	str	r3, [r7, #12]
 800138a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800138c:	bf00      	nop
 800138e:	3770      	adds	r7, #112	; 0x70
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40005400 	.word	0x40005400
 8001398:	40021000 	.word	0x40021000
 800139c:	48000400 	.word	0x48000400

080013a0 <_Z10change_mapRiS_S_S_S_S_>:
void change_map(int &cur_map,int &is_map_changed,int &Block_1_A,int &Block_1_B,int &Mob_1_A,int &Mob_1_B);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void change_map(int &cur_map,int &is_map_changed,int &Block_1_A,int &Block_1_B,int &Mob_1_A,int &Mob_1_B){//maps~
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	60f8      	str	r0, [r7, #12]
 80013a8:	60b9      	str	r1, [r7, #8]
 80013aa:	607a      	str	r2, [r7, #4]
 80013ac:	603b      	str	r3, [r7, #0]
if(cur_map==2){//map 2
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d175      	bne.n	80014a2 <_Z10change_mapRiS_S_S_S_S_+0x102>
//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(12, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	210c      	movs	r1, #12
 80013ba:	4879      	ldr	r0, [pc, #484]	; (80015a0 <_Z10change_mapRiS_S_S_S_S_+0x200>)
 80013bc:	f7ff fda2 	bl	8000f04 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(1,20);
 80013c0:	2214      	movs	r2, #20
 80013c2:	2101      	movs	r1, #1
 80013c4:	4877      	ldr	r0, [pc, #476]	; (80015a4 <_Z10change_mapRiS_S_S_S_S_+0x204>)
 80013c6:	f7ff f9f9 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(11,20);
 80013ca:	2214      	movs	r2, #20
 80013cc:	210b      	movs	r1, #11
 80013ce:	4876      	ldr	r0, [pc, #472]	; (80015a8 <_Z10change_mapRiS_S_S_S_S_+0x208>)
 80013d0:	f7ff f9f4 	bl	80007bc <_ZN5Block15Change_positionEii>
B[2].Change_position(21,20);
 80013d4:	2214      	movs	r2, #20
 80013d6:	2115      	movs	r1, #21
 80013d8:	4874      	ldr	r0, [pc, #464]	; (80015ac <_Z10change_mapRiS_S_S_S_S_+0x20c>)
 80013da:	f7ff f9ef 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(91,20);
 80013de:	2214      	movs	r2, #20
 80013e0:	215b      	movs	r1, #91	; 0x5b
 80013e2:	4873      	ldr	r0, [pc, #460]	; (80015b0 <_Z10change_mapRiS_S_S_S_S_+0x210>)
 80013e4:	f7ff f9ea 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(101,20);
 80013e8:	2214      	movs	r2, #20
 80013ea:	2165      	movs	r1, #101	; 0x65
 80013ec:	4871      	ldr	r0, [pc, #452]	; (80015b4 <_Z10change_mapRiS_S_S_S_S_+0x214>)
 80013ee:	f7ff f9e5 	bl	80007bc <_ZN5Block15Change_positionEii>
B[5].Change_position(81,52);
 80013f2:	2234      	movs	r2, #52	; 0x34
 80013f4:	2151      	movs	r1, #81	; 0x51
 80013f6:	4870      	ldr	r0, [pc, #448]	; (80015b8 <_Z10change_mapRiS_S_S_S_S_+0x218>)
 80013f8:	f7ff f9e0 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(91,52);
 80013fc:	2234      	movs	r2, #52	; 0x34
 80013fe:	215b      	movs	r1, #91	; 0x5b
 8001400:	486e      	ldr	r0, [pc, #440]	; (80015bc <_Z10change_mapRiS_S_S_S_S_+0x21c>)
 8001402:	f7ff f9db 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(101,52);
 8001406:	2234      	movs	r2, #52	; 0x34
 8001408:	2165      	movs	r1, #101	; 0x65
 800140a:	486d      	ldr	r0, [pc, #436]	; (80015c0 <_Z10change_mapRiS_S_S_S_S_+0x220>)
 800140c:	f7ff f9d6 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(111,52);
 8001410:	2234      	movs	r2, #52	; 0x34
 8001412:	216f      	movs	r1, #111	; 0x6f
 8001414:	486b      	ldr	r0, [pc, #428]	; (80015c4 <_Z10change_mapRiS_S_S_S_S_+0x224>)
 8001416:	f7ff f9d1 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(70,20);
 800141a:	2214      	movs	r2, #20
 800141c:	2146      	movs	r1, #70	; 0x46
 800141e:	486a      	ldr	r0, [pc, #424]	; (80015c8 <_Z10change_mapRiS_S_S_S_S_+0x228>)
 8001420:	f7ff f9cc 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=31;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	221f      	movs	r2, #31
 8001428:	601a      	str	r2, [r3, #0]
Block_1_B=81;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	2251      	movs	r2, #81	; 0x51
 800142e:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(91, 44);
 8001430:	222c      	movs	r2, #44	; 0x2c
 8001432:	215b      	movs	r1, #91	; 0x5b
 8001434:	4865      	ldr	r0, [pc, #404]	; (80015cc <_Z10change_mapRiS_S_S_S_S_+0x22c>)
 8001436:	f7ff fc7e 	bl	8000d36 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 800143a:	4b64      	ldr	r3, [pc, #400]	; (80015cc <_Z10change_mapRiS_S_S_S_S_+0x22c>)
 800143c:	2201      	movs	r2, #1
 800143e:	605a      	str	r2, [r3, #4]
Mob_1_A=90;
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	225a      	movs	r2, #90	; 0x5a
 8001444:	601a      	str	r2, [r3, #0]
Mob_1_B=120;
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	2278      	movs	r2, #120	; 0x78
 800144a:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(2, 14);
 800144c:	220e      	movs	r2, #14
 800144e:	2102      	movs	r1, #2
 8001450:	485f      	ldr	r0, [pc, #380]	; (80015d0 <_Z10change_mapRiS_S_S_S_S_+0x230>)
 8001452:	f7ff fe63 	bl	800111c <_ZN5Spike15Change_positionEii>
S[1].Change_position(7, 14);
 8001456:	220e      	movs	r2, #14
 8001458:	2107      	movs	r1, #7
 800145a:	485e      	ldr	r0, [pc, #376]	; (80015d4 <_Z10change_mapRiS_S_S_S_S_+0x234>)
 800145c:	f7ff fe5e 	bl	800111c <_ZN5Spike15Change_positionEii>
S[2].Change_position(81, 26);
 8001460:	221a      	movs	r2, #26
 8001462:	2151      	movs	r1, #81	; 0x51
 8001464:	485c      	ldr	r0, [pc, #368]	; (80015d8 <_Z10change_mapRiS_S_S_S_S_+0x238>)
 8001466:	f7ff fe59 	bl	800111c <_ZN5Spike15Change_positionEii>
S[3].Change_position(86, 26);
 800146a:	221a      	movs	r2, #26
 800146c:	2156      	movs	r1, #86	; 0x56
 800146e:	485b      	ldr	r0, [pc, #364]	; (80015dc <_Z10change_mapRiS_S_S_S_S_+0x23c>)
 8001470:	f7ff fe54 	bl	800111c <_ZN5Spike15Change_positionEii>
S[4].Change_position(122, 16);
 8001474:	2210      	movs	r2, #16
 8001476:	217a      	movs	r1, #122	; 0x7a
 8001478:	4859      	ldr	r0, [pc, #356]	; (80015e0 <_Z10change_mapRiS_S_S_S_S_+0x240>)
 800147a:	f7ff fe4f 	bl	800111c <_ZN5Spike15Change_positionEii>
S[5].Change_position(122, 48);
 800147e:	2230      	movs	r2, #48	; 0x30
 8001480:	217a      	movs	r1, #122	; 0x7a
 8001482:	4858      	ldr	r0, [pc, #352]	; (80015e4 <_Z10change_mapRiS_S_S_S_S_+0x244>)
 8001484:	f7ff fe4a 	bl	800111c <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(82,44);
 8001488:	222c      	movs	r2, #44	; 0x2c
 800148a:	2152      	movs	r1, #82	; 0x52
 800148c:	4856      	ldr	r0, [pc, #344]	; (80015e8 <_Z10change_mapRiS_S_S_S_S_+0x248>)
 800148e:	f7ff fac3 	bl	8000a18 <_ZN4Coin15Change_positionEii>
c1.is_coin_alive=true;
 8001492:	4b55      	ldr	r3, [pc, #340]	; (80015e8 <_Z10change_mapRiS_S_S_S_S_+0x248>)
 8001494:	2201      	movs	r2, #1
 8001496:	605a      	str	r2, [r3, #4]
cur_map++;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	1c5a      	adds	r2, r3, #1
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	601a      	str	r2, [r3, #0]
}
if(cur_map==4){// map 3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b04      	cmp	r3, #4
 80014a8:	d175      	bne.n	8001596 <_Z10change_mapRiS_S_S_S_S_+0x1f6>
//-----POSITIONING OBJECTS-----//
//--------PLAYER------------//
boxi.Change_position(2, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2102      	movs	r1, #2
 80014ae:	483c      	ldr	r0, [pc, #240]	; (80015a0 <_Z10change_mapRiS_S_S_S_S_+0x200>)
 80014b0:	f7ff fd28 	bl	8000f04 <_ZN6Player15Change_positionEii>
//--------BLOCKS------------//
B[0].Change_position(1,20);
 80014b4:	2214      	movs	r2, #20
 80014b6:	2101      	movs	r1, #1
 80014b8:	483a      	ldr	r0, [pc, #232]	; (80015a4 <_Z10change_mapRiS_S_S_S_S_+0x204>)
 80014ba:	f7ff f97f 	bl	80007bc <_ZN5Block15Change_positionEii>
B[1].Change_position(26,20);
 80014be:	2214      	movs	r2, #20
 80014c0:	211a      	movs	r1, #26
 80014c2:	4839      	ldr	r0, [pc, #228]	; (80015a8 <_Z10change_mapRiS_S_S_S_S_+0x208>)
 80014c4:	f7ff f97a 	bl	80007bc <_ZN5Block15Change_positionEii>
B[2].Change_position(31,58);
 80014c8:	223a      	movs	r2, #58	; 0x3a
 80014ca:	211f      	movs	r1, #31
 80014cc:	4837      	ldr	r0, [pc, #220]	; (80015ac <_Z10change_mapRiS_S_S_S_S_+0x20c>)
 80014ce:	f7ff f975 	bl	80007bc <_ZN5Block15Change_positionEii>
B[3].Change_position(56,58);
 80014d2:	223a      	movs	r2, #58	; 0x3a
 80014d4:	2138      	movs	r1, #56	; 0x38
 80014d6:	4836      	ldr	r0, [pc, #216]	; (80015b0 <_Z10change_mapRiS_S_S_S_S_+0x210>)
 80014d8:	f7ff f970 	bl	80007bc <_ZN5Block15Change_positionEii>
B[4].Change_position(86,58);
 80014dc:	223a      	movs	r2, #58	; 0x3a
 80014de:	2156      	movs	r1, #86	; 0x56
 80014e0:	4834      	ldr	r0, [pc, #208]	; (80015b4 <_Z10change_mapRiS_S_S_S_S_+0x214>)
 80014e2:	f7ff f96b 	bl	80007bc <_ZN5Block15Change_positionEii>
B[5].Change_position(96,58);
 80014e6:	223a      	movs	r2, #58	; 0x3a
 80014e8:	2160      	movs	r1, #96	; 0x60
 80014ea:	4833      	ldr	r0, [pc, #204]	; (80015b8 <_Z10change_mapRiS_S_S_S_S_+0x218>)
 80014ec:	f7ff f966 	bl	80007bc <_ZN5Block15Change_positionEii>
B[6].Change_position(106,58);
 80014f0:	223a      	movs	r2, #58	; 0x3a
 80014f2:	216a      	movs	r1, #106	; 0x6a
 80014f4:	4831      	ldr	r0, [pc, #196]	; (80015bc <_Z10change_mapRiS_S_S_S_S_+0x21c>)
 80014f6:	f7ff f961 	bl	80007bc <_ZN5Block15Change_positionEii>
B[8].Change_position(116,58);
 80014fa:	223a      	movs	r2, #58	; 0x3a
 80014fc:	2174      	movs	r1, #116	; 0x74
 80014fe:	4830      	ldr	r0, [pc, #192]	; (80015c0 <_Z10change_mapRiS_S_S_S_S_+0x220>)
 8001500:	f7ff f95c 	bl	80007bc <_ZN5Block15Change_positionEii>
B[9].Change_position(21,58);
 8001504:	223a      	movs	r2, #58	; 0x3a
 8001506:	2115      	movs	r1, #21
 8001508:	482e      	ldr	r0, [pc, #184]	; (80015c4 <_Z10change_mapRiS_S_S_S_S_+0x224>)
 800150a:	f7ff f957 	bl	80007bc <_ZN5Block15Change_positionEii>
B[7].Change_position(70,20);
 800150e:	2214      	movs	r2, #20
 8001510:	2146      	movs	r1, #70	; 0x46
 8001512:	482d      	ldr	r0, [pc, #180]	; (80015c8 <_Z10change_mapRiS_S_S_S_S_+0x228>)
 8001514:	f7ff f952 	bl	80007bc <_ZN5Block15Change_positionEii>
Block_1_A=36;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2224      	movs	r2, #36	; 0x24
 800151c:	601a      	str	r2, [r3, #0]
Block_1_B=96;
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	2260      	movs	r2, #96	; 0x60
 8001522:	601a      	str	r2, [r3, #0]
//--------MOBS----------------//
m1.Change_position(91, 50);
 8001524:	2232      	movs	r2, #50	; 0x32
 8001526:	215b      	movs	r1, #91	; 0x5b
 8001528:	4828      	ldr	r0, [pc, #160]	; (80015cc <_Z10change_mapRiS_S_S_S_S_+0x22c>)
 800152a:	f7ff fc04 	bl	8000d36 <_ZN3Mob15Change_positionEii>
m1.is_mob_alive=true;
 800152e:	4b27      	ldr	r3, [pc, #156]	; (80015cc <_Z10change_mapRiS_S_S_S_S_+0x22c>)
 8001530:	2201      	movs	r2, #1
 8001532:	605a      	str	r2, [r3, #4]
Mob_1_A=86;
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	2256      	movs	r2, #86	; 0x56
 8001538:	601a      	str	r2, [r3, #0]
Mob_1_B=126;
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	227e      	movs	r2, #126	; 0x7e
 800153e:	601a      	str	r2, [r3, #0]
//--------SPIKES--------------//
S[0].Change_position(18, 32);
 8001540:	2220      	movs	r2, #32
 8001542:	2112      	movs	r1, #18
 8001544:	4822      	ldr	r0, [pc, #136]	; (80015d0 <_Z10change_mapRiS_S_S_S_S_+0x230>)
 8001546:	f7ff fde9 	bl	800111c <_ZN5Spike15Change_positionEii>
S[1].Change_position(40, 32);
 800154a:	2220      	movs	r2, #32
 800154c:	2128      	movs	r1, #40	; 0x28
 800154e:	4821      	ldr	r0, [pc, #132]	; (80015d4 <_Z10change_mapRiS_S_S_S_S_+0x234>)
 8001550:	f7ff fde4 	bl	800111c <_ZN5Spike15Change_positionEii>
S[2].Change_position(47, 32);
 8001554:	2220      	movs	r2, #32
 8001556:	212f      	movs	r1, #47	; 0x2f
 8001558:	481f      	ldr	r0, [pc, #124]	; (80015d8 <_Z10change_mapRiS_S_S_S_S_+0x238>)
 800155a:	f7ff fddf 	bl	800111c <_ZN5Spike15Change_positionEii>
S[3].Change_position(54, 32);
 800155e:	2220      	movs	r2, #32
 8001560:	2136      	movs	r1, #54	; 0x36
 8001562:	481e      	ldr	r0, [pc, #120]	; (80015dc <_Z10change_mapRiS_S_S_S_S_+0x23c>)
 8001564:	f7ff fdda 	bl	800111c <_ZN5Spike15Change_positionEii>
S[4].Change_position(61, 32);
 8001568:	2220      	movs	r2, #32
 800156a:	213d      	movs	r1, #61	; 0x3d
 800156c:	481c      	ldr	r0, [pc, #112]	; (80015e0 <_Z10change_mapRiS_S_S_S_S_+0x240>)
 800156e:	f7ff fdd5 	bl	800111c <_ZN5Spike15Change_positionEii>
S[5].Change_position(96, 32);
 8001572:	2220      	movs	r2, #32
 8001574:	2160      	movs	r1, #96	; 0x60
 8001576:	481b      	ldr	r0, [pc, #108]	; (80015e4 <_Z10change_mapRiS_S_S_S_S_+0x244>)
 8001578:	f7ff fdd0 	bl	800111c <_ZN5Spike15Change_positionEii>
//--------COIN--------------/
c1.Change_position(32,45);
 800157c:	222d      	movs	r2, #45	; 0x2d
 800157e:	2120      	movs	r1, #32
 8001580:	4819      	ldr	r0, [pc, #100]	; (80015e8 <_Z10change_mapRiS_S_S_S_S_+0x248>)
 8001582:	f7ff fa49 	bl	8000a18 <_ZN4Coin15Change_positionEii>
c1.is_coin_alive=true;
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <_Z10change_mapRiS_S_S_S_S_+0x248>)
 8001588:	2201      	movs	r2, #1
 800158a:	605a      	str	r2, [r3, #4]
cur_map++;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	1c5a      	adds	r2, r3, #1
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	601a      	str	r2, [r3, #0]
 }
}
 8001596:	bf00      	nop
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000108 	.word	0x20000108
 80015a4:	20000138 	.word	0x20000138
 80015a8:	2000016c 	.word	0x2000016c
 80015ac:	200001a0 	.word	0x200001a0
 80015b0:	200001d4 	.word	0x200001d4
 80015b4:	20000208 	.word	0x20000208
 80015b8:	2000023c 	.word	0x2000023c
 80015bc:	20000270 	.word	0x20000270
 80015c0:	200002d8 	.word	0x200002d8
 80015c4:	2000030c 	.word	0x2000030c
 80015c8:	200002a4 	.word	0x200002a4
 80015cc:	20000340 	.word	0x20000340
 80015d0:	20000374 	.word	0x20000374
 80015d4:	2000039c 	.word	0x2000039c
 80015d8:	200003c4 	.word	0x200003c4
 80015dc:	200003ec 	.word	0x200003ec
 80015e0:	20000414 	.word	0x20000414
 80015e4:	2000043c 	.word	0x2000043c
 80015e8:	20000464 	.word	0x20000464

080015ec <_Z4JumpR6PlayerRiS1_>:

	void Jump(Player &player,int &jump_height,int &barrier){
 80015ec:	b480      	push	{r7}
 80015ee:	b085      	sub	sp, #20
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]

	 if((jump_height>0)&&(barrier==true))
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	dd1a      	ble.n	8001636 <_Z4JumpR6PlayerRiS1_+0x4a>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b01      	cmp	r3, #1
 8001606:	d116      	bne.n	8001636 <_Z4JumpR6PlayerRiS1_+0x4a>
	 {
		player.pos_y--;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	691b      	ldr	r3, [r3, #16]
 800160c:	1e5a      	subs	r2, r3, #1
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	611a      	str	r2, [r3, #16]
	    jump_height--;   /////////////////////////////////////////////////////
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	1e5a      	subs	r2, r3, #1
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	601a      	str	r2, [r3, #0]
		player.pos_y--; /* if gravitation is off we can jump on Jump_height */
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	1e5a      	subs	r2, r3, #1
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	611a      	str	r2, [r3, #16]
		jump_height--; /*     in jump we are losing Jump_height             */
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	1e5a      	subs	r2, r3, #1
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	601a      	str	r2, [r3, #0]
		barrier=true; /*    when we are jumping gravitation is off          */
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	601a      	str	r2, [r3, #0]
                     /////////////////////////////////////////////////////////
		}
	 if(jump_height==0){
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2b00      	cmp	r3, #0
 800163c:	d102      	bne.n	8001644 <_Z4JumpR6PlayerRiS1_+0x58>
		 barrier=false;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
	 }
	 }
 8001644:	bf00      	nop
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <_Z11GravitationR6PlayeriRi>:

/*---------------------gravitation function-----------------------------------*/
	void Gravitation(Player &player,int ground_level,int &barrier){
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]

	  player.generateHIT();//generating actual hit box of player
 800165c:	68f8      	ldr	r0, [r7, #12]
 800165e:	f7ff fc31 	bl	8000ec4 <_ZN6Player11generateHITEv>

	 if(player.BHIT>=ground_level){
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	429a      	cmp	r2, r3
 800166a:	dc07      	bgt.n	800167c <_Z11GravitationR6PlayeriRi+0x2c>
		barrier=true;// if player hit the ground
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	601a      	str	r2, [r3, #0]
		player.Player_live--;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	1e5a      	subs	r2, r3, #1
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	605a      	str	r2, [r3, #4]
	 }

	if(barrier==false){ // if player is in free air we are falling fastest
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d109      	bne.n	8001698 <_Z11GravitationR6PlayeriRi+0x48>
		player.pos_y++;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	1c5a      	adds	r2, r3, #1
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	611a      	str	r2, [r3, #16]
		player.pos_y++;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	1c5a      	adds	r2, r3, #1
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	611a      	str	r2, [r3, #16]
	 }
	}
 8001698:	bf00      	nop
 800169a:	3710      	adds	r7, #16
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}

080016a0 <_Z13Check_buttonsR6Playeri>:

/*-----------checking buttons-----------------*/
	void Check_buttons(Player &player,int barrier){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
		player.generateHIT();//generating actual hit box of player
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	f7ff fc0a 	bl	8000ec4 <_ZN6Player11generateHITEv>

		if((HAL_GPIO_ReadPin(UP_GPIO_Port, UP_Pin)==0)&&(barrier==true))//jumping
 80016b0:	2120      	movs	r1, #32
 80016b2:	4820      	ldr	r0, [pc, #128]	; (8001734 <_Z13Check_buttonsR6Playeri+0x94>)
 80016b4:	f001 f916 	bl	80028e4 <HAL_GPIO_ReadPin>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d104      	bne.n	80016c8 <_Z13Check_buttonsR6Playeri+0x28>
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d101      	bne.n	80016c8 <_Z13Check_buttonsR6Playeri+0x28>
 80016c4:	2301      	movs	r3, #1
 80016c6:	e000      	b.n	80016ca <_Z13Check_buttonsR6Playeri+0x2a>
 80016c8:	2300      	movs	r3, #0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d009      	beq.n	80016e2 <_Z13Check_buttonsR6Playeri+0x42>
		{
          if((Jump_height==0)&&(barrier==true)){//checking if player has end his jump
 80016ce:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <_Z13Check_buttonsR6Playeri+0x98>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d105      	bne.n	80016e2 <_Z13Check_buttonsR6Playeri+0x42>
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d102      	bne.n	80016e2 <_Z13Check_buttonsR6Playeri+0x42>
        	  Jump_height=18;                   // and if he is on something that he jump of
 80016dc:	4b16      	ldr	r3, [pc, #88]	; (8001738 <_Z13Check_buttonsR6Playeri+0x98>)
 80016de:	2212      	movs	r2, #18
 80016e0:	601a      	str	r2, [r3, #0]
          }
		}

		if(HAL_GPIO_ReadPin(A_GPIO_Port, A_Pin)==0){ //go into right side
 80016e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ea:	f001 f8fb 	bl	80028e4 <HAL_GPIO_ReadPin>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	bf0c      	ite	eq
 80016f4:	2301      	moveq	r3, #1
 80016f6:	2300      	movne	r3, #0
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d004      	beq.n	8001708 <_Z13Check_buttonsR6Playeri+0x68>
			player.pos_x++;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	1c5a      	adds	r2, r3, #1
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	60da      	str	r2, [r3, #12]
		}
		if(HAL_GPIO_ReadPin(LEFT_GPIO_Port, LEFT_Pin)==0){//go into left side
 8001708:	2110      	movs	r1, #16
 800170a:	480a      	ldr	r0, [pc, #40]	; (8001734 <_Z13Check_buttonsR6Playeri+0x94>)
 800170c:	f001 f8ea 	bl	80028e4 <HAL_GPIO_ReadPin>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	bf0c      	ite	eq
 8001716:	2301      	moveq	r3, #1
 8001718:	2300      	movne	r3, #0
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b00      	cmp	r3, #0
 800171e:	d004      	beq.n	800172a <_Z13Check_buttonsR6Playeri+0x8a>
			player.pos_x--;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	1e5a      	subs	r2, r3, #1
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	60da      	str	r2, [r3, #12]
		}
		}
 800172a:	bf00      	nop
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	48000400 	.word	0x48000400
 8001738:	20000494 	.word	0x20000494

0800173c <_Z19Display_Over_Screenv>:
/*------GAME OVER SCREEN--------*/
	void Display_Over_Screen(){//displaying a 128x64 game over bitmap function
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af02      	add	r7, sp, #8
		ssd1306_Fill(Black);
 8001742:	2000      	movs	r0, #0
 8001744:	f000 fb7c 	bl	8001e40 <ssd1306_Fill>
		ssd1306_DrawBitmap(0, 0, Bitmap_game_over, 128, 64, White);
 8001748:	2301      	movs	r3, #1
 800174a:	9301      	str	r3, [sp, #4]
 800174c:	2340      	movs	r3, #64	; 0x40
 800174e:	9300      	str	r3, [sp, #0]
 8001750:	2380      	movs	r3, #128	; 0x80
 8001752:	4a07      	ldr	r2, [pc, #28]	; (8001770 <_Z19Display_Over_Screenv+0x34>)
 8001754:	2100      	movs	r1, #0
 8001756:	2000      	movs	r0, #0
 8001758:	f000 fc12 	bl	8001f80 <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 800175c:	f000 fb94 	bl	8001e88 <ssd1306_UpdateScreen>
		HAL_Delay(2000);
 8001760:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001764:	f000 fe36 	bl	80023d4 <HAL_Delay>
	}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	08004f3c 	.word	0x08004f3c

08001774 <_Z4Game6PlayerRiS0_>:

/*----------GAME LOOP------------*/
	void Game(Player player,int &barrier,int &Jump_height){//main loop of boxi game
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af02      	add	r7, sp, #8
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
	if(player.Player_live>0){//if player is alive
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	f340 809a 	ble.w	80018be <_Z4Game6PlayerRiS0_+0x14a>

		//---------DISPLAYING LAST FRAME-----------//
		//displaying all objects//
		  ssd1306_Fill(Black);
 800178a:	2000      	movs	r0, #0
 800178c:	f000 fb58 	bl	8001e40 <ssd1306_Fill>
		  boxi.Display_Player_hearts();
 8001790:	484e      	ldr	r0, [pc, #312]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 8001792:	f7ff fb45 	bl	8000e20 <_ZN6Player21Display_Player_heartsEv>
		  map1.Display_map();
 8001796:	484e      	ldr	r0, [pc, #312]	; (80018d0 <_Z4Game6PlayerRiS0_+0x15c>)
 8001798:	f7ff f992 	bl	8000ac0 <_ZN3Map11Display_mapEv>
          c1.Display_Coin();
 800179c:	484d      	ldr	r0, [pc, #308]	; (80018d4 <_Z4Game6PlayerRiS0_+0x160>)
 800179e:	f7ff f91b 	bl	80009d8 <_ZN4Coin12Display_CoinEv>

		  for(int i=0; i<=9; i++){//displaying blocks
 80017a2:	2300      	movs	r3, #0
 80017a4:	61fb      	str	r3, [r7, #28]
 80017a6:	69fb      	ldr	r3, [r7, #28]
 80017a8:	2b09      	cmp	r3, #9
 80017aa:	dc0c      	bgt.n	80017c6 <_Z4Game6PlayerRiS0_+0x52>
			  B[i].Display_Block();
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	2234      	movs	r2, #52	; 0x34
 80017b0:	fb02 f303 	mul.w	r3, r2, r3
 80017b4:	4a48      	ldr	r2, [pc, #288]	; (80018d8 <_Z4Game6PlayerRiS0_+0x164>)
 80017b6:	4413      	add	r3, r2
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe fef7 	bl	80005ac <_ZN5Block13Display_BlockEv>
		  for(int i=0; i<=9; i++){//displaying blocks
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	3301      	adds	r3, #1
 80017c2:	61fb      	str	r3, [r7, #28]
 80017c4:	e7ef      	b.n	80017a6 <_Z4Game6PlayerRiS0_+0x32>
		  }

		  for(int i=0; i<=5; i++){//displaying spikes
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
 80017ca:	69bb      	ldr	r3, [r7, #24]
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	dc0d      	bgt.n	80017ec <_Z4Game6PlayerRiS0_+0x78>
		      S[i].Display_Spike();
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4613      	mov	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	4a40      	ldr	r2, [pc, #256]	; (80018dc <_Z4Game6PlayerRiS0_+0x168>)
 80017dc:	4413      	add	r3, r2
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fc80 	bl	80010e4 <_ZN5Spike13Display_SpikeEv>
		  for(int i=0; i<=5; i++){//displaying spikes
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	3301      	adds	r3, #1
 80017e8:	61bb      	str	r3, [r7, #24]
 80017ea:	e7ee      	b.n	80017ca <_Z4Game6PlayerRiS0_+0x56>
		   }

		  m1.Display_mob();//displaying mob
 80017ec:	483c      	ldr	r0, [pc, #240]	; (80018e0 <_Z4Game6PlayerRiS0_+0x16c>)
 80017ee:	f7ff fa82 	bl	8000cf6 <_ZN3Mob11Display_mobEv>

		  boxi.Display_Player();//displaying boxi
 80017f2:	4836      	ldr	r0, [pc, #216]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 80017f4:	f7ff faf8 	bl	8000de8 <_ZN6Player14Display_PlayerEv>

		  //updating the screen//
		  ssd1306_UpdateScreen();
 80017f8:	f000 fb46 	bl	8001e88 <ssd1306_UpdateScreen>

		  //----------MOVING BLOCKS------------------//
		  B[7].Move_Block(Block_1_A, Block_1_B, barrier,boxi);
 80017fc:	4b39      	ldr	r3, [pc, #228]	; (80018e4 <_Z4Game6PlayerRiS0_+0x170>)
 80017fe:	6819      	ldr	r1, [r3, #0]
 8001800:	4b39      	ldr	r3, [pc, #228]	; (80018e8 <_Z4Game6PlayerRiS0_+0x174>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b31      	ldr	r3, [pc, #196]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	4838      	ldr	r0, [pc, #224]	; (80018ec <_Z4Game6PlayerRiS0_+0x178>)
 800180c:	f7fe ff73 	bl	80006f6 <_ZN5Block10Move_BlockEiiRiR6Player>

		  //----------MOVING MOBS-------------------//
		  m1.Move_mob(Mob_1_A,Mob_1_B);
 8001810:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <_Z4Game6PlayerRiS0_+0x17c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a37      	ldr	r2, [pc, #220]	; (80018f4 <_Z4Game6PlayerRiS0_+0x180>)
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	4831      	ldr	r0, [pc, #196]	; (80018e0 <_Z4Game6PlayerRiS0_+0x16c>)
 800181c:	f7ff fa32 	bl	8000c84 <_ZN3Mob8Move_mobEii>

		  //--------CHECKING BARRIERS----------------//
		  c1.Check(boxi,current_map);
 8001820:	4a35      	ldr	r2, [pc, #212]	; (80018f8 <_Z4Game6PlayerRiS0_+0x184>)
 8001822:	492a      	ldr	r1, [pc, #168]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 8001824:	482b      	ldr	r0, [pc, #172]	; (80018d4 <_Z4Game6PlayerRiS0_+0x160>)
 8001826:	f7ff f821 	bl	800086c <_ZN4Coin5CheckER6PlayerRi>
		  m1.check(boxi);
 800182a:	4928      	ldr	r1, [pc, #160]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 800182c:	482c      	ldr	r0, [pc, #176]	; (80018e0 <_Z4Game6PlayerRiS0_+0x16c>)
 800182e:	f7ff f9cf 	bl	8000bd0 <_ZN3Mob5checkER6Player>
		  for(int i=0; i<=5; i++){//checking spikes
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2b05      	cmp	r3, #5
 800183a:	dc0f      	bgt.n	800185c <_Z4Game6PlayerRiS0_+0xe8>
		  	 S[i].Check(barrier, boxi);
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	4613      	mov	r3, r2
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	4413      	add	r3, r2
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	4a25      	ldr	r2, [pc, #148]	; (80018dc <_Z4Game6PlayerRiS0_+0x168>)
 8001848:	4413      	add	r3, r2
 800184a:	4a20      	ldr	r2, [pc, #128]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 800184c:	68b9      	ldr	r1, [r7, #8]
 800184e:	4618      	mov	r0, r3
 8001850:	f7ff fbcc 	bl	8000fec <_ZN5Spike5CheckERiR6Player>
		  for(int i=0; i<=5; i++){//checking spikes
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	3301      	adds	r3, #1
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	e7ec      	b.n	8001836 <_Z4Game6PlayerRiS0_+0xc2>
		  }


		  for(int i=0; i<=9; i++){ // checking if player(boxi) is on block
 800185c:	2300      	movs	r3, #0
 800185e:	613b      	str	r3, [r7, #16]
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	2b09      	cmp	r3, #9
 8001864:	dc0e      	bgt.n	8001884 <_Z4Game6PlayerRiS0_+0x110>
		  	B[i].Check(barrier, boxi);
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	2234      	movs	r2, #52	; 0x34
 800186a:	fb02 f303 	mul.w	r3, r2, r3
 800186e:	4a1a      	ldr	r2, [pc, #104]	; (80018d8 <_Z4Game6PlayerRiS0_+0x164>)
 8001870:	4413      	add	r3, r2
 8001872:	4a16      	ldr	r2, [pc, #88]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 8001874:	68b9      	ldr	r1, [r7, #8]
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe feb4 	bl	80005e4 <_ZN5Block5CheckERiR6Player>
		  for(int i=0; i<=9; i++){ // checking if player(boxi) is on block
 800187c:	693b      	ldr	r3, [r7, #16]
 800187e:	3301      	adds	r3, #1
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	e7ed      	b.n	8001860 <_Z4Game6PlayerRiS0_+0xec>
		  }

		  //----------GRAVITATION FUNCTION----------//
		  Gravitation(boxi, ground_level,barrier);
 8001884:	4b1d      	ldr	r3, [pc, #116]	; (80018fc <_Z4Game6PlayerRiS0_+0x188>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68ba      	ldr	r2, [r7, #8]
 800188a:	4619      	mov	r1, r3
 800188c:	480f      	ldr	r0, [pc, #60]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 800188e:	f7ff fedf 	bl	8001650 <_Z11GravitationR6PlayeriRi>

		  //--------BUTTONS CHECKING ---------------//
	      Check_buttons(boxi,barrier);
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4619      	mov	r1, r3
 8001898:	480c      	ldr	r0, [pc, #48]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 800189a:	f7ff ff01 	bl	80016a0 <_Z13Check_buttonsR6Playeri>

	      //----------JUMPING FUNCTION--------------//
	      Jump(boxi,Jump_height,barrier);
 800189e:	68ba      	ldr	r2, [r7, #8]
 80018a0:	6879      	ldr	r1, [r7, #4]
 80018a2:	480a      	ldr	r0, [pc, #40]	; (80018cc <_Z4Game6PlayerRiS0_+0x158>)
 80018a4:	f7ff fea2 	bl	80015ec <_Z4JumpR6PlayerRiS1_>
	      //-----------CHANGE MAP FUNCTION----------//
	      change_map(current_map,is_map_changed,Block_1_A,Block_1_B,Mob_1_A,Mob_1_B);
 80018a8:	4b12      	ldr	r3, [pc, #72]	; (80018f4 <_Z4Game6PlayerRiS0_+0x180>)
 80018aa:	9301      	str	r3, [sp, #4]
 80018ac:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <_Z4Game6PlayerRiS0_+0x17c>)
 80018ae:	9300      	str	r3, [sp, #0]
 80018b0:	4b0d      	ldr	r3, [pc, #52]	; (80018e8 <_Z4Game6PlayerRiS0_+0x174>)
 80018b2:	4a0c      	ldr	r2, [pc, #48]	; (80018e4 <_Z4Game6PlayerRiS0_+0x170>)
 80018b4:	4912      	ldr	r1, [pc, #72]	; (8001900 <_Z4Game6PlayerRiS0_+0x18c>)
 80018b6:	4810      	ldr	r0, [pc, #64]	; (80018f8 <_Z4Game6PlayerRiS0_+0x184>)
 80018b8:	f7ff fd72 	bl	80013a0 <_Z10change_mapRiS_S_S_S_S_>
		  //HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); //i am turning it on for tests but game will go faster without it
	}
	else {
		Display_Over_Screen();
	}
}
 80018bc:	e001      	b.n	80018c2 <_Z4Game6PlayerRiS0_+0x14e>
		Display_Over_Screen();
 80018be:	f7ff ff3d 	bl	800173c <_Z19Display_Over_Screenv>
}
 80018c2:	bf00      	nop
 80018c4:	3720      	adds	r7, #32
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	20000108 	.word	0x20000108
 80018d0:	200000f0 	.word	0x200000f0
 80018d4:	20000464 	.word	0x20000464
 80018d8:	20000138 	.word	0x20000138
 80018dc:	20000374 	.word	0x20000374
 80018e0:	20000340 	.word	0x20000340
 80018e4:	20000010 	.word	0x20000010
 80018e8:	20000014 	.word	0x20000014
 80018ec:	200002a4 	.word	0x200002a4
 80018f0:	20000008 	.word	0x20000008
 80018f4:	2000000c 	.word	0x2000000c
 80018f8:	20000000 	.word	0x20000000
 80018fc:	20000004 	.word	0x20000004
 8001900:	20000490 	.word	0x20000490

08001904 <_ZN6PlayerC1ERKS_>:
#include"ssd1306_tests.h"
#include"Bitmaps.h"
#ifndef INC_PLAYER_H_
#define INC_PLAYER_H_

class Player {
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	4a1b      	ldr	r2, [pc, #108]	; (800197c <_ZN6PlayerC1ERKS_+0x78>)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	685a      	ldr	r2, [r3, #4]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	605a      	str	r2, [r3, #4]
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	689a      	ldr	r2, [r3, #8]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	68da      	ldr	r2, [r3, #12]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	60da      	str	r2, [r3, #12]
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	691a      	ldr	r2, [r3, #16]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	611a      	str	r2, [r3, #16]
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	695a      	ldr	r2, [r3, #20]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	615a      	str	r2, [r3, #20]
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	699a      	ldr	r2, [r3, #24]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	619a      	str	r2, [r3, #24]
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	69da      	ldr	r2, [r3, #28]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	61da      	str	r2, [r3, #28]
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	6a1a      	ldr	r2, [r3, #32]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	621a      	str	r2, [r3, #32]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	625a      	str	r2, [r3, #36]	; 0x24
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	629a      	str	r2, [r3, #40]	; 0x28
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	62da      	str	r2, [r3, #44]	; 0x2c
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	08004f24 	.word	0x08004f24

08001980 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08c      	sub	sp, #48	; 0x30
 8001984:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001986:	f000 fcb4 	bl	80022f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800198a:	f000 f89b 	bl	8001ac4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800198e:	f7ff fbf7 	bl	8001180 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001992:	f000 fbe1 	bl	8002158 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001996:	f7ff fc4d 	bl	8001234 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  	  //Initialize  of libraries//
  	  ssd1306_Init();
 800199a:	f000 f9e7 	bl	8001d6c <ssd1306_Init>

  	  //fill black the display
  	  ssd1306_Fill(Black);
 800199e:	2000      	movs	r0, #0
 80019a0:	f000 fa4e 	bl	8001e40 <ssd1306_Fill>
  	  ssd1306_UpdateScreen();
 80019a4:	f000 fa70 	bl	8001e88 <ssd1306_UpdateScreen>
  	//-----POSITIONING OBJECTS-----//
     //--------BLOCKS------------//
  	  B[0].Change_position(1,52);
 80019a8:	2234      	movs	r2, #52	; 0x34
 80019aa:	2101      	movs	r1, #1
 80019ac:	4831      	ldr	r0, [pc, #196]	; (8001a74 <main+0xf4>)
 80019ae:	f7fe ff05 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[1].Change_position(11,52);
 80019b2:	2234      	movs	r2, #52	; 0x34
 80019b4:	210b      	movs	r1, #11
 80019b6:	4830      	ldr	r0, [pc, #192]	; (8001a78 <main+0xf8>)
 80019b8:	f7fe ff00 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[2].Change_position(21,52);
 80019bc:	2234      	movs	r2, #52	; 0x34
 80019be:	2115      	movs	r1, #21
 80019c0:	482e      	ldr	r0, [pc, #184]	; (8001a7c <main+0xfc>)
 80019c2:	f7fe fefb 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[3].Change_position(41,42);
 80019c6:	222a      	movs	r2, #42	; 0x2a
 80019c8:	2129      	movs	r1, #41	; 0x29
 80019ca:	482d      	ldr	r0, [pc, #180]	; (8001a80 <main+0x100>)
 80019cc:	f7fe fef6 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[4].Change_position(41,52);
 80019d0:	2234      	movs	r2, #52	; 0x34
 80019d2:	2129      	movs	r1, #41	; 0x29
 80019d4:	482b      	ldr	r0, [pc, #172]	; (8001a84 <main+0x104>)
 80019d6:	f7fe fef1 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[5].Change_position(71,42);
 80019da:	222a      	movs	r2, #42	; 0x2a
 80019dc:	2147      	movs	r1, #71	; 0x47
 80019de:	482a      	ldr	r0, [pc, #168]	; (8001a88 <main+0x108>)
 80019e0:	f7fe feec 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[6].Change_position(71,52);
 80019e4:	2234      	movs	r2, #52	; 0x34
 80019e6:	2147      	movs	r1, #71	; 0x47
 80019e8:	4828      	ldr	r0, [pc, #160]	; (8001a8c <main+0x10c>)
 80019ea:	f7fe fee7 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[7].Change_position(91,42);
 80019ee:	222a      	movs	r2, #42	; 0x2a
 80019f0:	215b      	movs	r1, #91	; 0x5b
 80019f2:	4827      	ldr	r0, [pc, #156]	; (8001a90 <main+0x110>)
 80019f4:	f7fe fee2 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[8].Change_position(117,42);
 80019f8:	222a      	movs	r2, #42	; 0x2a
 80019fa:	2175      	movs	r1, #117	; 0x75
 80019fc:	4825      	ldr	r0, [pc, #148]	; (8001a94 <main+0x114>)
 80019fe:	f7fe fedd 	bl	80007bc <_ZN5Block15Change_positionEii>
  	  B[9].Change_position(117,52);
 8001a02:	2234      	movs	r2, #52	; 0x34
 8001a04:	2175      	movs	r1, #117	; 0x75
 8001a06:	4824      	ldr	r0, [pc, #144]	; (8001a98 <main+0x118>)
 8001a08:	f7fe fed8 	bl	80007bc <_ZN5Block15Change_positionEii>
  	 //--------SPIKES--------------//
  	  S[0].Change_position(51, 56);
 8001a0c:	2238      	movs	r2, #56	; 0x38
 8001a0e:	2133      	movs	r1, #51	; 0x33
 8001a10:	4822      	ldr	r0, [pc, #136]	; (8001a9c <main+0x11c>)
 8001a12:	f7ff fb83 	bl	800111c <_ZN5Spike15Change_positionEii>
  	  S[1].Change_position(56, 56);
 8001a16:	2238      	movs	r2, #56	; 0x38
 8001a18:	2138      	movs	r1, #56	; 0x38
 8001a1a:	4821      	ldr	r0, [pc, #132]	; (8001aa0 <main+0x120>)
 8001a1c:	f7ff fb7e 	bl	800111c <_ZN5Spike15Change_positionEii>
  	  S[2].Change_position(61, 56);
 8001a20:	2238      	movs	r2, #56	; 0x38
 8001a22:	213d      	movs	r1, #61	; 0x3d
 8001a24:	481f      	ldr	r0, [pc, #124]	; (8001aa4 <main+0x124>)
 8001a26:	f7ff fb79 	bl	800111c <_ZN5Spike15Change_positionEii>
  	  S[3].Change_position(66, 56);
 8001a2a:	2238      	movs	r2, #56	; 0x38
 8001a2c:	2142      	movs	r1, #66	; 0x42
 8001a2e:	481e      	ldr	r0, [pc, #120]	; (8001aa8 <main+0x128>)
 8001a30:	f7ff fb74 	bl	800111c <_ZN5Spike15Change_positionEii>
  	  S[4].Change_position(31, 56);
 8001a34:	2238      	movs	r2, #56	; 0x38
 8001a36:	211f      	movs	r1, #31
 8001a38:	481c      	ldr	r0, [pc, #112]	; (8001aac <main+0x12c>)
 8001a3a:	f7ff fb6f 	bl	800111c <_ZN5Spike15Change_positionEii>
  	  S[5].Change_position(36, 56);
 8001a3e:	2238      	movs	r2, #56	; 0x38
 8001a40:	2124      	movs	r1, #36	; 0x24
 8001a42:	481b      	ldr	r0, [pc, #108]	; (8001ab0 <main+0x130>)
 8001a44:	f7ff fb6a 	bl	800111c <_ZN5Spike15Change_positionEii>
  	  c1.Change_position(119, 36);
 8001a48:	2224      	movs	r2, #36	; 0x24
 8001a4a:	2177      	movs	r1, #119	; 0x77
 8001a4c:	4819      	ldr	r0, [pc, #100]	; (8001ab4 <main+0x134>)
 8001a4e:	f7fe ffe3 	bl	8000a18 <_ZN4Coin15Change_positionEii>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    Game(boxi,barrier,Jump_height); //Game loop
 8001a52:	463b      	mov	r3, r7
 8001a54:	4918      	ldr	r1, [pc, #96]	; (8001ab8 <main+0x138>)
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff ff54 	bl	8001904 <_ZN6PlayerC1ERKS_>
 8001a5c:	463b      	mov	r3, r7
 8001a5e:	4a17      	ldr	r2, [pc, #92]	; (8001abc <main+0x13c>)
 8001a60:	4917      	ldr	r1, [pc, #92]	; (8001ac0 <main+0x140>)
 8001a62:	4618      	mov	r0, r3
 8001a64:	f7ff fe86 	bl	8001774 <_Z4Game6PlayerRiS0_>
 8001a68:	463b      	mov	r3, r7
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fa5c 	bl	8000f28 <_ZN6PlayerD1Ev>
 8001a70:	e7ef      	b.n	8001a52 <main+0xd2>
 8001a72:	bf00      	nop
 8001a74:	20000138 	.word	0x20000138
 8001a78:	2000016c 	.word	0x2000016c
 8001a7c:	200001a0 	.word	0x200001a0
 8001a80:	200001d4 	.word	0x200001d4
 8001a84:	20000208 	.word	0x20000208
 8001a88:	2000023c 	.word	0x2000023c
 8001a8c:	20000270 	.word	0x20000270
 8001a90:	200002a4 	.word	0x200002a4
 8001a94:	200002d8 	.word	0x200002d8
 8001a98:	2000030c 	.word	0x2000030c
 8001a9c:	20000374 	.word	0x20000374
 8001aa0:	2000039c 	.word	0x2000039c
 8001aa4:	200003c4 	.word	0x200003c4
 8001aa8:	200003ec 	.word	0x200003ec
 8001aac:	20000414 	.word	0x20000414
 8001ab0:	2000043c 	.word	0x2000043c
 8001ab4:	20000464 	.word	0x20000464
 8001ab8:	20000108 	.word	0x20000108
 8001abc:	20000494 	.word	0x20000494
 8001ac0:	20000498 	.word	0x20000498

08001ac4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b094      	sub	sp, #80	; 0x50
 8001ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aca:	f107 0318 	add.w	r3, r7, #24
 8001ace:	2238      	movs	r2, #56	; 0x38
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f003 f990 	bl	8004df8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	605a      	str	r2, [r3, #4]
 8001ae0:	609a      	str	r2, [r3, #8]
 8001ae2:	60da      	str	r2, [r3, #12]
 8001ae4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f001 fbba 	bl	8003260 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aec:	2302      	movs	r3, #2
 8001aee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001af0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001af4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001af6:	2340      	movs	r3, #64	; 0x40
 8001af8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001afa:	2302      	movs	r3, #2
 8001afc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001afe:	2302      	movs	r3, #2
 8001b00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001b02:	2304      	movs	r3, #4
 8001b04:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001b06:	2355      	movs	r3, #85	; 0x55
 8001b08:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b12:	2302      	movs	r3, #2
 8001b14:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b16:	f107 0318 	add.w	r3, r7, #24
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f001 fc44 	bl	80033a8 <HAL_RCC_OscConfig>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	bf14      	ite	ne
 8001b26:	2301      	movne	r3, #1
 8001b28:	2300      	moveq	r3, #0
 8001b2a:	b2db      	uxtb	r3, r3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8001b30:	f000 f81d 	bl	8001b6e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b34:	230f      	movs	r3, #15
 8001b36:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b40:	2300      	movs	r3, #0
 8001b42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	2104      	movs	r1, #4
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f001 ff43 	bl	80039d8 <HAL_RCC_ClockConfig>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	bf14      	ite	ne
 8001b58:	2301      	movne	r3, #1
 8001b5a:	2300      	moveq	r3, #0
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8001b62:	f000 f804 	bl	8001b6e <Error_Handler>
  }
}
 8001b66:	bf00      	nop
 8001b68:	3750      	adds	r7, #80	; 0x50
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b6e:	b480      	push	{r7}
 8001b70:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b72:	b672      	cpsid	i
}
 8001b74:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b76:	e7fe      	b.n	8001b76 <Error_Handler+0x8>

08001b78 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af06      	add	r7, sp, #24
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d15e      	bne.n	8001c46 <_Z41__static_initialization_and_destruction_0ii+0xce>
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d159      	bne.n	8001c46 <_Z41__static_initialization_and_destruction_0ii+0xce>
#include"string.h"
#include "Spike.h"
#include "Coin.h"

 // creating a map//
Map map1(Bitmap_map);
 8001b92:	2300      	movs	r3, #0
 8001b94:	9301      	str	r3, [sp, #4]
 8001b96:	2300      	movs	r3, #0
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	2340      	movs	r3, #64	; 0x40
 8001b9c:	2280      	movs	r2, #128	; 0x80
 8001b9e:	4940      	ldr	r1, [pc, #256]	; (8001ca0 <_Z41__static_initialization_and_destruction_0ii+0x128>)
 8001ba0:	4840      	ldr	r0, [pc, #256]	; (8001ca4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8001ba2:	f7fe ff6b 	bl	8000a7c <_ZN3MapC1EPKhiiii>
// creating the player//
Player boxi(10,4,8,8);       //there we are creating our map adding player ,blocks, mobs and spikes
 8001ba6:	4b40      	ldr	r3, [pc, #256]	; (8001ca8 <_Z41__static_initialization_and_destruction_0ii+0x130>)
 8001ba8:	9302      	str	r3, [sp, #8]
 8001baa:	2303      	movs	r3, #3
 8001bac:	9301      	str	r3, [sp, #4]
 8001bae:	2308      	movs	r3, #8
 8001bb0:	9300      	str	r3, [sp, #0]
 8001bb2:	2308      	movs	r3, #8
 8001bb4:	2204      	movs	r2, #4
 8001bb6:	210a      	movs	r1, #10
 8001bb8:	483c      	ldr	r0, [pc, #240]	; (8001cac <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8001bba:	f7ff f8ef 	bl	8000d9c <_ZN6PlayerC1EiiiiiPKh>

//creating blocks//
Block B[10];
 8001bbe:	4b3c      	ldr	r3, [pc, #240]	; (8001cb0 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8001bc0:	2409      	movs	r4, #9
 8001bc2:	461d      	mov	r5, r3
 8001bc4:	2c00      	cmp	r4, #0
 8001bc6:	db10      	blt.n	8001bea <_Z41__static_initialization_and_destruction_0ii+0x72>
 8001bc8:	2301      	movs	r3, #1
 8001bca:	9303      	str	r3, [sp, #12]
 8001bcc:	2300      	movs	r3, #0
 8001bce:	9302      	str	r3, [sp, #8]
 8001bd0:	4b38      	ldr	r3, [pc, #224]	; (8001cb4 <_Z41__static_initialization_and_destruction_0ii+0x13c>)
 8001bd2:	9301      	str	r3, [sp, #4]
 8001bd4:	230a      	movs	r3, #10
 8001bd6:	9300      	str	r3, [sp, #0]
 8001bd8:	230a      	movs	r3, #10
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	4628      	mov	r0, r5
 8001be0:	f7fe fc9c 	bl	800051c <_ZN5BlockC1EiiiiPKhii>
 8001be4:	3534      	adds	r5, #52	; 0x34
 8001be6:	3c01      	subs	r4, #1
 8001be8:	e7ec      	b.n	8001bc4 <_Z41__static_initialization_and_destruction_0ii+0x4c>

//creating Mobs//
Mob m1(95,54);
 8001bea:	2300      	movs	r3, #0
 8001bec:	9304      	str	r3, [sp, #16]
 8001bee:	2301      	movs	r3, #1
 8001bf0:	9303      	str	r3, [sp, #12]
 8001bf2:	4b31      	ldr	r3, [pc, #196]	; (8001cb8 <_Z41__static_initialization_and_destruction_0ii+0x140>)
 8001bf4:	9302      	str	r3, [sp, #8]
 8001bf6:	2308      	movs	r3, #8
 8001bf8:	9301      	str	r3, [sp, #4]
 8001bfa:	2308      	movs	r3, #8
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	2301      	movs	r3, #1
 8001c00:	2236      	movs	r2, #54	; 0x36
 8001c02:	215f      	movs	r1, #95	; 0x5f
 8001c04:	482d      	ldr	r0, [pc, #180]	; (8001cbc <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8001c06:	f7fe ff97 	bl	8000b38 <_ZN3MobC1EiiiiiPKhii>

//creating spikes//
Spike S[6];
 8001c0a:	4b2d      	ldr	r3, [pc, #180]	; (8001cc0 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8001c0c:	2405      	movs	r4, #5
 8001c0e:	461d      	mov	r5, r3
 8001c10:	2c00      	cmp	r4, #0
 8001c12:	db0c      	blt.n	8001c2e <_Z41__static_initialization_and_destruction_0ii+0xb6>
 8001c14:	4b2b      	ldr	r3, [pc, #172]	; (8001cc4 <_Z41__static_initialization_and_destruction_0ii+0x14c>)
 8001c16:	9301      	str	r3, [sp, #4]
 8001c18:	2305      	movs	r3, #5
 8001c1a:	9300      	str	r3, [sp, #0]
 8001c1c:	2305      	movs	r3, #5
 8001c1e:	2200      	movs	r2, #0
 8001c20:	2100      	movs	r1, #0
 8001c22:	4628      	mov	r0, r5
 8001c24:	f7ff f9a0 	bl	8000f68 <_ZN5SpikeC1EiiiiPKh>
 8001c28:	3528      	adds	r5, #40	; 0x28
 8001c2a:	3c01      	subs	r4, #1
 8001c2c:	e7f0      	b.n	8001c10 <_Z41__static_initialization_and_destruction_0ii+0x98>

//creating coins
Coin c1(119,36);
 8001c2e:	2301      	movs	r3, #1
 8001c30:	9302      	str	r3, [sp, #8]
 8001c32:	4b25      	ldr	r3, [pc, #148]	; (8001cc8 <_Z41__static_initialization_and_destruction_0ii+0x150>)
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	2306      	movs	r3, #6
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2306      	movs	r3, #6
 8001c3c:	2224      	movs	r2, #36	; 0x24
 8001c3e:	2177      	movs	r1, #119	; 0x77
 8001c40:	4822      	ldr	r0, [pc, #136]	; (8001ccc <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8001c42:	f7fe fded 	bl	8000820 <_ZN4CoinC1EiiiiPKhi>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d124      	bne.n	8001c96 <_Z41__static_initialization_and_destruction_0ii+0x11e>
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d11f      	bne.n	8001c96 <_Z41__static_initialization_and_destruction_0ii+0x11e>
 8001c56:	481d      	ldr	r0, [pc, #116]	; (8001ccc <_Z41__static_initialization_and_destruction_0ii+0x154>)
 8001c58:	f7fe fef0 	bl	8000a3c <_ZN4CoinD1Ev>
Spike S[6];
 8001c5c:	4c1c      	ldr	r4, [pc, #112]	; (8001cd0 <_Z41__static_initialization_and_destruction_0ii+0x158>)
 8001c5e:	4b18      	ldr	r3, [pc, #96]	; (8001cc0 <_Z41__static_initialization_and_destruction_0ii+0x148>)
 8001c60:	429c      	cmp	r4, r3
 8001c62:	d005      	beq.n	8001c70 <_Z41__static_initialization_and_destruction_0ii+0xf8>
 8001c64:	3c28      	subs	r4, #40	; 0x28
 8001c66:	6823      	ldr	r3, [r4, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4620      	mov	r0, r4
 8001c6c:	4798      	blx	r3
 8001c6e:	e7f6      	b.n	8001c5e <_Z41__static_initialization_and_destruction_0ii+0xe6>
Mob m1(95,54);
 8001c70:	4812      	ldr	r0, [pc, #72]	; (8001cbc <_Z41__static_initialization_and_destruction_0ii+0x144>)
 8001c72:	f7ff f873 	bl	8000d5c <_ZN3MobD1Ev>
Block B[10];
 8001c76:	4c17      	ldr	r4, [pc, #92]	; (8001cd4 <_Z41__static_initialization_and_destruction_0ii+0x15c>)
 8001c78:	4b0d      	ldr	r3, [pc, #52]	; (8001cb0 <_Z41__static_initialization_and_destruction_0ii+0x138>)
 8001c7a:	429c      	cmp	r4, r3
 8001c7c:	d005      	beq.n	8001c8a <_Z41__static_initialization_and_destruction_0ii+0x112>
 8001c7e:	3c34      	subs	r4, #52	; 0x34
 8001c80:	6823      	ldr	r3, [r4, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4620      	mov	r0, r4
 8001c86:	4798      	blx	r3
 8001c88:	e7f6      	b.n	8001c78 <_Z41__static_initialization_and_destruction_0ii+0x100>
Player boxi(10,4,8,8);       //there we are creating our map adding player ,blocks, mobs and spikes
 8001c8a:	4808      	ldr	r0, [pc, #32]	; (8001cac <_Z41__static_initialization_and_destruction_0ii+0x134>)
 8001c8c:	f7ff f94c 	bl	8000f28 <_ZN6PlayerD1Ev>
Map map1(Bitmap_map);
 8001c90:	4804      	ldr	r0, [pc, #16]	; (8001ca4 <_Z41__static_initialization_and_destruction_0ii+0x12c>)
 8001c92:	f7fe ff31 	bl	8000af8 <_ZN3MapD1Ev>
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bdb0      	pop	{r4, r5, r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	0800533c 	.word	0x0800533c
 8001ca4:	200000f0 	.word	0x200000f0
 8001ca8:	0800573c 	.word	0x0800573c
 8001cac:	20000108 	.word	0x20000108
 8001cb0:	20000138 	.word	0x20000138
 8001cb4:	08005744 	.word	0x08005744
 8001cb8:	08005758 	.word	0x08005758
 8001cbc:	20000340 	.word	0x20000340
 8001cc0:	20000374 	.word	0x20000374
 8001cc4:	08005760 	.word	0x08005760
 8001cc8:	08005768 	.word	0x08005768
 8001ccc:	20000464 	.word	0x20000464
 8001cd0:	20000464 	.word	0x20000464
 8001cd4:	20000340 	.word	0x20000340

08001cd8 <_GLOBAL__sub_I_map1>:
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f7ff ff49 	bl	8001b78 <_Z41__static_initialization_and_destruction_0ii>
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <_GLOBAL__sub_D_map1>:
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f7ff ff41 	bl	8001b78 <_Z41__static_initialization_and_destruction_0ii>
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
	...

08001d08 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af04      	add	r7, sp, #16
 8001d0e:	4603      	mov	r3, r0
 8001d10:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
 8001d16:	9302      	str	r3, [sp, #8]
 8001d18:	2301      	movs	r3, #1
 8001d1a:	9301      	str	r3, [sp, #4]
 8001d1c:	1dfb      	adds	r3, r7, #7
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	2301      	movs	r3, #1
 8001d22:	2200      	movs	r2, #0
 8001d24:	2178      	movs	r1, #120	; 0x78
 8001d26:	4803      	ldr	r0, [pc, #12]	; (8001d34 <ssd1306_WriteCommand+0x2c>)
 8001d28:	f000 fe9c 	bl	8002a64 <HAL_I2C_Mem_Write>
}
 8001d2c:	bf00      	nop
 8001d2e:	3708      	adds	r7, #8
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	200000a4 	.word	0x200000a4

08001d38 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af04      	add	r7, sp, #16
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	f04f 32ff 	mov.w	r2, #4294967295
 8001d4a:	9202      	str	r2, [sp, #8]
 8001d4c:	9301      	str	r3, [sp, #4]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	2301      	movs	r3, #1
 8001d54:	2240      	movs	r2, #64	; 0x40
 8001d56:	2178      	movs	r1, #120	; 0x78
 8001d58:	4803      	ldr	r0, [pc, #12]	; (8001d68 <ssd1306_WriteData+0x30>)
 8001d5a:	f000 fe83 	bl	8002a64 <HAL_I2C_Mem_Write>
}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	200000a4 	.word	0x200000a4

08001d6c <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001d70:	f7ff ffc2 	bl	8001cf8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001d74:	2064      	movs	r0, #100	; 0x64
 8001d76:	f000 fb2d 	bl	80023d4 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001d7a:	2000      	movs	r0, #0
 8001d7c:	f000 f96e 	bl	800205c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001d80:	2020      	movs	r0, #32
 8001d82:	f7ff ffc1 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001d86:	2000      	movs	r0, #0
 8001d88:	f7ff ffbe 	bl	8001d08 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001d8c:	20b0      	movs	r0, #176	; 0xb0
 8001d8e:	f7ff ffbb 	bl	8001d08 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001d92:	20c8      	movs	r0, #200	; 0xc8
 8001d94:	f7ff ffb8 	bl	8001d08 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001d98:	2000      	movs	r0, #0
 8001d9a:	f7ff ffb5 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001d9e:	2010      	movs	r0, #16
 8001da0:	f7ff ffb2 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001da4:	2040      	movs	r0, #64	; 0x40
 8001da6:	f7ff ffaf 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001daa:	20ff      	movs	r0, #255	; 0xff
 8001dac:	f000 f943 	bl	8002036 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001db0:	20a1      	movs	r0, #161	; 0xa1
 8001db2:	f7ff ffa9 	bl	8001d08 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001db6:	20a6      	movs	r0, #166	; 0xa6
 8001db8:	f7ff ffa6 	bl	8001d08 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001dbc:	20a8      	movs	r0, #168	; 0xa8
 8001dbe:	f7ff ffa3 	bl	8001d08 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001dc2:	203f      	movs	r0, #63	; 0x3f
 8001dc4:	f7ff ffa0 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001dc8:	20a4      	movs	r0, #164	; 0xa4
 8001dca:	f7ff ff9d 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001dce:	20d3      	movs	r0, #211	; 0xd3
 8001dd0:	f7ff ff9a 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8001dd4:	2000      	movs	r0, #0
 8001dd6:	f7ff ff97 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001dda:	20d5      	movs	r0, #213	; 0xd5
 8001ddc:	f7ff ff94 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001de0:	20f0      	movs	r0, #240	; 0xf0
 8001de2:	f7ff ff91 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8001de6:	20d9      	movs	r0, #217	; 0xd9
 8001de8:	f7ff ff8e 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001dec:	2022      	movs	r0, #34	; 0x22
 8001dee:	f7ff ff8b 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8001df2:	20da      	movs	r0, #218	; 0xda
 8001df4:	f7ff ff88 	bl	8001d08 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001df8:	2012      	movs	r0, #18
 8001dfa:	f7ff ff85 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001dfe:	20db      	movs	r0, #219	; 0xdb
 8001e00:	f7ff ff82 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001e04:	2020      	movs	r0, #32
 8001e06:	f7ff ff7f 	bl	8001d08 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001e0a:	208d      	movs	r0, #141	; 0x8d
 8001e0c:	f7ff ff7c 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001e10:	2014      	movs	r0, #20
 8001e12:	f7ff ff79 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001e16:	2001      	movs	r0, #1
 8001e18:	f000 f920 	bl	800205c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f000 f80f 	bl	8001e40 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001e22:	f000 f831 	bl	8001e88 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001e26:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <ssd1306_Init+0xd0>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001e2c:	4b03      	ldr	r3, [pc, #12]	; (8001e3c <ssd1306_Init+0xd0>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001e32:	4b02      	ldr	r3, [pc, #8]	; (8001e3c <ssd1306_Init+0xd0>)
 8001e34:	2201      	movs	r2, #1
 8001e36:	711a      	strb	r2, [r3, #4]
}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	2000089c 	.word	0x2000089c

08001e40 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	e00d      	b.n	8001e6c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001e50:	79fb      	ldrb	r3, [r7, #7]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <ssd1306_Fill+0x1a>
 8001e56:	2100      	movs	r1, #0
 8001e58:	e000      	b.n	8001e5c <ssd1306_Fill+0x1c>
 8001e5a:	21ff      	movs	r1, #255	; 0xff
 8001e5c:	4a09      	ldr	r2, [pc, #36]	; (8001e84 <ssd1306_Fill+0x44>)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	4413      	add	r3, r2
 8001e62:	460a      	mov	r2, r1
 8001e64:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	60fb      	str	r3, [r7, #12]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e72:	d3ed      	bcc.n	8001e50 <ssd1306_Fill+0x10>
    }
}
 8001e74:	bf00      	nop
 8001e76:	bf00      	nop
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	2000049c 	.word	0x2000049c

08001e88 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001e8e:	2300      	movs	r3, #0
 8001e90:	71fb      	strb	r3, [r7, #7]
 8001e92:	e016      	b.n	8001ec2 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	3b50      	subs	r3, #80	; 0x50
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff ff34 	bl	8001d08 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	f7ff ff31 	bl	8001d08 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001ea6:	2010      	movs	r0, #16
 8001ea8:	f7ff ff2e 	bl	8001d08 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	01db      	lsls	r3, r3, #7
 8001eb0:	4a08      	ldr	r2, [pc, #32]	; (8001ed4 <ssd1306_UpdateScreen+0x4c>)
 8001eb2:	4413      	add	r3, r2
 8001eb4:	2180      	movs	r1, #128	; 0x80
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff ff3e 	bl	8001d38 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001ebc:	79fb      	ldrb	r3, [r7, #7]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	71fb      	strb	r3, [r7, #7]
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2b07      	cmp	r3, #7
 8001ec6:	d9e5      	bls.n	8001e94 <ssd1306_UpdateScreen+0xc>
    }
}
 8001ec8:	bf00      	nop
 8001eca:	bf00      	nop
 8001ecc:	3708      	adds	r7, #8
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	2000049c 	.word	0x2000049c

08001ed8 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	71fb      	strb	r3, [r7, #7]
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	71bb      	strb	r3, [r7, #6]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	db3d      	blt.n	8001f6e <ssd1306_DrawPixel+0x96>
 8001ef2:	79bb      	ldrb	r3, [r7, #6]
 8001ef4:	2b3f      	cmp	r3, #63	; 0x3f
 8001ef6:	d83a      	bhi.n	8001f6e <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001ef8:	797b      	ldrb	r3, [r7, #5]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d11a      	bne.n	8001f34 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001efe:	79fa      	ldrb	r2, [r7, #7]
 8001f00:	79bb      	ldrb	r3, [r7, #6]
 8001f02:	08db      	lsrs	r3, r3, #3
 8001f04:	b2d8      	uxtb	r0, r3
 8001f06:	4603      	mov	r3, r0
 8001f08:	01db      	lsls	r3, r3, #7
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a1b      	ldr	r2, [pc, #108]	; (8001f7c <ssd1306_DrawPixel+0xa4>)
 8001f0e:	5cd3      	ldrb	r3, [r2, r3]
 8001f10:	b25a      	sxtb	r2, r3
 8001f12:	79bb      	ldrb	r3, [r7, #6]
 8001f14:	f003 0307 	and.w	r3, r3, #7
 8001f18:	2101      	movs	r1, #1
 8001f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b259      	sxtb	r1, r3
 8001f24:	79fa      	ldrb	r2, [r7, #7]
 8001f26:	4603      	mov	r3, r0
 8001f28:	01db      	lsls	r3, r3, #7
 8001f2a:	4413      	add	r3, r2
 8001f2c:	b2c9      	uxtb	r1, r1
 8001f2e:	4a13      	ldr	r2, [pc, #76]	; (8001f7c <ssd1306_DrawPixel+0xa4>)
 8001f30:	54d1      	strb	r1, [r2, r3]
 8001f32:	e01d      	b.n	8001f70 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001f34:	79fa      	ldrb	r2, [r7, #7]
 8001f36:	79bb      	ldrb	r3, [r7, #6]
 8001f38:	08db      	lsrs	r3, r3, #3
 8001f3a:	b2d8      	uxtb	r0, r3
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	01db      	lsls	r3, r3, #7
 8001f40:	4413      	add	r3, r2
 8001f42:	4a0e      	ldr	r2, [pc, #56]	; (8001f7c <ssd1306_DrawPixel+0xa4>)
 8001f44:	5cd3      	ldrb	r3, [r2, r3]
 8001f46:	b25a      	sxtb	r2, r3
 8001f48:	79bb      	ldrb	r3, [r7, #6]
 8001f4a:	f003 0307 	and.w	r3, r3, #7
 8001f4e:	2101      	movs	r1, #1
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	b25b      	sxtb	r3, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	b25b      	sxtb	r3, r3
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	b259      	sxtb	r1, r3
 8001f5e:	79fa      	ldrb	r2, [r7, #7]
 8001f60:	4603      	mov	r3, r0
 8001f62:	01db      	lsls	r3, r3, #7
 8001f64:	4413      	add	r3, r2
 8001f66:	b2c9      	uxtb	r1, r1
 8001f68:	4a04      	ldr	r2, [pc, #16]	; (8001f7c <ssd1306_DrawPixel+0xa4>)
 8001f6a:	54d1      	strb	r1, [r2, r3]
 8001f6c:	e000      	b.n	8001f70 <ssd1306_DrawPixel+0x98>
        return;
 8001f6e:	bf00      	nop
    }
}
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	2000049c 	.word	0x2000049c

08001f80 <ssd1306_DrawBitmap>:
}

//Draw bitmap - ported from the ADAFruit GFX library

void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	603a      	str	r2, [r7, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	71fb      	strb	r3, [r7, #7]
 8001f8e:	460b      	mov	r3, r1
 8001f90:	71bb      	strb	r3, [r7, #6]
 8001f92:	4613      	mov	r3, r2
 8001f94:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001f96:	797b      	ldrb	r3, [r7, #5]
 8001f98:	3307      	adds	r3, #7
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	da00      	bge.n	8001fa0 <ssd1306_DrawBitmap+0x20>
 8001f9e:	3307      	adds	r3, #7
 8001fa0:	10db      	asrs	r3, r3, #3
 8001fa2:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	db3e      	blt.n	800202e <ssd1306_DrawBitmap+0xae>
 8001fb0:	79bb      	ldrb	r3, [r7, #6]
 8001fb2:	2b3f      	cmp	r3, #63	; 0x3f
 8001fb4:	d83b      	bhi.n	800202e <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	73bb      	strb	r3, [r7, #14]
 8001fba:	e033      	b.n	8002024 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	737b      	strb	r3, [r7, #13]
 8001fc0:	e026      	b.n	8002010 <ssd1306_DrawBitmap+0x90>
            if (i & 7)
 8001fc2:	7b7b      	ldrb	r3, [r7, #13]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001fcc:	7bfb      	ldrb	r3, [r7, #15]
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	73fb      	strb	r3, [r7, #15]
 8001fd2:	e00d      	b.n	8001ff0 <ssd1306_DrawBitmap+0x70>
            else
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001fd4:	7bbb      	ldrb	r3, [r7, #14]
 8001fd6:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001fda:	fb02 f303 	mul.w	r3, r2, r3
 8001fde:	7b7a      	ldrb	r2, [r7, #13]
 8001fe0:	08d2      	lsrs	r2, r2, #3
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	73fb      	strb	r3, [r7, #15]
            if (byte & 0x80)
 8001ff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	da08      	bge.n	800200a <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001ff8:	79fa      	ldrb	r2, [r7, #7]
 8001ffa:	7b7b      	ldrb	r3, [r7, #13]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	7f3a      	ldrb	r2, [r7, #28]
 8002002:	79b9      	ldrb	r1, [r7, #6]
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff67 	bl	8001ed8 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 800200a:	7b7b      	ldrb	r3, [r7, #13]
 800200c:	3301      	adds	r3, #1
 800200e:	737b      	strb	r3, [r7, #13]
 8002010:	7b7a      	ldrb	r2, [r7, #13]
 8002012:	797b      	ldrb	r3, [r7, #5]
 8002014:	429a      	cmp	r2, r3
 8002016:	d3d4      	bcc.n	8001fc2 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002018:	7bbb      	ldrb	r3, [r7, #14]
 800201a:	3301      	adds	r3, #1
 800201c:	73bb      	strb	r3, [r7, #14]
 800201e:	79bb      	ldrb	r3, [r7, #6]
 8002020:	3301      	adds	r3, #1
 8002022:	71bb      	strb	r3, [r7, #6]
 8002024:	7bba      	ldrb	r2, [r7, #14]
 8002026:	7e3b      	ldrb	r3, [r7, #24]
 8002028:	429a      	cmp	r2, r3
 800202a:	d3c7      	bcc.n	8001fbc <ssd1306_DrawBitmap+0x3c>
        }
    }
    return;
 800202c:	e000      	b.n	8002030 <ssd1306_DrawBitmap+0xb0>
        return;
 800202e:	bf00      	nop
}
 8002030:	3710      	adds	r7, #16
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002036:	b580      	push	{r7, lr}
 8002038:	b084      	sub	sp, #16
 800203a:	af00      	add	r7, sp, #0
 800203c:	4603      	mov	r3, r0
 800203e:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002040:	2381      	movs	r3, #129	; 0x81
 8002042:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002044:	7bfb      	ldrb	r3, [r7, #15]
 8002046:	4618      	mov	r0, r3
 8002048:	f7ff fe5e 	bl	8001d08 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff fe5a 	bl	8001d08 <ssd1306_WriteCommand>
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	4603      	mov	r3, r0
 8002064:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002066:	79fb      	ldrb	r3, [r7, #7]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d005      	beq.n	8002078 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800206c:	23af      	movs	r3, #175	; 0xaf
 800206e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002070:	4b08      	ldr	r3, [pc, #32]	; (8002094 <ssd1306_SetDisplayOn+0x38>)
 8002072:	2201      	movs	r2, #1
 8002074:	715a      	strb	r2, [r3, #5]
 8002076:	e004      	b.n	8002082 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002078:	23ae      	movs	r3, #174	; 0xae
 800207a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800207c:	4b05      	ldr	r3, [pc, #20]	; (8002094 <ssd1306_SetDisplayOn+0x38>)
 800207e:	2200      	movs	r2, #0
 8002080:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002082:	7bfb      	ldrb	r3, [r7, #15]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fe3f 	bl	8001d08 <ssd1306_WriteCommand>
}
 800208a:	bf00      	nop
 800208c:	3710      	adds	r7, #16
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	2000089c 	.word	0x2000089c

08002098 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800209e:	4b0f      	ldr	r3, [pc, #60]	; (80020dc <HAL_MspInit+0x44>)
 80020a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020a2:	4a0e      	ldr	r2, [pc, #56]	; (80020dc <HAL_MspInit+0x44>)
 80020a4:	f043 0301 	orr.w	r3, r3, #1
 80020a8:	6613      	str	r3, [r2, #96]	; 0x60
 80020aa:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <HAL_MspInit+0x44>)
 80020ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ae:	f003 0301 	and.w	r3, r3, #1
 80020b2:	607b      	str	r3, [r7, #4]
 80020b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020b6:	4b09      	ldr	r3, [pc, #36]	; (80020dc <HAL_MspInit+0x44>)
 80020b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020ba:	4a08      	ldr	r2, [pc, #32]	; (80020dc <HAL_MspInit+0x44>)
 80020bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020c0:	6593      	str	r3, [r2, #88]	; 0x58
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <HAL_MspInit+0x44>)
 80020c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ca:	603b      	str	r3, [r7, #0]
 80020cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40021000 	.word	0x40021000

080020e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80020e4:	e7fe      	b.n	80020e4 <NMI_Handler+0x4>

080020e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020ea:	e7fe      	b.n	80020ea <HardFault_Handler+0x4>

080020ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f0:	e7fe      	b.n	80020f0 <MemManage_Handler+0x4>

080020f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020f2:	b480      	push	{r7}
 80020f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020f6:	e7fe      	b.n	80020f6 <BusFault_Handler+0x4>

080020f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020fc:	e7fe      	b.n	80020fc <UsageFault_Handler+0x4>

080020fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020fe:	b480      	push	{r7}
 8002100:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002102:	bf00      	nop
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800212c:	f000 f934 	bl	8002398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002130:	bf00      	nop
 8002132:	bd80      	pop	{r7, pc}

08002134 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <SystemInit+0x20>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213e:	4a05      	ldr	r2, [pc, #20]	; (8002154 <SystemInit+0x20>)
 8002140:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002144:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800215c:	4b22      	ldr	r3, [pc, #136]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 800215e:	4a23      	ldr	r2, [pc, #140]	; (80021ec <MX_USART2_UART_Init+0x94>)
 8002160:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002162:	4b21      	ldr	r3, [pc, #132]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 8002164:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002168:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800216a:	4b1f      	ldr	r3, [pc, #124]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 800216c:	2200      	movs	r2, #0
 800216e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002170:	4b1d      	ldr	r3, [pc, #116]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 8002172:	2200      	movs	r2, #0
 8002174:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002176:	4b1c      	ldr	r3, [pc, #112]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 8002178:	2200      	movs	r2, #0
 800217a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800217c:	4b1a      	ldr	r3, [pc, #104]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 800217e:	220c      	movs	r2, #12
 8002180:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002182:	4b19      	ldr	r3, [pc, #100]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 8002184:	2200      	movs	r2, #0
 8002186:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002188:	4b17      	ldr	r3, [pc, #92]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 800218a:	2200      	movs	r2, #0
 800218c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800218e:	4b16      	ldr	r3, [pc, #88]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 8002190:	2200      	movs	r2, #0
 8002192:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002194:	4b14      	ldr	r3, [pc, #80]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 8002196:	2200      	movs	r2, #0
 8002198:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800219a:	4b13      	ldr	r3, [pc, #76]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 800219c:	2200      	movs	r2, #0
 800219e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a0:	4811      	ldr	r0, [pc, #68]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 80021a2:	f002 f825 	bl	80041f0 <HAL_UART_Init>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80021ac:	f7ff fcdf 	bl	8001b6e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021b0:	2100      	movs	r1, #0
 80021b2:	480d      	ldr	r0, [pc, #52]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 80021b4:	f002 fd26 	bl	8004c04 <HAL_UARTEx_SetTxFifoThreshold>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80021be:	f7ff fcd6 	bl	8001b6e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021c2:	2100      	movs	r1, #0
 80021c4:	4808      	ldr	r0, [pc, #32]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 80021c6:	f002 fd5b 	bl	8004c80 <HAL_UARTEx_SetRxFifoThreshold>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80021d0:	f7ff fccd 	bl	8001b6e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80021d4:	4804      	ldr	r0, [pc, #16]	; (80021e8 <MX_USART2_UART_Init+0x90>)
 80021d6:	f002 fcdc 	bl	8004b92 <HAL_UARTEx_DisableFifoMode>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80021e0:	f7ff fcc5 	bl	8001b6e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200008a4 	.word	0x200008a4
 80021ec:	40004400 	.word	0x40004400

080021f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b09a      	sub	sp, #104	; 0x68
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	2244      	movs	r2, #68	; 0x44
 800220e:	2100      	movs	r1, #0
 8002210:	4618      	mov	r0, r3
 8002212:	f002 fdf1 	bl	8004df8 <memset>
  if(uartHandle->Instance==USART2)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1f      	ldr	r2, [pc, #124]	; (8002298 <HAL_UART_MspInit+0xa8>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d136      	bne.n	800228e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002220:	2302      	movs	r3, #2
 8002222:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002224:	2300      	movs	r3, #0
 8002226:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002228:	f107 0310 	add.w	r3, r7, #16
 800222c:	4618      	mov	r0, r3
 800222e:	f001 fdef 	bl	8003e10 <HAL_RCCEx_PeriphCLKConfig>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002238:	f7ff fc99 	bl	8001b6e <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800223c:	4b17      	ldr	r3, [pc, #92]	; (800229c <HAL_UART_MspInit+0xac>)
 800223e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002240:	4a16      	ldr	r2, [pc, #88]	; (800229c <HAL_UART_MspInit+0xac>)
 8002242:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002246:	6593      	str	r3, [r2, #88]	; 0x58
 8002248:	4b14      	ldr	r3, [pc, #80]	; (800229c <HAL_UART_MspInit+0xac>)
 800224a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002250:	60fb      	str	r3, [r7, #12]
 8002252:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002254:	4b11      	ldr	r3, [pc, #68]	; (800229c <HAL_UART_MspInit+0xac>)
 8002256:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002258:	4a10      	ldr	r2, [pc, #64]	; (800229c <HAL_UART_MspInit+0xac>)
 800225a:	f043 0301 	orr.w	r3, r3, #1
 800225e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002260:	4b0e      	ldr	r3, [pc, #56]	; (800229c <HAL_UART_MspInit+0xac>)
 8002262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	60bb      	str	r3, [r7, #8]
 800226a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800226c:	230c      	movs	r3, #12
 800226e:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002270:	2302      	movs	r3, #2
 8002272:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	2300      	movs	r3, #0
 800227a:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800227c:	2307      	movs	r3, #7
 800227e:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002280:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002284:	4619      	mov	r1, r3
 8002286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800228a:	f000 f9a9 	bl	80025e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800228e:	bf00      	nop
 8002290:	3768      	adds	r7, #104	; 0x68
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	40004400 	.word	0x40004400
 800229c:	40021000 	.word	0x40021000

080022a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022a0:	480d      	ldr	r0, [pc, #52]	; (80022d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022a2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022a4:	480d      	ldr	r0, [pc, #52]	; (80022dc <LoopForever+0x6>)
  ldr r1, =_edata
 80022a6:	490e      	ldr	r1, [pc, #56]	; (80022e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022a8:	4a0e      	ldr	r2, [pc, #56]	; (80022e4 <LoopForever+0xe>)
  movs r3, #0
 80022aa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80022ac:	e002      	b.n	80022b4 <LoopCopyDataInit>

080022ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022b2:	3304      	adds	r3, #4

080022b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022b8:	d3f9      	bcc.n	80022ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ba:	4a0b      	ldr	r2, [pc, #44]	; (80022e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80022bc:	4c0b      	ldr	r4, [pc, #44]	; (80022ec <LoopForever+0x16>)
  movs r3, #0
 80022be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022c0:	e001      	b.n	80022c6 <LoopFillZerobss>

080022c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022c4:	3204      	adds	r2, #4

080022c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022c8:	d3fb      	bcc.n	80022c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022ca:	f7ff ff33 	bl	8002134 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022ce:	f002 fd67 	bl	8004da0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022d2:	f7ff fb55 	bl	8001980 <main>

080022d6 <LoopForever>:

LoopForever:
    b LoopForever
 80022d6:	e7fe      	b.n	80022d6 <LoopForever>
  ldr   r0, =_estack
 80022d8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80022dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022e0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80022e4:	080057c8 	.word	0x080057c8
  ldr r2, =_sbss
 80022e8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80022ec:	20000940 	.word	0x20000940

080022f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022f0:	e7fe      	b.n	80022f0 <ADC1_2_IRQHandler>

080022f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022f2:	b580      	push	{r7, lr}
 80022f4:	b082      	sub	sp, #8
 80022f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022fc:	2003      	movs	r0, #3
 80022fe:	f000 f93d 	bl	800257c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002302:	2000      	movs	r0, #0
 8002304:	f000 f80e 	bl	8002324 <HAL_InitTick>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	71fb      	strb	r3, [r7, #7]
 8002312:	e001      	b.n	8002318 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002314:	f7ff fec0 	bl	8002098 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002318:	79fb      	ldrb	r3, [r7, #7]

}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
	...

08002324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800232c:	2300      	movs	r3, #0
 800232e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002330:	4b16      	ldr	r3, [pc, #88]	; (800238c <HAL_InitTick+0x68>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d022      	beq.n	800237e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002338:	4b15      	ldr	r3, [pc, #84]	; (8002390 <HAL_InitTick+0x6c>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4b13      	ldr	r3, [pc, #76]	; (800238c <HAL_InitTick+0x68>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002344:	fbb1 f3f3 	udiv	r3, r1, r3
 8002348:	fbb2 f3f3 	udiv	r3, r2, r3
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f93a 	bl	80025c6 <HAL_SYSTICK_Config>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10f      	bne.n	8002378 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	d809      	bhi.n	8002372 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800235e:	2200      	movs	r2, #0
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	f04f 30ff 	mov.w	r0, #4294967295
 8002366:	f000 f914 	bl	8002592 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800236a:	4a0a      	ldr	r2, [pc, #40]	; (8002394 <HAL_InitTick+0x70>)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6013      	str	r3, [r2, #0]
 8002370:	e007      	b.n	8002382 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	73fb      	strb	r3, [r7, #15]
 8002376:	e004      	b.n	8002382 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	73fb      	strb	r3, [r7, #15]
 800237c:	e001      	b.n	8002382 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800237e:	2301      	movs	r3, #1
 8002380:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002382:	7bfb      	ldrb	r3, [r7, #15]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3710      	adds	r7, #16
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20000020 	.word	0x20000020
 8002390:	20000018 	.word	0x20000018
 8002394:	2000001c 	.word	0x2000001c

08002398 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800239c:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_IncTick+0x1c>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b05      	ldr	r3, [pc, #20]	; (80023b8 <HAL_IncTick+0x20>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4413      	add	r3, r2
 80023a6:	4a03      	ldr	r2, [pc, #12]	; (80023b4 <HAL_IncTick+0x1c>)
 80023a8:	6013      	str	r3, [r2, #0]
}
 80023aa:	bf00      	nop
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	20000934 	.word	0x20000934
 80023b8:	20000020 	.word	0x20000020

080023bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  return uwTick;
 80023c0:	4b03      	ldr	r3, [pc, #12]	; (80023d0 <HAL_GetTick+0x14>)
 80023c2:	681b      	ldr	r3, [r3, #0]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	20000934 	.word	0x20000934

080023d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023dc:	f7ff ffee 	bl	80023bc <HAL_GetTick>
 80023e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023ec:	d004      	beq.n	80023f8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ee:	4b09      	ldr	r3, [pc, #36]	; (8002414 <HAL_Delay+0x40>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68fa      	ldr	r2, [r7, #12]
 80023f4:	4413      	add	r3, r2
 80023f6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023f8:	bf00      	nop
 80023fa:	f7ff ffdf 	bl	80023bc <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	429a      	cmp	r2, r3
 8002408:	d8f7      	bhi.n	80023fa <HAL_Delay+0x26>
  {
  }
}
 800240a:	bf00      	nop
 800240c:	bf00      	nop
 800240e:	3710      	adds	r7, #16
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20000020 	.word	0x20000020

08002418 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002418:	b480      	push	{r7}
 800241a:	b085      	sub	sp, #20
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f003 0307 	and.w	r3, r3, #7
 8002426:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002428:	4b0c      	ldr	r3, [pc, #48]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800242e:	68ba      	ldr	r2, [r7, #8]
 8002430:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002434:	4013      	ands	r3, r2
 8002436:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002440:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002444:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800244a:	4a04      	ldr	r2, [pc, #16]	; (800245c <__NVIC_SetPriorityGrouping+0x44>)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	60d3      	str	r3, [r2, #12]
}
 8002450:	bf00      	nop
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <__NVIC_GetPriorityGrouping+0x18>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	0a1b      	lsrs	r3, r3, #8
 800246a:	f003 0307 	and.w	r3, r3, #7
}
 800246e:	4618      	mov	r0, r3
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	e000ed00 	.word	0xe000ed00

0800247c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800247c:	b480      	push	{r7}
 800247e:	b083      	sub	sp, #12
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	6039      	str	r1, [r7, #0]
 8002486:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800248c:	2b00      	cmp	r3, #0
 800248e:	db0a      	blt.n	80024a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	b2da      	uxtb	r2, r3
 8002494:	490c      	ldr	r1, [pc, #48]	; (80024c8 <__NVIC_SetPriority+0x4c>)
 8002496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249a:	0112      	lsls	r2, r2, #4
 800249c:	b2d2      	uxtb	r2, r2
 800249e:	440b      	add	r3, r1
 80024a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024a4:	e00a      	b.n	80024bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	b2da      	uxtb	r2, r3
 80024aa:	4908      	ldr	r1, [pc, #32]	; (80024cc <__NVIC_SetPriority+0x50>)
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	f003 030f 	and.w	r3, r3, #15
 80024b2:	3b04      	subs	r3, #4
 80024b4:	0112      	lsls	r2, r2, #4
 80024b6:	b2d2      	uxtb	r2, r2
 80024b8:	440b      	add	r3, r1
 80024ba:	761a      	strb	r2, [r3, #24]
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr
 80024c8:	e000e100 	.word	0xe000e100
 80024cc:	e000ed00 	.word	0xe000ed00

080024d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b089      	sub	sp, #36	; 0x24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	f003 0307 	and.w	r3, r3, #7
 80024e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024e4:	69fb      	ldr	r3, [r7, #28]
 80024e6:	f1c3 0307 	rsb	r3, r3, #7
 80024ea:	2b04      	cmp	r3, #4
 80024ec:	bf28      	it	cs
 80024ee:	2304      	movcs	r3, #4
 80024f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	3304      	adds	r3, #4
 80024f6:	2b06      	cmp	r3, #6
 80024f8:	d902      	bls.n	8002500 <NVIC_EncodePriority+0x30>
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3b03      	subs	r3, #3
 80024fe:	e000      	b.n	8002502 <NVIC_EncodePriority+0x32>
 8002500:	2300      	movs	r3, #0
 8002502:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002504:	f04f 32ff 	mov.w	r2, #4294967295
 8002508:	69bb      	ldr	r3, [r7, #24]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43da      	mvns	r2, r3
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	401a      	ands	r2, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002518:	f04f 31ff 	mov.w	r1, #4294967295
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	fa01 f303 	lsl.w	r3, r1, r3
 8002522:	43d9      	mvns	r1, r3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002528:	4313      	orrs	r3, r2
         );
}
 800252a:	4618      	mov	r0, r3
 800252c:	3724      	adds	r7, #36	; 0x24
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
	...

08002538 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3b01      	subs	r3, #1
 8002544:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002548:	d301      	bcc.n	800254e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800254a:	2301      	movs	r3, #1
 800254c:	e00f      	b.n	800256e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800254e:	4a0a      	ldr	r2, [pc, #40]	; (8002578 <SysTick_Config+0x40>)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	3b01      	subs	r3, #1
 8002554:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002556:	210f      	movs	r1, #15
 8002558:	f04f 30ff 	mov.w	r0, #4294967295
 800255c:	f7ff ff8e 	bl	800247c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <SysTick_Config+0x40>)
 8002562:	2200      	movs	r2, #0
 8002564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002566:	4b04      	ldr	r3, [pc, #16]	; (8002578 <SysTick_Config+0x40>)
 8002568:	2207      	movs	r2, #7
 800256a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	e000e010 	.word	0xe000e010

0800257c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f7ff ff47 	bl	8002418 <__NVIC_SetPriorityGrouping>
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b086      	sub	sp, #24
 8002596:	af00      	add	r7, sp, #0
 8002598:	4603      	mov	r3, r0
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025a0:	f7ff ff5e 	bl	8002460 <__NVIC_GetPriorityGrouping>
 80025a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	68b9      	ldr	r1, [r7, #8]
 80025aa:	6978      	ldr	r0, [r7, #20]
 80025ac:	f7ff ff90 	bl	80024d0 <NVIC_EncodePriority>
 80025b0:	4602      	mov	r2, r0
 80025b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff ff5f 	bl	800247c <__NVIC_SetPriority>
}
 80025be:	bf00      	nop
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025c6:	b580      	push	{r7, lr}
 80025c8:	b082      	sub	sp, #8
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff ffb2 	bl	8002538 <SysTick_Config>
 80025d4:	4603      	mov	r3, r0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
	...

080025e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b087      	sub	sp, #28
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025ea:	2300      	movs	r3, #0
 80025ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025ee:	e15a      	b.n	80028a6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2101      	movs	r1, #1
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	4013      	ands	r3, r2
 80025fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 814c 	beq.w	80028a0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	2b01      	cmp	r3, #1
 8002612:	d005      	beq.n	8002620 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800261c:	2b02      	cmp	r3, #2
 800261e:	d130      	bne.n	8002682 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	2203      	movs	r2, #3
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	693a      	ldr	r2, [r7, #16]
 8002634:	4013      	ands	r3, r2
 8002636:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	4313      	orrs	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002656:	2201      	movs	r2, #1
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43db      	mvns	r3, r3
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	091b      	lsrs	r3, r3, #4
 800266c:	f003 0201 	and.w	r2, r3, #1
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	4313      	orrs	r3, r2
 800267a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b03      	cmp	r3, #3
 800268c:	d017      	beq.n	80026be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	2203      	movs	r2, #3
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43db      	mvns	r3, r3
 80026a0:	693a      	ldr	r2, [r7, #16]
 80026a2:	4013      	ands	r3, r2
 80026a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d123      	bne.n	8002712 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	08da      	lsrs	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3208      	adds	r2, #8
 80026d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	220f      	movs	r2, #15
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	4013      	ands	r3, r2
 80026ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	691a      	ldr	r2, [r3, #16]
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	693a      	ldr	r2, [r7, #16]
 8002700:	4313      	orrs	r3, r2
 8002702:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	08da      	lsrs	r2, r3, #3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3208      	adds	r2, #8
 800270c:	6939      	ldr	r1, [r7, #16]
 800270e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	2203      	movs	r2, #3
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	4013      	ands	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 0203 	and.w	r2, r3, #3
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	4313      	orrs	r3, r2
 800273e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 80a6 	beq.w	80028a0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002754:	4b5b      	ldr	r3, [pc, #364]	; (80028c4 <HAL_GPIO_Init+0x2e4>)
 8002756:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002758:	4a5a      	ldr	r2, [pc, #360]	; (80028c4 <HAL_GPIO_Init+0x2e4>)
 800275a:	f043 0301 	orr.w	r3, r3, #1
 800275e:	6613      	str	r3, [r2, #96]	; 0x60
 8002760:	4b58      	ldr	r3, [pc, #352]	; (80028c4 <HAL_GPIO_Init+0x2e4>)
 8002762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800276c:	4a56      	ldr	r2, [pc, #344]	; (80028c8 <HAL_GPIO_Init+0x2e8>)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	089b      	lsrs	r3, r3, #2
 8002772:	3302      	adds	r3, #2
 8002774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002778:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	220f      	movs	r2, #15
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4013      	ands	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002796:	d01f      	beq.n	80027d8 <HAL_GPIO_Init+0x1f8>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a4c      	ldr	r2, [pc, #304]	; (80028cc <HAL_GPIO_Init+0x2ec>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d019      	beq.n	80027d4 <HAL_GPIO_Init+0x1f4>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a4b      	ldr	r2, [pc, #300]	; (80028d0 <HAL_GPIO_Init+0x2f0>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d013      	beq.n	80027d0 <HAL_GPIO_Init+0x1f0>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a4a      	ldr	r2, [pc, #296]	; (80028d4 <HAL_GPIO_Init+0x2f4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d00d      	beq.n	80027cc <HAL_GPIO_Init+0x1ec>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a49      	ldr	r2, [pc, #292]	; (80028d8 <HAL_GPIO_Init+0x2f8>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d007      	beq.n	80027c8 <HAL_GPIO_Init+0x1e8>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a48      	ldr	r2, [pc, #288]	; (80028dc <HAL_GPIO_Init+0x2fc>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d101      	bne.n	80027c4 <HAL_GPIO_Init+0x1e4>
 80027c0:	2305      	movs	r3, #5
 80027c2:	e00a      	b.n	80027da <HAL_GPIO_Init+0x1fa>
 80027c4:	2306      	movs	r3, #6
 80027c6:	e008      	b.n	80027da <HAL_GPIO_Init+0x1fa>
 80027c8:	2304      	movs	r3, #4
 80027ca:	e006      	b.n	80027da <HAL_GPIO_Init+0x1fa>
 80027cc:	2303      	movs	r3, #3
 80027ce:	e004      	b.n	80027da <HAL_GPIO_Init+0x1fa>
 80027d0:	2302      	movs	r3, #2
 80027d2:	e002      	b.n	80027da <HAL_GPIO_Init+0x1fa>
 80027d4:	2301      	movs	r3, #1
 80027d6:	e000      	b.n	80027da <HAL_GPIO_Init+0x1fa>
 80027d8:	2300      	movs	r3, #0
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	f002 0203 	and.w	r2, r2, #3
 80027e0:	0092      	lsls	r2, r2, #2
 80027e2:	4093      	lsls	r3, r2
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027ea:	4937      	ldr	r1, [pc, #220]	; (80028c8 <HAL_GPIO_Init+0x2e8>)
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	089b      	lsrs	r3, r3, #2
 80027f0:	3302      	adds	r3, #2
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027f8:	4b39      	ldr	r3, [pc, #228]	; (80028e0 <HAL_GPIO_Init+0x300>)
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	43db      	mvns	r3, r3
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	4013      	ands	r3, r2
 8002806:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d003      	beq.n	800281c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	4313      	orrs	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800281c:	4a30      	ldr	r2, [pc, #192]	; (80028e0 <HAL_GPIO_Init+0x300>)
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002822:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <HAL_GPIO_Init+0x300>)
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	43db      	mvns	r3, r3
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4013      	ands	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d003      	beq.n	8002846 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	4313      	orrs	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002846:	4a26      	ldr	r2, [pc, #152]	; (80028e0 <HAL_GPIO_Init+0x300>)
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800284c:	4b24      	ldr	r3, [pc, #144]	; (80028e0 <HAL_GPIO_Init+0x300>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	43db      	mvns	r3, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4013      	ands	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002870:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_GPIO_Init+0x300>)
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002876:	4b1a      	ldr	r3, [pc, #104]	; (80028e0 <HAL_GPIO_Init+0x300>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	43db      	mvns	r3, r3
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4013      	ands	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	4313      	orrs	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800289a:	4a11      	ldr	r2, [pc, #68]	; (80028e0 <HAL_GPIO_Init+0x300>)
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	3301      	adds	r3, #1
 80028a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	fa22 f303 	lsr.w	r3, r2, r3
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f47f ae9d 	bne.w	80025f0 <HAL_GPIO_Init+0x10>
  }
}
 80028b6:	bf00      	nop
 80028b8:	bf00      	nop
 80028ba:	371c      	adds	r7, #28
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010000 	.word	0x40010000
 80028cc:	48000400 	.word	0x48000400
 80028d0:	48000800 	.word	0x48000800
 80028d4:	48000c00 	.word	0x48000c00
 80028d8:	48001000 	.word	0x48001000
 80028dc:	48001400 	.word	0x48001400
 80028e0:	40010400 	.word	0x40010400

080028e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	460b      	mov	r3, r1
 80028ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	691a      	ldr	r2, [r3, #16]
 80028f4:	887b      	ldrh	r3, [r7, #2]
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d002      	beq.n	8002902 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80028fc:	2301      	movs	r3, #1
 80028fe:	73fb      	strb	r3, [r7, #15]
 8002900:	e001      	b.n	8002906 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002902:	2300      	movs	r3, #0
 8002904:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002906:	7bfb      	ldrb	r3, [r7, #15]
}
 8002908:	4618      	mov	r0, r3
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	460b      	mov	r3, r1
 800291e:	807b      	strh	r3, [r7, #2]
 8002920:	4613      	mov	r3, r2
 8002922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002924:	787b      	ldrb	r3, [r7, #1]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800292a:	887a      	ldrh	r2, [r7, #2]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002930:	e002      	b.n	8002938 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d101      	bne.n	8002956 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e081      	b.n	8002a5a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800295c:	b2db      	uxtb	r3, r3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d106      	bne.n	8002970 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7fe fca2 	bl	80012b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2224      	movs	r2, #36	; 0x24
 8002974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 0201 	bic.w	r2, r2, #1
 8002986:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	685a      	ldr	r2, [r3, #4]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002994:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d107      	bne.n	80029be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	e006      	b.n	80029cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	689a      	ldr	r2, [r3, #8]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80029ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	2b02      	cmp	r3, #2
 80029d2:	d104      	bne.n	80029de <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80029dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a00:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69d9      	ldr	r1, [r3, #28]
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a1a      	ldr	r2, [r3, #32]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 0201 	orr.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2220      	movs	r2, #32
 8002a46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002a58:	2300      	movs	r3, #0
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af02      	add	r7, sp, #8
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	4608      	mov	r0, r1
 8002a6e:	4611      	mov	r1, r2
 8002a70:	461a      	mov	r2, r3
 8002a72:	4603      	mov	r3, r0
 8002a74:	817b      	strh	r3, [r7, #10]
 8002a76:	460b      	mov	r3, r1
 8002a78:	813b      	strh	r3, [r7, #8]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b20      	cmp	r3, #32
 8002a88:	f040 80f9 	bne.w	8002c7e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d002      	beq.n	8002a98 <HAL_I2C_Mem_Write+0x34>
 8002a92:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a9e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e0ed      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d101      	bne.n	8002ab2 <HAL_I2C_Mem_Write+0x4e>
 8002aae:	2302      	movs	r3, #2
 8002ab0:	e0e6      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002aba:	f7ff fc7f 	bl	80023bc <HAL_GetTick>
 8002abe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	2319      	movs	r3, #25
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002acc:	68f8      	ldr	r0, [r7, #12]
 8002ace:	f000 f955 	bl	8002d7c <I2C_WaitOnFlagUntilTimeout>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0d1      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2221      	movs	r2, #33	; 0x21
 8002ae0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2240      	movs	r2, #64	; 0x40
 8002ae8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2200      	movs	r2, #0
 8002af0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6a3a      	ldr	r2, [r7, #32]
 8002af6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002afc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b04:	88f8      	ldrh	r0, [r7, #6]
 8002b06:	893a      	ldrh	r2, [r7, #8]
 8002b08:	8979      	ldrh	r1, [r7, #10]
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	9301      	str	r3, [sp, #4]
 8002b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b10:	9300      	str	r3, [sp, #0]
 8002b12:	4603      	mov	r3, r0
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f000 f8b9 	bl	8002c8c <I2C_RequestMemoryWrite>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d005      	beq.n	8002b2c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2200      	movs	r2, #0
 8002b24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e0a9      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2bff      	cmp	r3, #255	; 0xff
 8002b34:	d90e      	bls.n	8002b54 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	22ff      	movs	r2, #255	; 0xff
 8002b3a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b40:	b2da      	uxtb	r2, r3
 8002b42:	8979      	ldrh	r1, [r7, #10]
 8002b44:	2300      	movs	r3, #0
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 fabd 	bl	80030cc <I2C_TransferConfig>
 8002b52:	e00f      	b.n	8002b74 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	8979      	ldrh	r1, [r7, #10]
 8002b66:	2300      	movs	r3, #0
 8002b68:	9300      	str	r3, [sp, #0]
 8002b6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 faac 	bl	80030cc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b74:	697a      	ldr	r2, [r7, #20]
 8002b76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 f93f 	bl	8002dfc <I2C_WaitOnTXISFlagUntilTimeout>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e07b      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b8c:	781a      	ldrb	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b98:	1c5a      	adds	r2, r3, #1
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	3b01      	subs	r3, #1
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d034      	beq.n	8002c2c <HAL_I2C_Mem_Write+0x1c8>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d130      	bne.n	8002c2c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2180      	movs	r1, #128	; 0x80
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f000 f8d1 	bl	8002d7c <I2C_WaitOnFlagUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e04d      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	2bff      	cmp	r3, #255	; 0xff
 8002bec:	d90e      	bls.n	8002c0c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	22ff      	movs	r2, #255	; 0xff
 8002bf2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	8979      	ldrh	r1, [r7, #10]
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	9300      	str	r3, [sp, #0]
 8002c00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c04:	68f8      	ldr	r0, [r7, #12]
 8002c06:	f000 fa61 	bl	80030cc <I2C_TransferConfig>
 8002c0a:	e00f      	b.n	8002c2c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c1a:	b2da      	uxtb	r2, r3
 8002c1c:	8979      	ldrh	r1, [r7, #10]
 8002c1e:	2300      	movs	r3, #0
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c26:	68f8      	ldr	r0, [r7, #12]
 8002c28:	f000 fa50 	bl	80030cc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d19e      	bne.n	8002b74 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c36:	697a      	ldr	r2, [r7, #20]
 8002c38:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 f91e 	bl	8002e7c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e01a      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2220      	movs	r2, #32
 8002c50:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	6859      	ldr	r1, [r3, #4]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	4b0a      	ldr	r3, [pc, #40]	; (8002c88 <HAL_I2C_Mem_Write+0x224>)
 8002c5e:	400b      	ands	r3, r1
 8002c60:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2220      	movs	r2, #32
 8002c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e000      	b.n	8002c80 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002c7e:	2302      	movs	r3, #2
  }
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3718      	adds	r7, #24
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	fe00e800 	.word	0xfe00e800

08002c8c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b086      	sub	sp, #24
 8002c90:	af02      	add	r7, sp, #8
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	4608      	mov	r0, r1
 8002c96:	4611      	mov	r1, r2
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	817b      	strh	r3, [r7, #10]
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	813b      	strh	r3, [r7, #8]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002ca6:	88fb      	ldrh	r3, [r7, #6]
 8002ca8:	b2da      	uxtb	r2, r3
 8002caa:	8979      	ldrh	r1, [r7, #10]
 8002cac:	4b20      	ldr	r3, [pc, #128]	; (8002d30 <I2C_RequestMemoryWrite+0xa4>)
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cb4:	68f8      	ldr	r0, [r7, #12]
 8002cb6:	f000 fa09 	bl	80030cc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	69b9      	ldr	r1, [r7, #24]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 f89c 	bl	8002dfc <I2C_WaitOnTXISFlagUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e02c      	b.n	8002d28 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d105      	bne.n	8002ce0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cd4:	893b      	ldrh	r3, [r7, #8]
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	629a      	str	r2, [r3, #40]	; 0x28
 8002cde:	e015      	b.n	8002d0c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ce0:	893b      	ldrh	r3, [r7, #8]
 8002ce2:	0a1b      	lsrs	r3, r3, #8
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	b2da      	uxtb	r2, r3
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cee:	69fa      	ldr	r2, [r7, #28]
 8002cf0:	69b9      	ldr	r1, [r7, #24]
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 f882 	bl	8002dfc <I2C_WaitOnTXISFlagUntilTimeout>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e012      	b.n	8002d28 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d02:	893b      	ldrh	r3, [r7, #8]
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	2200      	movs	r2, #0
 8002d14:	2180      	movs	r1, #128	; 0x80
 8002d16:	68f8      	ldr	r0, [r7, #12]
 8002d18:	f000 f830 	bl	8002d7c <I2C_WaitOnFlagUntilTimeout>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d001      	beq.n	8002d26 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	3710      	adds	r7, #16
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	80002000 	.word	0x80002000

08002d34 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d103      	bne.n	8002d52 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d007      	beq.n	8002d70 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	699a      	ldr	r2, [r3, #24]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	619a      	str	r2, [r3, #24]
  }
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	603b      	str	r3, [r7, #0]
 8002d88:	4613      	mov	r3, r2
 8002d8a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d8c:	e022      	b.n	8002dd4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d94:	d01e      	beq.n	8002dd4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d96:	f7ff fb11 	bl	80023bc <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	683a      	ldr	r2, [r7, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d302      	bcc.n	8002dac <I2C_WaitOnFlagUntilTimeout+0x30>
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d113      	bne.n	8002dd4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db0:	f043 0220 	orr.w	r2, r3, #32
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2220      	movs	r2, #32
 8002dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2200      	movs	r2, #0
 8002dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e00f      	b.n	8002df4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	699a      	ldr	r2, [r3, #24]
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	68ba      	ldr	r2, [r7, #8]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	bf0c      	ite	eq
 8002de4:	2301      	moveq	r3, #1
 8002de6:	2300      	movne	r3, #0
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	461a      	mov	r2, r3
 8002dec:	79fb      	ldrb	r3, [r7, #7]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d0cd      	beq.n	8002d8e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	60b9      	str	r1, [r7, #8]
 8002e06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e08:	e02c      	b.n	8002e64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f870 	bl	8002ef4 <I2C_IsErrorOccurred>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e02a      	b.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e24:	d01e      	beq.n	8002e64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e26:	f7ff fac9 	bl	80023bc <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d302      	bcc.n	8002e3c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d113      	bne.n	8002e64 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e40:	f043 0220 	orr.w	r2, r3, #32
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2220      	movs	r2, #32
 8002e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e007      	b.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d1cb      	bne.n	8002e0a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	4618      	mov	r0, r3
 8002e76:	3710      	adds	r7, #16
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b084      	sub	sp, #16
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e88:	e028      	b.n	8002edc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 f830 	bl	8002ef4 <I2C_IsErrorOccurred>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d001      	beq.n	8002e9e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e026      	b.n	8002eec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e9e:	f7ff fa8d 	bl	80023bc <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d302      	bcc.n	8002eb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d113      	bne.n	8002edc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb8:	f043 0220 	orr.w	r2, r3, #32
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2220      	movs	r2, #32
 8002ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e007      	b.n	8002eec <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	f003 0320 	and.w	r3, r3, #32
 8002ee6:	2b20      	cmp	r3, #32
 8002ee8:	d1cf      	bne.n	8002e8a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002eea:	2300      	movs	r3, #0
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	3710      	adds	r7, #16
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b08a      	sub	sp, #40	; 0x28
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	60f8      	str	r0, [r7, #12]
 8002efc:	60b9      	str	r1, [r7, #8]
 8002efe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f00:	2300      	movs	r3, #0
 8002f02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	699b      	ldr	r3, [r3, #24]
 8002f0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	f003 0310 	and.w	r3, r3, #16
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d075      	beq.n	800300c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2210      	movs	r2, #16
 8002f26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f28:	e056      	b.n	8002fd8 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f30:	d052      	beq.n	8002fd8 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f32:	f7ff fa43 	bl	80023bc <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d302      	bcc.n	8002f48 <I2C_IsErrorOccurred+0x54>
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d147      	bne.n	8002fd8 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	699b      	ldr	r3, [r3, #24]
 8002f62:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f6a:	d12e      	bne.n	8002fca <I2C_IsErrorOccurred+0xd6>
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002f72:	d02a      	beq.n	8002fca <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002f74:	7cfb      	ldrb	r3, [r7, #19]
 8002f76:	2b20      	cmp	r3, #32
 8002f78:	d027      	beq.n	8002fca <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	685a      	ldr	r2, [r3, #4]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f88:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002f8a:	f7ff fa17 	bl	80023bc <HAL_GetTick>
 8002f8e:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f90:	e01b      	b.n	8002fca <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002f92:	f7ff fa13 	bl	80023bc <HAL_GetTick>
 8002f96:	4602      	mov	r2, r0
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	1ad3      	subs	r3, r2, r3
 8002f9c:	2b19      	cmp	r3, #25
 8002f9e:	d914      	bls.n	8002fca <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa4:	f043 0220 	orr.w	r2, r3, #32
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2220      	movs	r2, #32
 8002fb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	f003 0320 	and.w	r3, r3, #32
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d1dc      	bne.n	8002f92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	f003 0320 	and.w	r3, r3, #32
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	d003      	beq.n	8002fee <I2C_IsErrorOccurred+0xfa>
 8002fe6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d09d      	beq.n	8002f2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002fee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d103      	bne.n	8002ffe <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	2220      	movs	r2, #32
 8002ffc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002ffe:	6a3b      	ldr	r3, [r7, #32]
 8003000:	f043 0304 	orr.w	r3, r3, #4
 8003004:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800301a:	2b00      	cmp	r3, #0
 800301c:	d00b      	beq.n	8003036 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800301e:	6a3b      	ldr	r3, [r7, #32]
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800302e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003036:	69bb      	ldr	r3, [r7, #24]
 8003038:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303c:	2b00      	cmp	r3, #0
 800303e:	d00b      	beq.n	8003058 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003040:	6a3b      	ldr	r3, [r7, #32]
 8003042:	f043 0308 	orr.w	r3, r3, #8
 8003046:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003050:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800305e:	2b00      	cmp	r3, #0
 8003060:	d00b      	beq.n	800307a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003062:	6a3b      	ldr	r3, [r7, #32]
 8003064:	f043 0302 	orr.w	r3, r3, #2
 8003068:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003072:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800307a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800307e:	2b00      	cmp	r3, #0
 8003080:	d01c      	beq.n	80030bc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003082:	68f8      	ldr	r0, [r7, #12]
 8003084:	f7ff fe56 	bl	8002d34 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6859      	ldr	r1, [r3, #4]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	4b0d      	ldr	r3, [pc, #52]	; (80030c8 <I2C_IsErrorOccurred+0x1d4>)
 8003094:	400b      	ands	r3, r1
 8003096:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800309c:	6a3b      	ldr	r3, [r7, #32]
 800309e:	431a      	orrs	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80030bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3728      	adds	r7, #40	; 0x28
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	fe00e800 	.word	0xfe00e800

080030cc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b087      	sub	sp, #28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	607b      	str	r3, [r7, #4]
 80030d6:	460b      	mov	r3, r1
 80030d8:	817b      	strh	r3, [r7, #10]
 80030da:	4613      	mov	r3, r2
 80030dc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030de:	897b      	ldrh	r3, [r7, #10]
 80030e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030e4:	7a7b      	ldrb	r3, [r7, #9]
 80030e6:	041b      	lsls	r3, r3, #16
 80030e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030ec:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80030f2:	6a3b      	ldr	r3, [r7, #32]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030fa:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	6a3b      	ldr	r3, [r7, #32]
 8003104:	0d5b      	lsrs	r3, r3, #21
 8003106:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800310a:	4b08      	ldr	r3, [pc, #32]	; (800312c <I2C_TransferConfig+0x60>)
 800310c:	430b      	orrs	r3, r1
 800310e:	43db      	mvns	r3, r3
 8003110:	ea02 0103 	and.w	r1, r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	697a      	ldr	r2, [r7, #20]
 800311a:	430a      	orrs	r2, r1
 800311c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800311e:	bf00      	nop
 8003120:	371c      	adds	r7, #28
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	03ff63ff 	.word	0x03ff63ff

08003130 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b20      	cmp	r3, #32
 8003144:	d138      	bne.n	80031b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800314c:	2b01      	cmp	r3, #1
 800314e:	d101      	bne.n	8003154 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003150:	2302      	movs	r3, #2
 8003152:	e032      	b.n	80031ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2201      	movs	r2, #1
 8003158:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2224      	movs	r2, #36	; 0x24
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0201 	bic.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003182:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	6819      	ldr	r1, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0201 	orr.w	r2, r2, #1
 80031a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2220      	movs	r2, #32
 80031a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031b4:	2300      	movs	r3, #0
 80031b6:	e000      	b.n	80031ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
  }
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b085      	sub	sp, #20
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
 80031ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80031d6:	b2db      	uxtb	r3, r3
 80031d8:	2b20      	cmp	r3, #32
 80031da:	d139      	bne.n	8003250 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d101      	bne.n	80031ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80031e6:	2302      	movs	r3, #2
 80031e8:	e033      	b.n	8003252 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2224      	movs	r2, #36	; 0x24
 80031f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0201 	bic.w	r2, r2, #1
 8003208:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003218:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	021b      	lsls	r3, r3, #8
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	4313      	orrs	r3, r2
 8003222:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 0201 	orr.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800324c:	2300      	movs	r3, #0
 800324e:	e000      	b.n	8003252 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003250:	2302      	movs	r3, #2
  }
}
 8003252:	4618      	mov	r0, r3
 8003254:	3714      	adds	r7, #20
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
	...

08003260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d141      	bne.n	80032f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800326e:	4b4b      	ldr	r3, [pc, #300]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003276:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800327a:	d131      	bne.n	80032e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800327c:	4b47      	ldr	r3, [pc, #284]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800327e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003282:	4a46      	ldr	r2, [pc, #280]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003288:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800328c:	4b43      	ldr	r3, [pc, #268]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003294:	4a41      	ldr	r2, [pc, #260]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800329a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800329c:	4b40      	ldr	r3, [pc, #256]	; (80033a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	2232      	movs	r2, #50	; 0x32
 80032a2:	fb02 f303 	mul.w	r3, r2, r3
 80032a6:	4a3f      	ldr	r2, [pc, #252]	; (80033a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80032a8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ac:	0c9b      	lsrs	r3, r3, #18
 80032ae:	3301      	adds	r3, #1
 80032b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032b2:	e002      	b.n	80032ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80032ba:	4b38      	ldr	r3, [pc, #224]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032c6:	d102      	bne.n	80032ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f2      	bne.n	80032b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032ce:	4b33      	ldr	r3, [pc, #204]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032da:	d158      	bne.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032dc:	2303      	movs	r3, #3
 80032de:	e057      	b.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032e0:	4b2e      	ldr	r3, [pc, #184]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032e6:	4a2d      	ldr	r2, [pc, #180]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80032f0:	e04d      	b.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80032f8:	d141      	bne.n	800337e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80032fa:	4b28      	ldr	r3, [pc, #160]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003302:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003306:	d131      	bne.n	800336c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003308:	4b24      	ldr	r3, [pc, #144]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800330a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800330e:	4a23      	ldr	r2, [pc, #140]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003310:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003314:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003318:	4b20      	ldr	r3, [pc, #128]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003320:	4a1e      	ldr	r2, [pc, #120]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003322:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003326:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003328:	4b1d      	ldr	r3, [pc, #116]	; (80033a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2232      	movs	r2, #50	; 0x32
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	4a1c      	ldr	r2, [pc, #112]	; (80033a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	0c9b      	lsrs	r3, r3, #18
 800333a:	3301      	adds	r3, #1
 800333c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800333e:	e002      	b.n	8003346 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	3b01      	subs	r3, #1
 8003344:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003346:	4b15      	ldr	r3, [pc, #84]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003352:	d102      	bne.n	800335a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f2      	bne.n	8003340 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800335a:	4b10      	ldr	r3, [pc, #64]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003366:	d112      	bne.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003368:	2303      	movs	r3, #3
 800336a:	e011      	b.n	8003390 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800336c:	4b0b      	ldr	r3, [pc, #44]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800336e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003372:	4a0a      	ldr	r2, [pc, #40]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003378:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800337c:	e007      	b.n	800338e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800337e:	4b07      	ldr	r3, [pc, #28]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003386:	4a05      	ldr	r2, [pc, #20]	; (800339c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003388:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800338c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3714      	adds	r7, #20
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr
 800339c:	40007000 	.word	0x40007000
 80033a0:	20000018 	.word	0x20000018
 80033a4:	431bde83 	.word	0x431bde83

080033a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b088      	sub	sp, #32
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d101      	bne.n	80033ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e306      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d075      	beq.n	80034b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033c6:	4b97      	ldr	r3, [pc, #604]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	f003 030c 	and.w	r3, r3, #12
 80033ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033d0:	4b94      	ldr	r3, [pc, #592]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f003 0303 	and.w	r3, r3, #3
 80033d8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	2b0c      	cmp	r3, #12
 80033de:	d102      	bne.n	80033e6 <HAL_RCC_OscConfig+0x3e>
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d002      	beq.n	80033ec <HAL_RCC_OscConfig+0x44>
 80033e6:	69bb      	ldr	r3, [r7, #24]
 80033e8:	2b08      	cmp	r3, #8
 80033ea:	d10b      	bne.n	8003404 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033ec:	4b8d      	ldr	r3, [pc, #564]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d05b      	beq.n	80034b0 <HAL_RCC_OscConfig+0x108>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d157      	bne.n	80034b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e2e1      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800340c:	d106      	bne.n	800341c <HAL_RCC_OscConfig+0x74>
 800340e:	4b85      	ldr	r3, [pc, #532]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a84      	ldr	r2, [pc, #528]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003418:	6013      	str	r3, [r2, #0]
 800341a:	e01d      	b.n	8003458 <HAL_RCC_OscConfig+0xb0>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003424:	d10c      	bne.n	8003440 <HAL_RCC_OscConfig+0x98>
 8003426:	4b7f      	ldr	r3, [pc, #508]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a7e      	ldr	r2, [pc, #504]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800342c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	4b7c      	ldr	r3, [pc, #496]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a7b      	ldr	r2, [pc, #492]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003438:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800343c:	6013      	str	r3, [r2, #0]
 800343e:	e00b      	b.n	8003458 <HAL_RCC_OscConfig+0xb0>
 8003440:	4b78      	ldr	r3, [pc, #480]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a77      	ldr	r2, [pc, #476]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344a:	6013      	str	r3, [r2, #0]
 800344c:	4b75      	ldr	r3, [pc, #468]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a74      	ldr	r2, [pc, #464]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003456:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d013      	beq.n	8003488 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003460:	f7fe ffac 	bl	80023bc <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003466:	e008      	b.n	800347a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003468:	f7fe ffa8 	bl	80023bc <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	2b64      	cmp	r3, #100	; 0x64
 8003474:	d901      	bls.n	800347a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003476:	2303      	movs	r3, #3
 8003478:	e2a6      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800347a:	4b6a      	ldr	r3, [pc, #424]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d0f0      	beq.n	8003468 <HAL_RCC_OscConfig+0xc0>
 8003486:	e014      	b.n	80034b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003488:	f7fe ff98 	bl	80023bc <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800348e:	e008      	b.n	80034a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003490:	f7fe ff94 	bl	80023bc <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b64      	cmp	r3, #100	; 0x64
 800349c:	d901      	bls.n	80034a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e292      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80034a2:	4b60      	ldr	r3, [pc, #384]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d1f0      	bne.n	8003490 <HAL_RCC_OscConfig+0xe8>
 80034ae:	e000      	b.n	80034b2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d075      	beq.n	80035aa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034be:	4b59      	ldr	r3, [pc, #356]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 030c 	and.w	r3, r3, #12
 80034c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034c8:	4b56      	ldr	r3, [pc, #344]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	f003 0303 	and.w	r3, r3, #3
 80034d0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80034d2:	69bb      	ldr	r3, [r7, #24]
 80034d4:	2b0c      	cmp	r3, #12
 80034d6:	d102      	bne.n	80034de <HAL_RCC_OscConfig+0x136>
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2b02      	cmp	r3, #2
 80034dc:	d002      	beq.n	80034e4 <HAL_RCC_OscConfig+0x13c>
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d11f      	bne.n	8003524 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034e4:	4b4f      	ldr	r3, [pc, #316]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_OscConfig+0x154>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e265      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fc:	4b49      	ldr	r3, [pc, #292]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	691b      	ldr	r3, [r3, #16]
 8003508:	061b      	lsls	r3, r3, #24
 800350a:	4946      	ldr	r1, [pc, #280]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800350c:	4313      	orrs	r3, r2
 800350e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003510:	4b45      	ldr	r3, [pc, #276]	; (8003628 <HAL_RCC_OscConfig+0x280>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4618      	mov	r0, r3
 8003516:	f7fe ff05 	bl	8002324 <HAL_InitTick>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d043      	beq.n	80035a8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e251      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d023      	beq.n	8003574 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800352c:	4b3d      	ldr	r3, [pc, #244]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a3c      	ldr	r2, [pc, #240]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003532:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003538:	f7fe ff40 	bl	80023bc <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003540:	f7fe ff3c 	bl	80023bc <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e23a      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003552:	4b34      	ldr	r3, [pc, #208]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0f0      	beq.n	8003540 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800355e:	4b31      	ldr	r3, [pc, #196]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	061b      	lsls	r3, r3, #24
 800356c:	492d      	ldr	r1, [pc, #180]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800356e:	4313      	orrs	r3, r2
 8003570:	604b      	str	r3, [r1, #4]
 8003572:	e01a      	b.n	80035aa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003574:	4b2b      	ldr	r3, [pc, #172]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a2a      	ldr	r2, [pc, #168]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800357a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800357e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003580:	f7fe ff1c 	bl	80023bc <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003588:	f7fe ff18 	bl	80023bc <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e216      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800359a:	4b22      	ldr	r3, [pc, #136]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d1f0      	bne.n	8003588 <HAL_RCC_OscConfig+0x1e0>
 80035a6:	e000      	b.n	80035aa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035a8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d041      	beq.n	800363a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	695b      	ldr	r3, [r3, #20]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d01c      	beq.n	80035f8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035be:	4b19      	ldr	r3, [pc, #100]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80035c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035c4:	4a17      	ldr	r2, [pc, #92]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80035c6:	f043 0301 	orr.w	r3, r3, #1
 80035ca:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035ce:	f7fe fef5 	bl	80023bc <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035d6:	f7fe fef1 	bl	80023bc <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e1ef      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80035e8:	4b0e      	ldr	r3, [pc, #56]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80035ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0ef      	beq.n	80035d6 <HAL_RCC_OscConfig+0x22e>
 80035f6:	e020      	b.n	800363a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035f8:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 80035fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035fe:	4a09      	ldr	r2, [pc, #36]	; (8003624 <HAL_RCC_OscConfig+0x27c>)
 8003600:	f023 0301 	bic.w	r3, r3, #1
 8003604:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003608:	f7fe fed8 	bl	80023bc <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800360e:	e00d      	b.n	800362c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003610:	f7fe fed4 	bl	80023bc <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d906      	bls.n	800362c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e1d2      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
 8003622:	bf00      	nop
 8003624:	40021000 	.word	0x40021000
 8003628:	2000001c 	.word	0x2000001c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800362c:	4b8c      	ldr	r3, [pc, #560]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 800362e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003632:	f003 0302 	and.w	r3, r3, #2
 8003636:	2b00      	cmp	r3, #0
 8003638:	d1ea      	bne.n	8003610 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b00      	cmp	r3, #0
 8003644:	f000 80a6 	beq.w	8003794 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003648:	2300      	movs	r3, #0
 800364a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800364c:	4b84      	ldr	r3, [pc, #528]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 800364e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d101      	bne.n	800365c <HAL_RCC_OscConfig+0x2b4>
 8003658:	2301      	movs	r3, #1
 800365a:	e000      	b.n	800365e <HAL_RCC_OscConfig+0x2b6>
 800365c:	2300      	movs	r3, #0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d00d      	beq.n	800367e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003662:	4b7f      	ldr	r3, [pc, #508]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003666:	4a7e      	ldr	r2, [pc, #504]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003668:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800366c:	6593      	str	r3, [r2, #88]	; 0x58
 800366e:	4b7c      	ldr	r3, [pc, #496]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003670:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800367a:	2301      	movs	r3, #1
 800367c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800367e:	4b79      	ldr	r3, [pc, #484]	; (8003864 <HAL_RCC_OscConfig+0x4bc>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003686:	2b00      	cmp	r3, #0
 8003688:	d118      	bne.n	80036bc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800368a:	4b76      	ldr	r3, [pc, #472]	; (8003864 <HAL_RCC_OscConfig+0x4bc>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a75      	ldr	r2, [pc, #468]	; (8003864 <HAL_RCC_OscConfig+0x4bc>)
 8003690:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003694:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003696:	f7fe fe91 	bl	80023bc <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800369e:	f7fe fe8d 	bl	80023bc <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e18b      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80036b0:	4b6c      	ldr	r3, [pc, #432]	; (8003864 <HAL_RCC_OscConfig+0x4bc>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0f0      	beq.n	800369e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d108      	bne.n	80036d6 <HAL_RCC_OscConfig+0x32e>
 80036c4:	4b66      	ldr	r3, [pc, #408]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80036c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ca:	4a65      	ldr	r2, [pc, #404]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036d4:	e024      	b.n	8003720 <HAL_RCC_OscConfig+0x378>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	2b05      	cmp	r3, #5
 80036dc:	d110      	bne.n	8003700 <HAL_RCC_OscConfig+0x358>
 80036de:	4b60      	ldr	r3, [pc, #384]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80036e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036e4:	4a5e      	ldr	r2, [pc, #376]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80036e6:	f043 0304 	orr.w	r3, r3, #4
 80036ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036ee:	4b5c      	ldr	r3, [pc, #368]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80036f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036f4:	4a5a      	ldr	r2, [pc, #360]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036fe:	e00f      	b.n	8003720 <HAL_RCC_OscConfig+0x378>
 8003700:	4b57      	ldr	r3, [pc, #348]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003706:	4a56      	ldr	r2, [pc, #344]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003708:	f023 0301 	bic.w	r3, r3, #1
 800370c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003710:	4b53      	ldr	r3, [pc, #332]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003716:	4a52      	ldr	r2, [pc, #328]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003718:	f023 0304 	bic.w	r3, r3, #4
 800371c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d016      	beq.n	8003756 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003728:	f7fe fe48 	bl	80023bc <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372e:	e00a      	b.n	8003746 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003730:	f7fe fe44 	bl	80023bc <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	f241 3288 	movw	r2, #5000	; 0x1388
 800373e:	4293      	cmp	r3, r2
 8003740:	d901      	bls.n	8003746 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e140      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003746:	4b46      	ldr	r3, [pc, #280]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d0ed      	beq.n	8003730 <HAL_RCC_OscConfig+0x388>
 8003754:	e015      	b.n	8003782 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003756:	f7fe fe31 	bl	80023bc <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800375c:	e00a      	b.n	8003774 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375e:	f7fe fe2d 	bl	80023bc <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	f241 3288 	movw	r2, #5000	; 0x1388
 800376c:	4293      	cmp	r3, r2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e129      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003774:	4b3a      	ldr	r3, [pc, #232]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003776:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800377a:	f003 0302 	and.w	r3, r3, #2
 800377e:	2b00      	cmp	r3, #0
 8003780:	d1ed      	bne.n	800375e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003782:	7ffb      	ldrb	r3, [r7, #31]
 8003784:	2b01      	cmp	r3, #1
 8003786:	d105      	bne.n	8003794 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003788:	4b35      	ldr	r3, [pc, #212]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 800378a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800378c:	4a34      	ldr	r2, [pc, #208]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 800378e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003792:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0320 	and.w	r3, r3, #32
 800379c:	2b00      	cmp	r3, #0
 800379e:	d03c      	beq.n	800381a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	699b      	ldr	r3, [r3, #24]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d01c      	beq.n	80037e2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80037a8:	4b2d      	ldr	r3, [pc, #180]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80037aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037ae:	4a2c      	ldr	r2, [pc, #176]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80037b0:	f043 0301 	orr.w	r3, r3, #1
 80037b4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b8:	f7fe fe00 	bl	80023bc <HAL_GetTick>
 80037bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037be:	e008      	b.n	80037d2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037c0:	f7fe fdfc 	bl	80023bc <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d901      	bls.n	80037d2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80037ce:	2303      	movs	r3, #3
 80037d0:	e0fa      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80037d2:	4b23      	ldr	r3, [pc, #140]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80037d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0ef      	beq.n	80037c0 <HAL_RCC_OscConfig+0x418>
 80037e0:	e01b      	b.n	800381a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80037e2:	4b1f      	ldr	r3, [pc, #124]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80037e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80037e8:	4a1d      	ldr	r2, [pc, #116]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 80037ea:	f023 0301 	bic.w	r3, r3, #1
 80037ee:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f2:	f7fe fde3 	bl	80023bc <HAL_GetTick>
 80037f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80037f8:	e008      	b.n	800380c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80037fa:	f7fe fddf 	bl	80023bc <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	693b      	ldr	r3, [r7, #16]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d901      	bls.n	800380c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e0dd      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800380c:	4b14      	ldr	r3, [pc, #80]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 800380e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003812:	f003 0302 	and.w	r3, r3, #2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d1ef      	bne.n	80037fa <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69db      	ldr	r3, [r3, #28]
 800381e:	2b00      	cmp	r3, #0
 8003820:	f000 80d1 	beq.w	80039c6 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003824:	4b0e      	ldr	r3, [pc, #56]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f003 030c 	and.w	r3, r3, #12
 800382c:	2b0c      	cmp	r3, #12
 800382e:	f000 808b 	beq.w	8003948 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	2b02      	cmp	r3, #2
 8003838:	d15e      	bne.n	80038f8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800383a:	4b09      	ldr	r3, [pc, #36]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a08      	ldr	r2, [pc, #32]	; (8003860 <HAL_RCC_OscConfig+0x4b8>)
 8003840:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003846:	f7fe fdb9 	bl	80023bc <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800384c:	e00c      	b.n	8003868 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384e:	f7fe fdb5 	bl	80023bc <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d905      	bls.n	8003868 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e0b3      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
 8003860:	40021000 	.word	0x40021000
 8003864:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003868:	4b59      	ldr	r3, [pc, #356]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1ec      	bne.n	800384e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003874:	4b56      	ldr	r3, [pc, #344]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	4b56      	ldr	r3, [pc, #344]	; (80039d4 <HAL_RCC_OscConfig+0x62c>)
 800387a:	4013      	ands	r3, r2
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6a11      	ldr	r1, [r2, #32]
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003884:	3a01      	subs	r2, #1
 8003886:	0112      	lsls	r2, r2, #4
 8003888:	4311      	orrs	r1, r2
 800388a:	687a      	ldr	r2, [r7, #4]
 800388c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800388e:	0212      	lsls	r2, r2, #8
 8003890:	4311      	orrs	r1, r2
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003896:	0852      	lsrs	r2, r2, #1
 8003898:	3a01      	subs	r2, #1
 800389a:	0552      	lsls	r2, r2, #21
 800389c:	4311      	orrs	r1, r2
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80038a2:	0852      	lsrs	r2, r2, #1
 80038a4:	3a01      	subs	r2, #1
 80038a6:	0652      	lsls	r2, r2, #25
 80038a8:	4311      	orrs	r1, r2
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80038ae:	06d2      	lsls	r2, r2, #27
 80038b0:	430a      	orrs	r2, r1
 80038b2:	4947      	ldr	r1, [pc, #284]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038b8:	4b45      	ldr	r3, [pc, #276]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a44      	ldr	r2, [pc, #272]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80038c4:	4b42      	ldr	r3, [pc, #264]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038c6:	68db      	ldr	r3, [r3, #12]
 80038c8:	4a41      	ldr	r2, [pc, #260]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80038ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d0:	f7fe fd74 	bl	80023bc <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038d6:	e008      	b.n	80038ea <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038d8:	f7fe fd70 	bl	80023bc <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d901      	bls.n	80038ea <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e06e      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80038ea:	4b39      	ldr	r3, [pc, #228]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0f0      	beq.n	80038d8 <HAL_RCC_OscConfig+0x530>
 80038f6:	e066      	b.n	80039c6 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038f8:	4b35      	ldr	r3, [pc, #212]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a34      	ldr	r2, [pc, #208]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 80038fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003902:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003904:	4b32      	ldr	r3, [pc, #200]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	4a31      	ldr	r2, [pc, #196]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 800390a:	f023 0303 	bic.w	r3, r3, #3
 800390e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003910:	4b2f      	ldr	r3, [pc, #188]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 8003912:	68db      	ldr	r3, [r3, #12]
 8003914:	4a2e      	ldr	r2, [pc, #184]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 8003916:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800391a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800391e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003920:	f7fe fd4c 	bl	80023bc <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003928:	f7fe fd48 	bl	80023bc <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e046      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393a:	4b25      	ldr	r3, [pc, #148]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x580>
 8003946:	e03e      	b.n	80039c6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	2b01      	cmp	r3, #1
 800394e:	d101      	bne.n	8003954 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e039      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003954:	4b1e      	ldr	r3, [pc, #120]	; (80039d0 <HAL_RCC_OscConfig+0x628>)
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f003 0203 	and.w	r2, r3, #3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	429a      	cmp	r2, r3
 8003966:	d12c      	bne.n	80039c2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003972:	3b01      	subs	r3, #1
 8003974:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003976:	429a      	cmp	r2, r3
 8003978:	d123      	bne.n	80039c2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003984:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003986:	429a      	cmp	r2, r3
 8003988:	d11b      	bne.n	80039c2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003994:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003996:	429a      	cmp	r2, r3
 8003998:	d113      	bne.n	80039c2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a4:	085b      	lsrs	r3, r3, #1
 80039a6:	3b01      	subs	r3, #1
 80039a8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d109      	bne.n	80039c2 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039b8:	085b      	lsrs	r3, r3, #1
 80039ba:	3b01      	subs	r3, #1
 80039bc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039be:	429a      	cmp	r2, r3
 80039c0:	d001      	beq.n	80039c6 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e000      	b.n	80039c8 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 80039c6:	2300      	movs	r3, #0
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3720      	adds	r7, #32
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	40021000 	.word	0x40021000
 80039d4:	019f800c 	.word	0x019f800c

080039d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80039e2:	2300      	movs	r3, #0
 80039e4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e11e      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039f0:	4b91      	ldr	r3, [pc, #580]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 030f 	and.w	r3, r3, #15
 80039f8:	683a      	ldr	r2, [r7, #0]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d910      	bls.n	8003a20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039fe:	4b8e      	ldr	r3, [pc, #568]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f023 020f 	bic.w	r2, r3, #15
 8003a06:	498c      	ldr	r1, [pc, #560]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a0e:	4b8a      	ldr	r3, [pc, #552]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d001      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	e106      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0301 	and.w	r3, r3, #1
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d073      	beq.n	8003b14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	2b03      	cmp	r3, #3
 8003a32:	d129      	bne.n	8003a88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a34:	4b81      	ldr	r3, [pc, #516]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0f4      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003a44:	f000 f99e 	bl	8003d84 <RCC_GetSysClockFreqFromPLLSource>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	4a7c      	ldr	r2, [pc, #496]	; (8003c40 <HAL_RCC_ClockConfig+0x268>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d93f      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a52:	4b7a      	ldr	r3, [pc, #488]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d033      	beq.n	8003ad2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d12f      	bne.n	8003ad2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003a72:	4b72      	ldr	r3, [pc, #456]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a7a:	4a70      	ldr	r2, [pc, #448]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003a82:	2380      	movs	r3, #128	; 0x80
 8003a84:	617b      	str	r3, [r7, #20]
 8003a86:	e024      	b.n	8003ad2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b02      	cmp	r3, #2
 8003a8e:	d107      	bne.n	8003aa0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a90:	4b6a      	ldr	r3, [pc, #424]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d109      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	e0c6      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003aa0:	4b66      	ldr	r3, [pc, #408]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e0be      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ab0:	f000 f8ce 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 8003ab4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003ab6:	693b      	ldr	r3, [r7, #16]
 8003ab8:	4a61      	ldr	r2, [pc, #388]	; (8003c40 <HAL_RCC_ClockConfig+0x268>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d909      	bls.n	8003ad2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003abe:	4b5f      	ldr	r3, [pc, #380]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ac6:	4a5d      	ldr	r2, [pc, #372]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003acc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003ace:	2380      	movs	r3, #128	; 0x80
 8003ad0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003ad2:	4b5a      	ldr	r3, [pc, #360]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f023 0203 	bic.w	r2, r3, #3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	4957      	ldr	r1, [pc, #348]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ae4:	f7fe fc6a 	bl	80023bc <HAL_GetTick>
 8003ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aea:	e00a      	b.n	8003b02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aec:	f7fe fc66 	bl	80023bc <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d901      	bls.n	8003b02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003afe:	2303      	movs	r3, #3
 8003b00:	e095      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b02:	4b4e      	ldr	r3, [pc, #312]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 020c 	and.w	r2, r3, #12
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d1eb      	bne.n	8003aec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0302 	and.w	r3, r3, #2
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d023      	beq.n	8003b68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b2c:	4b43      	ldr	r3, [pc, #268]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	4a42      	ldr	r2, [pc, #264]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b32:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d007      	beq.n	8003b54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003b44:	4b3d      	ldr	r3, [pc, #244]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003b4c:	4a3b      	ldr	r2, [pc, #236]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b4e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b54:	4b39      	ldr	r3, [pc, #228]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	4936      	ldr	r1, [pc, #216]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	608b      	str	r3, [r1, #8]
 8003b66:	e008      	b.n	8003b7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	2b80      	cmp	r3, #128	; 0x80
 8003b6c:	d105      	bne.n	8003b7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003b6e:	4b33      	ldr	r3, [pc, #204]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	4a32      	ldr	r2, [pc, #200]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003b74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b7a:	4b2f      	ldr	r3, [pc, #188]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 030f 	and.w	r3, r3, #15
 8003b82:	683a      	ldr	r2, [r7, #0]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d21d      	bcs.n	8003bc4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b88:	4b2b      	ldr	r3, [pc, #172]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f023 020f 	bic.w	r2, r3, #15
 8003b90:	4929      	ldr	r1, [pc, #164]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003b98:	f7fe fc10 	bl	80023bc <HAL_GetTick>
 8003b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b9e:	e00a      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ba0:	f7fe fc0c 	bl	80023bc <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d901      	bls.n	8003bb6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e03b      	b.n	8003c2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb6:	4b20      	ldr	r3, [pc, #128]	; (8003c38 <HAL_RCC_ClockConfig+0x260>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d1ed      	bne.n	8003ba0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d008      	beq.n	8003be2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003bd0:	4b1a      	ldr	r3, [pc, #104]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4917      	ldr	r1, [pc, #92]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003bde:	4313      	orrs	r3, r2
 8003be0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0308 	and.w	r3, r3, #8
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d009      	beq.n	8003c02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bee:	4b13      	ldr	r3, [pc, #76]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	691b      	ldr	r3, [r3, #16]
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	490f      	ldr	r1, [pc, #60]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c02:	f000 f825 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 8003c06:	4602      	mov	r2, r0
 8003c08:	4b0c      	ldr	r3, [pc, #48]	; (8003c3c <HAL_RCC_ClockConfig+0x264>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	091b      	lsrs	r3, r3, #4
 8003c0e:	f003 030f 	and.w	r3, r3, #15
 8003c12:	490c      	ldr	r1, [pc, #48]	; (8003c44 <HAL_RCC_ClockConfig+0x26c>)
 8003c14:	5ccb      	ldrb	r3, [r1, r3]
 8003c16:	f003 031f 	and.w	r3, r3, #31
 8003c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1e:	4a0a      	ldr	r2, [pc, #40]	; (8003c48 <HAL_RCC_ClockConfig+0x270>)
 8003c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003c22:	4b0a      	ldr	r3, [pc, #40]	; (8003c4c <HAL_RCC_ClockConfig+0x274>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fe fb7c 	bl	8002324 <HAL_InitTick>
 8003c2c:	4603      	mov	r3, r0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3718      	adds	r7, #24
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	40022000 	.word	0x40022000
 8003c3c:	40021000 	.word	0x40021000
 8003c40:	04c4b400 	.word	0x04c4b400
 8003c44:	08005770 	.word	0x08005770
 8003c48:	20000018 	.word	0x20000018
 8003c4c:	2000001c 	.word	0x2000001c

08003c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b087      	sub	sp, #28
 8003c54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003c56:	4b2c      	ldr	r3, [pc, #176]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d102      	bne.n	8003c68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003c62:	4b2a      	ldr	r3, [pc, #168]	; (8003d0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c64:	613b      	str	r3, [r7, #16]
 8003c66:	e047      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003c68:	4b27      	ldr	r3, [pc, #156]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 030c 	and.w	r3, r3, #12
 8003c70:	2b08      	cmp	r3, #8
 8003c72:	d102      	bne.n	8003c7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003c74:	4b26      	ldr	r3, [pc, #152]	; (8003d10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003c76:	613b      	str	r3, [r7, #16]
 8003c78:	e03e      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003c7a:	4b23      	ldr	r3, [pc, #140]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
 8003c82:	2b0c      	cmp	r3, #12
 8003c84:	d136      	bne.n	8003cf4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c86:	4b20      	ldr	r3, [pc, #128]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c90:	4b1d      	ldr	r3, [pc, #116]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	091b      	lsrs	r3, r3, #4
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2b03      	cmp	r3, #3
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ca4:	4a1a      	ldr	r2, [pc, #104]	; (8003d10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cac:	4a16      	ldr	r2, [pc, #88]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cae:	68d2      	ldr	r2, [r2, #12]
 8003cb0:	0a12      	lsrs	r2, r2, #8
 8003cb2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cb6:	fb02 f303 	mul.w	r3, r2, r3
 8003cba:	617b      	str	r3, [r7, #20]
      break;
 8003cbc:	e00c      	b.n	8003cd8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003cbe:	4a13      	ldr	r2, [pc, #76]	; (8003d0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cc6:	4a10      	ldr	r2, [pc, #64]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cc8:	68d2      	ldr	r2, [r2, #12]
 8003cca:	0a12      	lsrs	r2, r2, #8
 8003ccc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003cd0:	fb02 f303 	mul.w	r3, r2, r3
 8003cd4:	617b      	str	r3, [r7, #20]
      break;
 8003cd6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	0e5b      	lsrs	r3, r3, #25
 8003cde:	f003 0303 	and.w	r3, r3, #3
 8003ce2:	3301      	adds	r3, #1
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003ce8:	697a      	ldr	r2, [r7, #20]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf0:	613b      	str	r3, [r7, #16]
 8003cf2:	e001      	b.n	8003cf8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003cf8:	693b      	ldr	r3, [r7, #16]
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	371c      	adds	r7, #28
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	40021000 	.word	0x40021000
 8003d0c:	00f42400 	.word	0x00f42400
 8003d10:	007a1200 	.word	0x007a1200

08003d14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d18:	4b03      	ldr	r3, [pc, #12]	; (8003d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	20000018 	.word	0x20000018

08003d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003d30:	f7ff fff0 	bl	8003d14 <HAL_RCC_GetHCLKFreq>
 8003d34:	4602      	mov	r2, r0
 8003d36:	4b06      	ldr	r3, [pc, #24]	; (8003d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	0a1b      	lsrs	r3, r3, #8
 8003d3c:	f003 0307 	and.w	r3, r3, #7
 8003d40:	4904      	ldr	r1, [pc, #16]	; (8003d54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d42:	5ccb      	ldrb	r3, [r1, r3]
 8003d44:	f003 031f 	and.w	r3, r3, #31
 8003d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	bd80      	pop	{r7, pc}
 8003d50:	40021000 	.word	0x40021000
 8003d54:	08005780 	.word	0x08005780

08003d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003d5c:	f7ff ffda 	bl	8003d14 <HAL_RCC_GetHCLKFreq>
 8003d60:	4602      	mov	r2, r0
 8003d62:	4b06      	ldr	r3, [pc, #24]	; (8003d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	0adb      	lsrs	r3, r3, #11
 8003d68:	f003 0307 	and.w	r3, r3, #7
 8003d6c:	4904      	ldr	r1, [pc, #16]	; (8003d80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d6e:	5ccb      	ldrb	r3, [r1, r3]
 8003d70:	f003 031f 	and.w	r3, r3, #31
 8003d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d78:	4618      	mov	r0, r3
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	40021000 	.word	0x40021000
 8003d80:	08005780 	.word	0x08005780

08003d84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b087      	sub	sp, #28
 8003d88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d8a:	4b1e      	ldr	r3, [pc, #120]	; (8003e04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d94:	4b1b      	ldr	r3, [pc, #108]	; (8003e04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	091b      	lsrs	r3, r3, #4
 8003d9a:	f003 030f 	and.w	r3, r3, #15
 8003d9e:	3301      	adds	r3, #1
 8003da0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	2b03      	cmp	r3, #3
 8003da6:	d10c      	bne.n	8003dc2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003da8:	4a17      	ldr	r2, [pc, #92]	; (8003e08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003db0:	4a14      	ldr	r2, [pc, #80]	; (8003e04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003db2:	68d2      	ldr	r2, [r2, #12]
 8003db4:	0a12      	lsrs	r2, r2, #8
 8003db6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dba:	fb02 f303 	mul.w	r3, r2, r3
 8003dbe:	617b      	str	r3, [r7, #20]
    break;
 8003dc0:	e00c      	b.n	8003ddc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003dc2:	4a12      	ldr	r2, [pc, #72]	; (8003e0c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dca:	4a0e      	ldr	r2, [pc, #56]	; (8003e04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dcc:	68d2      	ldr	r2, [r2, #12]
 8003dce:	0a12      	lsrs	r2, r2, #8
 8003dd0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	617b      	str	r3, [r7, #20]
    break;
 8003dda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ddc:	4b09      	ldr	r3, [pc, #36]	; (8003e04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003dde:	68db      	ldr	r3, [r3, #12]
 8003de0:	0e5b      	lsrs	r3, r3, #25
 8003de2:	f003 0303 	and.w	r3, r3, #3
 8003de6:	3301      	adds	r3, #1
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003df6:	687b      	ldr	r3, [r7, #4]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	371c      	adds	r7, #28
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	40021000 	.word	0x40021000
 8003e08:	007a1200 	.word	0x007a1200
 8003e0c:	00f42400 	.word	0x00f42400

08003e10 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003e18:	2300      	movs	r3, #0
 8003e1a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 8098 	beq.w	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e32:	4b43      	ldr	r3, [pc, #268]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10d      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e3e:	4b40      	ldr	r3, [pc, #256]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e42:	4a3f      	ldr	r2, [pc, #252]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e48:	6593      	str	r3, [r2, #88]	; 0x58
 8003e4a:	4b3d      	ldr	r3, [pc, #244]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e52:	60bb      	str	r3, [r7, #8]
 8003e54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e56:	2301      	movs	r3, #1
 8003e58:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e5a:	4b3a      	ldr	r3, [pc, #232]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a39      	ldr	r2, [pc, #228]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e66:	f7fe faa9 	bl	80023bc <HAL_GetTick>
 8003e6a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e6c:	e009      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e6e:	f7fe faa5 	bl	80023bc <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d902      	bls.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	74fb      	strb	r3, [r7, #19]
        break;
 8003e80:	e005      	b.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e82:	4b30      	ldr	r3, [pc, #192]	; (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d0ef      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003e8e:	7cfb      	ldrb	r3, [r7, #19]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d159      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003e94:	4b2a      	ldr	r3, [pc, #168]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e9e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d01e      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d019      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003eb0:	4b23      	ldr	r3, [pc, #140]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003eb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ebc:	4b20      	ldr	r3, [pc, #128]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ec2:	4a1f      	ldr	r2, [pc, #124]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ec4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ecc:	4b1c      	ldr	r3, [pc, #112]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ece:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed2:	4a1b      	ldr	r2, [pc, #108]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ed4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ed8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003edc:	4a18      	ldr	r2, [pc, #96]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d016      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eee:	f7fe fa65 	bl	80023bc <HAL_GetTick>
 8003ef2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ef4:	e00b      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef6:	f7fe fa61 	bl	80023bc <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d902      	bls.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	74fb      	strb	r3, [r7, #19]
            break;
 8003f0c:	e006      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f0e:	4b0c      	ldr	r3, [pc, #48]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f14:	f003 0302 	and.w	r3, r3, #2
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d0ec      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003f1c:	7cfb      	ldrb	r3, [r7, #19]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10b      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f22:	4b07      	ldr	r3, [pc, #28]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f30:	4903      	ldr	r1, [pc, #12]	; (8003f40 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f38:	e008      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f3a:	7cfb      	ldrb	r3, [r7, #19]
 8003f3c:	74bb      	strb	r3, [r7, #18]
 8003f3e:	e005      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003f40:	40021000 	.word	0x40021000
 8003f44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f48:	7cfb      	ldrb	r3, [r7, #19]
 8003f4a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f4c:	7c7b      	ldrb	r3, [r7, #17]
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d105      	bne.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f52:	4ba6      	ldr	r3, [pc, #664]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f56:	4aa5      	ldr	r2, [pc, #660]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f5c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d00a      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f6a:	4ba0      	ldr	r3, [pc, #640]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f70:	f023 0203 	bic.w	r2, r3, #3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	499c      	ldr	r1, [pc, #624]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d00a      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003f8c:	4b97      	ldr	r3, [pc, #604]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f92:	f023 020c 	bic.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	4994      	ldr	r1, [pc, #592]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00a      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fae:	4b8f      	ldr	r3, [pc, #572]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	498b      	ldr	r1, [pc, #556]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0308 	and.w	r3, r3, #8
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d00a      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003fd0:	4b86      	ldr	r3, [pc, #536]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	4983      	ldr	r1, [pc, #524]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0320 	and.w	r3, r3, #32
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00a      	beq.n	8004008 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ff2:	4b7e      	ldr	r3, [pc, #504]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	497a      	ldr	r1, [pc, #488]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00a      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004014:	4b75      	ldr	r3, [pc, #468]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	4972      	ldr	r1, [pc, #456]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004024:	4313      	orrs	r3, r2
 8004026:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00a      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004036:	4b6d      	ldr	r3, [pc, #436]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	69db      	ldr	r3, [r3, #28]
 8004044:	4969      	ldr	r1, [pc, #420]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004046:	4313      	orrs	r3, r2
 8004048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00a      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004058:	4b64      	ldr	r3, [pc, #400]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	4961      	ldr	r1, [pc, #388]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800407a:	4b5c      	ldr	r3, [pc, #368]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004080:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004088:	4958      	ldr	r1, [pc, #352]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800408a:	4313      	orrs	r3, r2
 800408c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004098:	2b00      	cmp	r3, #0
 800409a:	d015      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800409c:	4b53      	ldr	r3, [pc, #332]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040aa:	4950      	ldr	r1, [pc, #320]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80040ba:	d105      	bne.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040bc:	4b4b      	ldr	r3, [pc, #300]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	4a4a      	ldr	r2, [pc, #296]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040c6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d015      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040d4:	4b45      	ldr	r3, [pc, #276]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e2:	4942      	ldr	r1, [pc, #264]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040f2:	d105      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80040f4:	4b3d      	ldr	r3, [pc, #244]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	4a3c      	ldr	r2, [pc, #240]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80040fe:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004108:	2b00      	cmp	r3, #0
 800410a:	d015      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800410c:	4b37      	ldr	r3, [pc, #220]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800410e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004112:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411a:	4934      	ldr	r1, [pc, #208]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800411c:	4313      	orrs	r3, r2
 800411e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004126:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800412a:	d105      	bne.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800412c:	4b2f      	ldr	r3, [pc, #188]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4a2e      	ldr	r2, [pc, #184]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004132:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004136:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004140:	2b00      	cmp	r3, #0
 8004142:	d015      	beq.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004144:	4b29      	ldr	r3, [pc, #164]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004146:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800414a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004152:	4926      	ldr	r1, [pc, #152]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004154:	4313      	orrs	r3, r2
 8004156:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800415e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004162:	d105      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004164:	4b21      	ldr	r3, [pc, #132]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	4a20      	ldr	r2, [pc, #128]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800416a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800416e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004178:	2b00      	cmp	r3, #0
 800417a:	d015      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800417c:	4b1b      	ldr	r3, [pc, #108]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800417e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004182:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800418a:	4918      	ldr	r1, [pc, #96]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800418c:	4313      	orrs	r3, r2
 800418e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004196:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800419a:	d105      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800419c:	4b13      	ldr	r3, [pc, #76]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	4a12      	ldr	r2, [pc, #72]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041a6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d015      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80041b4:	4b0d      	ldr	r3, [pc, #52]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041ba:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c2:	490a      	ldr	r1, [pc, #40]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041d2:	d105      	bne.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80041d4:	4b05      	ldr	r3, [pc, #20]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	4a04      	ldr	r2, [pc, #16]	; (80041ec <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80041da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80041e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3718      	adds	r7, #24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	40021000 	.word	0x40021000

080041f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b082      	sub	sp, #8
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d101      	bne.n	8004202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	e042      	b.n	8004288 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004208:	2b00      	cmp	r3, #0
 800420a:	d106      	bne.n	800421a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7fd ffeb 	bl	80021f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2224      	movs	r2, #36	; 0x24
 800421e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0201 	bic.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 f82c 	bl	8004290 <UART_SetConfig>
 8004238:	4603      	mov	r3, r0
 800423a:	2b01      	cmp	r3, #1
 800423c:	d101      	bne.n	8004242 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e022      	b.n	8004288 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 faec 	bl	8004828 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800425e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	689a      	ldr	r2, [r3, #8]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800426e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 0201 	orr.w	r2, r2, #1
 800427e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 fb73 	bl	800496c <UART_CheckIdleState>
 8004286:	4603      	mov	r3, r0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004294:	b08c      	sub	sp, #48	; 0x30
 8004296:	af00      	add	r7, sp, #0
 8004298:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800429a:	2300      	movs	r3, #0
 800429c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	431a      	orrs	r2, r3
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	69db      	ldr	r3, [r3, #28]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	4bab      	ldr	r3, [pc, #684]	; (800456c <UART_SetConfig+0x2dc>)
 80042c0:	4013      	ands	r3, r2
 80042c2:	697a      	ldr	r2, [r7, #20]
 80042c4:	6812      	ldr	r2, [r2, #0]
 80042c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042c8:	430b      	orrs	r3, r1
 80042ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	68da      	ldr	r2, [r3, #12]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4aa0      	ldr	r2, [pc, #640]	; (8004570 <UART_SetConfig+0x2e0>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d004      	beq.n	80042fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042f8:	4313      	orrs	r3, r2
 80042fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004306:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	6812      	ldr	r2, [r2, #0]
 800430e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004310:	430b      	orrs	r3, r1
 8004312:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800431a:	f023 010f 	bic.w	r1, r3, #15
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a91      	ldr	r2, [pc, #580]	; (8004574 <UART_SetConfig+0x2e4>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d125      	bne.n	8004380 <UART_SetConfig+0xf0>
 8004334:	4b90      	ldr	r3, [pc, #576]	; (8004578 <UART_SetConfig+0x2e8>)
 8004336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800433a:	f003 0303 	and.w	r3, r3, #3
 800433e:	2b03      	cmp	r3, #3
 8004340:	d81a      	bhi.n	8004378 <UART_SetConfig+0xe8>
 8004342:	a201      	add	r2, pc, #4	; (adr r2, 8004348 <UART_SetConfig+0xb8>)
 8004344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004348:	08004359 	.word	0x08004359
 800434c:	08004369 	.word	0x08004369
 8004350:	08004361 	.word	0x08004361
 8004354:	08004371 	.word	0x08004371
 8004358:	2301      	movs	r3, #1
 800435a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800435e:	e0d6      	b.n	800450e <UART_SetConfig+0x27e>
 8004360:	2302      	movs	r3, #2
 8004362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004366:	e0d2      	b.n	800450e <UART_SetConfig+0x27e>
 8004368:	2304      	movs	r3, #4
 800436a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800436e:	e0ce      	b.n	800450e <UART_SetConfig+0x27e>
 8004370:	2308      	movs	r3, #8
 8004372:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004376:	e0ca      	b.n	800450e <UART_SetConfig+0x27e>
 8004378:	2310      	movs	r3, #16
 800437a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800437e:	e0c6      	b.n	800450e <UART_SetConfig+0x27e>
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a7d      	ldr	r2, [pc, #500]	; (800457c <UART_SetConfig+0x2ec>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d138      	bne.n	80043fc <UART_SetConfig+0x16c>
 800438a:	4b7b      	ldr	r3, [pc, #492]	; (8004578 <UART_SetConfig+0x2e8>)
 800438c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004390:	f003 030c 	and.w	r3, r3, #12
 8004394:	2b0c      	cmp	r3, #12
 8004396:	d82d      	bhi.n	80043f4 <UART_SetConfig+0x164>
 8004398:	a201      	add	r2, pc, #4	; (adr r2, 80043a0 <UART_SetConfig+0x110>)
 800439a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439e:	bf00      	nop
 80043a0:	080043d5 	.word	0x080043d5
 80043a4:	080043f5 	.word	0x080043f5
 80043a8:	080043f5 	.word	0x080043f5
 80043ac:	080043f5 	.word	0x080043f5
 80043b0:	080043e5 	.word	0x080043e5
 80043b4:	080043f5 	.word	0x080043f5
 80043b8:	080043f5 	.word	0x080043f5
 80043bc:	080043f5 	.word	0x080043f5
 80043c0:	080043dd 	.word	0x080043dd
 80043c4:	080043f5 	.word	0x080043f5
 80043c8:	080043f5 	.word	0x080043f5
 80043cc:	080043f5 	.word	0x080043f5
 80043d0:	080043ed 	.word	0x080043ed
 80043d4:	2300      	movs	r3, #0
 80043d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043da:	e098      	b.n	800450e <UART_SetConfig+0x27e>
 80043dc:	2302      	movs	r3, #2
 80043de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043e2:	e094      	b.n	800450e <UART_SetConfig+0x27e>
 80043e4:	2304      	movs	r3, #4
 80043e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043ea:	e090      	b.n	800450e <UART_SetConfig+0x27e>
 80043ec:	2308      	movs	r3, #8
 80043ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043f2:	e08c      	b.n	800450e <UART_SetConfig+0x27e>
 80043f4:	2310      	movs	r3, #16
 80043f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80043fa:	e088      	b.n	800450e <UART_SetConfig+0x27e>
 80043fc:	697b      	ldr	r3, [r7, #20]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a5f      	ldr	r2, [pc, #380]	; (8004580 <UART_SetConfig+0x2f0>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d125      	bne.n	8004452 <UART_SetConfig+0x1c2>
 8004406:	4b5c      	ldr	r3, [pc, #368]	; (8004578 <UART_SetConfig+0x2e8>)
 8004408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004410:	2b30      	cmp	r3, #48	; 0x30
 8004412:	d016      	beq.n	8004442 <UART_SetConfig+0x1b2>
 8004414:	2b30      	cmp	r3, #48	; 0x30
 8004416:	d818      	bhi.n	800444a <UART_SetConfig+0x1ba>
 8004418:	2b20      	cmp	r3, #32
 800441a:	d00a      	beq.n	8004432 <UART_SetConfig+0x1a2>
 800441c:	2b20      	cmp	r3, #32
 800441e:	d814      	bhi.n	800444a <UART_SetConfig+0x1ba>
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <UART_SetConfig+0x19a>
 8004424:	2b10      	cmp	r3, #16
 8004426:	d008      	beq.n	800443a <UART_SetConfig+0x1aa>
 8004428:	e00f      	b.n	800444a <UART_SetConfig+0x1ba>
 800442a:	2300      	movs	r3, #0
 800442c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004430:	e06d      	b.n	800450e <UART_SetConfig+0x27e>
 8004432:	2302      	movs	r3, #2
 8004434:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004438:	e069      	b.n	800450e <UART_SetConfig+0x27e>
 800443a:	2304      	movs	r3, #4
 800443c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004440:	e065      	b.n	800450e <UART_SetConfig+0x27e>
 8004442:	2308      	movs	r3, #8
 8004444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004448:	e061      	b.n	800450e <UART_SetConfig+0x27e>
 800444a:	2310      	movs	r3, #16
 800444c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004450:	e05d      	b.n	800450e <UART_SetConfig+0x27e>
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	4a4b      	ldr	r2, [pc, #300]	; (8004584 <UART_SetConfig+0x2f4>)
 8004458:	4293      	cmp	r3, r2
 800445a:	d125      	bne.n	80044a8 <UART_SetConfig+0x218>
 800445c:	4b46      	ldr	r3, [pc, #280]	; (8004578 <UART_SetConfig+0x2e8>)
 800445e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004462:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004466:	2bc0      	cmp	r3, #192	; 0xc0
 8004468:	d016      	beq.n	8004498 <UART_SetConfig+0x208>
 800446a:	2bc0      	cmp	r3, #192	; 0xc0
 800446c:	d818      	bhi.n	80044a0 <UART_SetConfig+0x210>
 800446e:	2b80      	cmp	r3, #128	; 0x80
 8004470:	d00a      	beq.n	8004488 <UART_SetConfig+0x1f8>
 8004472:	2b80      	cmp	r3, #128	; 0x80
 8004474:	d814      	bhi.n	80044a0 <UART_SetConfig+0x210>
 8004476:	2b00      	cmp	r3, #0
 8004478:	d002      	beq.n	8004480 <UART_SetConfig+0x1f0>
 800447a:	2b40      	cmp	r3, #64	; 0x40
 800447c:	d008      	beq.n	8004490 <UART_SetConfig+0x200>
 800447e:	e00f      	b.n	80044a0 <UART_SetConfig+0x210>
 8004480:	2300      	movs	r3, #0
 8004482:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004486:	e042      	b.n	800450e <UART_SetConfig+0x27e>
 8004488:	2302      	movs	r3, #2
 800448a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800448e:	e03e      	b.n	800450e <UART_SetConfig+0x27e>
 8004490:	2304      	movs	r3, #4
 8004492:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004496:	e03a      	b.n	800450e <UART_SetConfig+0x27e>
 8004498:	2308      	movs	r3, #8
 800449a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800449e:	e036      	b.n	800450e <UART_SetConfig+0x27e>
 80044a0:	2310      	movs	r3, #16
 80044a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044a6:	e032      	b.n	800450e <UART_SetConfig+0x27e>
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a30      	ldr	r2, [pc, #192]	; (8004570 <UART_SetConfig+0x2e0>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d12a      	bne.n	8004508 <UART_SetConfig+0x278>
 80044b2:	4b31      	ldr	r3, [pc, #196]	; (8004578 <UART_SetConfig+0x2e8>)
 80044b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044c0:	d01a      	beq.n	80044f8 <UART_SetConfig+0x268>
 80044c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044c6:	d81b      	bhi.n	8004500 <UART_SetConfig+0x270>
 80044c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044cc:	d00c      	beq.n	80044e8 <UART_SetConfig+0x258>
 80044ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044d2:	d815      	bhi.n	8004500 <UART_SetConfig+0x270>
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d003      	beq.n	80044e0 <UART_SetConfig+0x250>
 80044d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044dc:	d008      	beq.n	80044f0 <UART_SetConfig+0x260>
 80044de:	e00f      	b.n	8004500 <UART_SetConfig+0x270>
 80044e0:	2300      	movs	r3, #0
 80044e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044e6:	e012      	b.n	800450e <UART_SetConfig+0x27e>
 80044e8:	2302      	movs	r3, #2
 80044ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044ee:	e00e      	b.n	800450e <UART_SetConfig+0x27e>
 80044f0:	2304      	movs	r3, #4
 80044f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044f6:	e00a      	b.n	800450e <UART_SetConfig+0x27e>
 80044f8:	2308      	movs	r3, #8
 80044fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80044fe:	e006      	b.n	800450e <UART_SetConfig+0x27e>
 8004500:	2310      	movs	r3, #16
 8004502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004506:	e002      	b.n	800450e <UART_SetConfig+0x27e>
 8004508:	2310      	movs	r3, #16
 800450a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a17      	ldr	r2, [pc, #92]	; (8004570 <UART_SetConfig+0x2e0>)
 8004514:	4293      	cmp	r3, r2
 8004516:	f040 80a8 	bne.w	800466a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800451a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800451e:	2b08      	cmp	r3, #8
 8004520:	d834      	bhi.n	800458c <UART_SetConfig+0x2fc>
 8004522:	a201      	add	r2, pc, #4	; (adr r2, 8004528 <UART_SetConfig+0x298>)
 8004524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004528:	0800454d 	.word	0x0800454d
 800452c:	0800458d 	.word	0x0800458d
 8004530:	08004555 	.word	0x08004555
 8004534:	0800458d 	.word	0x0800458d
 8004538:	0800455b 	.word	0x0800455b
 800453c:	0800458d 	.word	0x0800458d
 8004540:	0800458d 	.word	0x0800458d
 8004544:	0800458d 	.word	0x0800458d
 8004548:	08004563 	.word	0x08004563
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800454c:	f7ff fbee 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 8004550:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004552:	e021      	b.n	8004598 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004554:	4b0c      	ldr	r3, [pc, #48]	; (8004588 <UART_SetConfig+0x2f8>)
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004558:	e01e      	b.n	8004598 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800455a:	f7ff fb79 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 800455e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004560:	e01a      	b.n	8004598 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004566:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004568:	e016      	b.n	8004598 <UART_SetConfig+0x308>
 800456a:	bf00      	nop
 800456c:	cfff69f3 	.word	0xcfff69f3
 8004570:	40008000 	.word	0x40008000
 8004574:	40013800 	.word	0x40013800
 8004578:	40021000 	.word	0x40021000
 800457c:	40004400 	.word	0x40004400
 8004580:	40004800 	.word	0x40004800
 8004584:	40004c00 	.word	0x40004c00
 8004588:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800458c:	2300      	movs	r3, #0
 800458e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004596:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 812a 	beq.w	80047f4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a4:	4a9e      	ldr	r2, [pc, #632]	; (8004820 <UART_SetConfig+0x590>)
 80045a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045aa:	461a      	mov	r2, r3
 80045ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80045b2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	4413      	add	r3, r2
 80045be:	69ba      	ldr	r2, [r7, #24]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d305      	bcc.n	80045d0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d903      	bls.n	80045d8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80045d6:	e10d      	b.n	80047f4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80045d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045da:	2200      	movs	r2, #0
 80045dc:	60bb      	str	r3, [r7, #8]
 80045de:	60fa      	str	r2, [r7, #12]
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	4a8e      	ldr	r2, [pc, #568]	; (8004820 <UART_SetConfig+0x590>)
 80045e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	2200      	movs	r2, #0
 80045ee:	603b      	str	r3, [r7, #0]
 80045f0:	607a      	str	r2, [r7, #4]
 80045f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045f6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80045fa:	f7fb fe0d 	bl	8000218 <__aeabi_uldivmod>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	4610      	mov	r0, r2
 8004604:	4619      	mov	r1, r3
 8004606:	f04f 0200 	mov.w	r2, #0
 800460a:	f04f 0300 	mov.w	r3, #0
 800460e:	020b      	lsls	r3, r1, #8
 8004610:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004614:	0202      	lsls	r2, r0, #8
 8004616:	6979      	ldr	r1, [r7, #20]
 8004618:	6849      	ldr	r1, [r1, #4]
 800461a:	0849      	lsrs	r1, r1, #1
 800461c:	2000      	movs	r0, #0
 800461e:	460c      	mov	r4, r1
 8004620:	4605      	mov	r5, r0
 8004622:	eb12 0804 	adds.w	r8, r2, r4
 8004626:	eb43 0905 	adc.w	r9, r3, r5
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	469a      	mov	sl, r3
 8004632:	4693      	mov	fp, r2
 8004634:	4652      	mov	r2, sl
 8004636:	465b      	mov	r3, fp
 8004638:	4640      	mov	r0, r8
 800463a:	4649      	mov	r1, r9
 800463c:	f7fb fdec 	bl	8000218 <__aeabi_uldivmod>
 8004640:	4602      	mov	r2, r0
 8004642:	460b      	mov	r3, r1
 8004644:	4613      	mov	r3, r2
 8004646:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004648:	6a3b      	ldr	r3, [r7, #32]
 800464a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800464e:	d308      	bcc.n	8004662 <UART_SetConfig+0x3d2>
 8004650:	6a3b      	ldr	r3, [r7, #32]
 8004652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004656:	d204      	bcs.n	8004662 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6a3a      	ldr	r2, [r7, #32]
 800465e:	60da      	str	r2, [r3, #12]
 8004660:	e0c8      	b.n	80047f4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004662:	2301      	movs	r3, #1
 8004664:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004668:	e0c4      	b.n	80047f4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004672:	d167      	bne.n	8004744 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004674:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004678:	2b08      	cmp	r3, #8
 800467a:	d828      	bhi.n	80046ce <UART_SetConfig+0x43e>
 800467c:	a201      	add	r2, pc, #4	; (adr r2, 8004684 <UART_SetConfig+0x3f4>)
 800467e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004682:	bf00      	nop
 8004684:	080046a9 	.word	0x080046a9
 8004688:	080046b1 	.word	0x080046b1
 800468c:	080046b9 	.word	0x080046b9
 8004690:	080046cf 	.word	0x080046cf
 8004694:	080046bf 	.word	0x080046bf
 8004698:	080046cf 	.word	0x080046cf
 800469c:	080046cf 	.word	0x080046cf
 80046a0:	080046cf 	.word	0x080046cf
 80046a4:	080046c7 	.word	0x080046c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046a8:	f7ff fb40 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 80046ac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046ae:	e014      	b.n	80046da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046b0:	f7ff fb52 	bl	8003d58 <HAL_RCC_GetPCLK2Freq>
 80046b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046b6:	e010      	b.n	80046da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046b8:	4b5a      	ldr	r3, [pc, #360]	; (8004824 <UART_SetConfig+0x594>)
 80046ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80046bc:	e00d      	b.n	80046da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046be:	f7ff fac7 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 80046c2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80046c4:	e009      	b.n	80046da <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80046cc:	e005      	b.n	80046da <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80046d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046dc:	2b00      	cmp	r3, #0
 80046de:	f000 8089 	beq.w	80047f4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046e2:	697b      	ldr	r3, [r7, #20]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	4a4e      	ldr	r2, [pc, #312]	; (8004820 <UART_SetConfig+0x590>)
 80046e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046ec:	461a      	mov	r2, r3
 80046ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80046f4:	005a      	lsls	r2, r3, #1
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	085b      	lsrs	r3, r3, #1
 80046fc:	441a      	add	r2, r3
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	fbb2 f3f3 	udiv	r3, r2, r3
 8004706:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	2b0f      	cmp	r3, #15
 800470c:	d916      	bls.n	800473c <UART_SetConfig+0x4ac>
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004714:	d212      	bcs.n	800473c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004716:	6a3b      	ldr	r3, [r7, #32]
 8004718:	b29b      	uxth	r3, r3
 800471a:	f023 030f 	bic.w	r3, r3, #15
 800471e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004720:	6a3b      	ldr	r3, [r7, #32]
 8004722:	085b      	lsrs	r3, r3, #1
 8004724:	b29b      	uxth	r3, r3
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	b29a      	uxth	r2, r3
 800472c:	8bfb      	ldrh	r3, [r7, #30]
 800472e:	4313      	orrs	r3, r2
 8004730:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	8bfa      	ldrh	r2, [r7, #30]
 8004738:	60da      	str	r2, [r3, #12]
 800473a:	e05b      	b.n	80047f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004742:	e057      	b.n	80047f4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004744:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004748:	2b08      	cmp	r3, #8
 800474a:	d828      	bhi.n	800479e <UART_SetConfig+0x50e>
 800474c:	a201      	add	r2, pc, #4	; (adr r2, 8004754 <UART_SetConfig+0x4c4>)
 800474e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004752:	bf00      	nop
 8004754:	08004779 	.word	0x08004779
 8004758:	08004781 	.word	0x08004781
 800475c:	08004789 	.word	0x08004789
 8004760:	0800479f 	.word	0x0800479f
 8004764:	0800478f 	.word	0x0800478f
 8004768:	0800479f 	.word	0x0800479f
 800476c:	0800479f 	.word	0x0800479f
 8004770:	0800479f 	.word	0x0800479f
 8004774:	08004797 	.word	0x08004797
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004778:	f7ff fad8 	bl	8003d2c <HAL_RCC_GetPCLK1Freq>
 800477c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800477e:	e014      	b.n	80047aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004780:	f7ff faea 	bl	8003d58 <HAL_RCC_GetPCLK2Freq>
 8004784:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004786:	e010      	b.n	80047aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004788:	4b26      	ldr	r3, [pc, #152]	; (8004824 <UART_SetConfig+0x594>)
 800478a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800478c:	e00d      	b.n	80047aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800478e:	f7ff fa5f 	bl	8003c50 <HAL_RCC_GetSysClockFreq>
 8004792:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004794:	e009      	b.n	80047aa <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004796:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800479a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800479c:	e005      	b.n	80047aa <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800479e:	2300      	movs	r3, #0
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80047a8:	bf00      	nop
    }

    if (pclk != 0U)
 80047aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d021      	beq.n	80047f4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b4:	4a1a      	ldr	r2, [pc, #104]	; (8004820 <UART_SetConfig+0x590>)
 80047b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047ba:	461a      	mov	r2, r3
 80047bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047be:	fbb3 f2f2 	udiv	r2, r3, r2
 80047c2:	697b      	ldr	r3, [r7, #20]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	085b      	lsrs	r3, r3, #1
 80047c8:	441a      	add	r2, r3
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047d4:	6a3b      	ldr	r3, [r7, #32]
 80047d6:	2b0f      	cmp	r3, #15
 80047d8:	d909      	bls.n	80047ee <UART_SetConfig+0x55e>
 80047da:	6a3b      	ldr	r3, [r7, #32]
 80047dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047e0:	d205      	bcs.n	80047ee <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60da      	str	r2, [r3, #12]
 80047ec:	e002      	b.n	80047f4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2201      	movs	r2, #1
 8004800:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	2200      	movs	r2, #0
 8004808:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2200      	movs	r2, #0
 800480e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004810:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004814:	4618      	mov	r0, r3
 8004816:	3730      	adds	r7, #48	; 0x30
 8004818:	46bd      	mov	sp, r7
 800481a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800481e:	bf00      	nop
 8004820:	08005788 	.word	0x08005788
 8004824:	00f42400 	.word	0x00f42400

08004828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004834:	f003 0301 	and.w	r3, r3, #1
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004856:	f003 0302 	and.w	r3, r3, #2
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	430a      	orrs	r2, r1
 8004872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004878:	f003 0304 	and.w	r3, r3, #4
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00a      	beq.n	8004896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489a:	f003 0308 	and.w	r3, r3, #8
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	430a      	orrs	r2, r1
 80048b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00a      	beq.n	80048da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	430a      	orrs	r2, r1
 80048d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048de:	f003 0320 	and.w	r3, r3, #32
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d00a      	beq.n	80048fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	430a      	orrs	r2, r1
 80048fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004904:	2b00      	cmp	r3, #0
 8004906:	d01a      	beq.n	800493e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	430a      	orrs	r2, r1
 800491c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004926:	d10a      	bne.n	800493e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00a      	beq.n	8004960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	430a      	orrs	r2, r1
 800495e:	605a      	str	r2, [r3, #4]
  }
}
 8004960:	bf00      	nop
 8004962:	370c      	adds	r7, #12
 8004964:	46bd      	mov	sp, r7
 8004966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496a:	4770      	bx	lr

0800496c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b086      	sub	sp, #24
 8004970:	af02      	add	r7, sp, #8
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800497c:	f7fd fd1e 	bl	80023bc <HAL_GetTick>
 8004980:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 0308 	and.w	r3, r3, #8
 800498c:	2b08      	cmp	r3, #8
 800498e:	d10e      	bne.n	80049ae <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004990:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800499e:	6878      	ldr	r0, [r7, #4]
 80049a0:	f000 f82f 	bl	8004a02 <UART_WaitOnFlagUntilTimeout>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e025      	b.n	80049fa <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f003 0304 	and.w	r3, r3, #4
 80049b8:	2b04      	cmp	r3, #4
 80049ba:	d10e      	bne.n	80049da <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 f819 	bl	8004a02 <UART_WaitOnFlagUntilTimeout>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e00f      	b.n	80049fa <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2220      	movs	r2, #32
 80049de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2220      	movs	r2, #32
 80049e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}

08004a02 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a02:	b580      	push	{r7, lr}
 8004a04:	b09c      	sub	sp, #112	; 0x70
 8004a06:	af00      	add	r7, sp, #0
 8004a08:	60f8      	str	r0, [r7, #12]
 8004a0a:	60b9      	str	r1, [r7, #8]
 8004a0c:	603b      	str	r3, [r7, #0]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a12:	e0a9      	b.n	8004b68 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a1a:	f000 80a5 	beq.w	8004b68 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a1e:	f7fd fccd 	bl	80023bc <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d302      	bcc.n	8004a34 <UART_WaitOnFlagUntilTimeout+0x32>
 8004a2e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d140      	bne.n	8004ab6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a3a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a3c:	e853 3f00 	ldrex	r3, [r3]
 8004a40:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a44:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a48:	667b      	str	r3, [r7, #100]	; 0x64
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	461a      	mov	r2, r3
 8004a50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a52:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a54:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a56:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004a58:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a5a:	e841 2300 	strex	r3, r2, [r1]
 8004a5e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004a60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1e6      	bne.n	8004a34 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3308      	adds	r3, #8
 8004a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	663b      	str	r3, [r7, #96]	; 0x60
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	3308      	adds	r3, #8
 8004a84:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004a86:	64ba      	str	r2, [r7, #72]	; 0x48
 8004a88:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a8e:	e841 2300 	strex	r3, r2, [r1]
 8004a92:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004a94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1e5      	bne.n	8004a66 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e069      	b.n	8004b8a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d051      	beq.n	8004b68 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	69db      	ldr	r3, [r3, #28]
 8004aca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ad2:	d149      	bne.n	8004b68 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004adc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae6:	e853 3f00 	ldrex	r3, [r3]
 8004aea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004af2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	461a      	mov	r2, r3
 8004afa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004afc:	637b      	str	r3, [r7, #52]	; 0x34
 8004afe:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e6      	bne.n	8004ade <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	3308      	adds	r3, #8
 8004b16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b18:	697b      	ldr	r3, [r7, #20]
 8004b1a:	e853 3f00 	ldrex	r3, [r3]
 8004b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	f023 0301 	bic.w	r3, r3, #1
 8004b26:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	3308      	adds	r3, #8
 8004b2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004b30:	623a      	str	r2, [r7, #32]
 8004b32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b34:	69f9      	ldr	r1, [r7, #28]
 8004b36:	6a3a      	ldr	r2, [r7, #32]
 8004b38:	e841 2300 	strex	r3, r2, [r1]
 8004b3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d1e5      	bne.n	8004b10 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2220      	movs	r2, #32
 8004b48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2220      	movs	r2, #32
 8004b58:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e010      	b.n	8004b8a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	69da      	ldr	r2, [r3, #28]
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	4013      	ands	r3, r2
 8004b72:	68ba      	ldr	r2, [r7, #8]
 8004b74:	429a      	cmp	r2, r3
 8004b76:	bf0c      	ite	eq
 8004b78:	2301      	moveq	r3, #1
 8004b7a:	2300      	movne	r3, #0
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	461a      	mov	r2, r3
 8004b80:	79fb      	ldrb	r3, [r7, #7]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	f43f af46 	beq.w	8004a14 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3770      	adds	r7, #112	; 0x70
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b085      	sub	sp, #20
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_UARTEx_DisableFifoMode+0x16>
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	e027      	b.n	8004bf8 <HAL_UARTEx_DisableFifoMode+0x66>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2224      	movs	r2, #36	; 0x24
 8004bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f022 0201 	bic.w	r2, r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004bd6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2200      	movs	r2, #0
 8004bdc:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3714      	adds	r7, #20
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004c14:	2b01      	cmp	r3, #1
 8004c16:	d101      	bne.n	8004c1c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c18:	2302      	movs	r3, #2
 8004c1a:	e02d      	b.n	8004c78 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2224      	movs	r2, #36	; 0x24
 8004c28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681a      	ldr	r2, [r3, #0]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 0201 	bic.w	r2, r2, #1
 8004c42:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	683a      	ldr	r2, [r7, #0]
 8004c54:	430a      	orrs	r2, r1
 8004c56:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f84f 	bl	8004cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d101      	bne.n	8004c98 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004c94:	2302      	movs	r3, #2
 8004c96:	e02d      	b.n	8004cf4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2224      	movs	r2, #36	; 0x24
 8004ca4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f022 0201 	bic.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	683a      	ldr	r2, [r7, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 f811 	bl	8004cfc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004cf2:	2300      	movs	r3, #0
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d108      	bne.n	8004d1e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2201      	movs	r2, #1
 8004d18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004d1c:	e031      	b.n	8004d82 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004d1e:	2308      	movs	r3, #8
 8004d20:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004d22:	2308      	movs	r3, #8
 8004d24:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	0e5b      	lsrs	r3, r3, #25
 8004d2e:	b2db      	uxtb	r3, r3
 8004d30:	f003 0307 	and.w	r3, r3, #7
 8004d34:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	0f5b      	lsrs	r3, r3, #29
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	f003 0307 	and.w	r3, r3, #7
 8004d44:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d46:	7bbb      	ldrb	r3, [r7, #14]
 8004d48:	7b3a      	ldrb	r2, [r7, #12]
 8004d4a:	4911      	ldr	r1, [pc, #68]	; (8004d90 <UARTEx_SetNbDataToProcess+0x94>)
 8004d4c:	5c8a      	ldrb	r2, [r1, r2]
 8004d4e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004d52:	7b3a      	ldrb	r2, [r7, #12]
 8004d54:	490f      	ldr	r1, [pc, #60]	; (8004d94 <UARTEx_SetNbDataToProcess+0x98>)
 8004d56:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d58:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d5c:	b29a      	uxth	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
 8004d66:	7b7a      	ldrb	r2, [r7, #13]
 8004d68:	4909      	ldr	r1, [pc, #36]	; (8004d90 <UARTEx_SetNbDataToProcess+0x94>)
 8004d6a:	5c8a      	ldrb	r2, [r1, r2]
 8004d6c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004d70:	7b7a      	ldrb	r2, [r7, #13]
 8004d72:	4908      	ldr	r1, [pc, #32]	; (8004d94 <UARTEx_SetNbDataToProcess+0x98>)
 8004d74:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d76:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004d82:	bf00      	nop
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	080057a0 	.word	0x080057a0
 8004d94:	080057a8 	.word	0x080057a8

08004d98 <_ZdlPvj>:
 8004d98:	f000 b800 	b.w	8004d9c <_ZdlPv>

08004d9c <_ZdlPv>:
 8004d9c:	f000 b824 	b.w	8004de8 <free>

08004da0 <__libc_init_array>:
 8004da0:	b570      	push	{r4, r5, r6, lr}
 8004da2:	4d0d      	ldr	r5, [pc, #52]	; (8004dd8 <__libc_init_array+0x38>)
 8004da4:	4c0d      	ldr	r4, [pc, #52]	; (8004ddc <__libc_init_array+0x3c>)
 8004da6:	1b64      	subs	r4, r4, r5
 8004da8:	10a4      	asrs	r4, r4, #2
 8004daa:	2600      	movs	r6, #0
 8004dac:	42a6      	cmp	r6, r4
 8004dae:	d109      	bne.n	8004dc4 <__libc_init_array+0x24>
 8004db0:	4d0b      	ldr	r5, [pc, #44]	; (8004de0 <__libc_init_array+0x40>)
 8004db2:	4c0c      	ldr	r4, [pc, #48]	; (8004de4 <__libc_init_array+0x44>)
 8004db4:	f000 f882 	bl	8004ebc <_init>
 8004db8:	1b64      	subs	r4, r4, r5
 8004dba:	10a4      	asrs	r4, r4, #2
 8004dbc:	2600      	movs	r6, #0
 8004dbe:	42a6      	cmp	r6, r4
 8004dc0:	d105      	bne.n	8004dce <__libc_init_array+0x2e>
 8004dc2:	bd70      	pop	{r4, r5, r6, pc}
 8004dc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dc8:	4798      	blx	r3
 8004dca:	3601      	adds	r6, #1
 8004dcc:	e7ee      	b.n	8004dac <__libc_init_array+0xc>
 8004dce:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dd2:	4798      	blx	r3
 8004dd4:	3601      	adds	r6, #1
 8004dd6:	e7f2      	b.n	8004dbe <__libc_init_array+0x1e>
 8004dd8:	080057b8 	.word	0x080057b8
 8004ddc:	080057b8 	.word	0x080057b8
 8004de0:	080057b8 	.word	0x080057b8
 8004de4:	080057c0 	.word	0x080057c0

08004de8 <free>:
 8004de8:	4b02      	ldr	r3, [pc, #8]	; (8004df4 <free+0xc>)
 8004dea:	4601      	mov	r1, r0
 8004dec:	6818      	ldr	r0, [r3, #0]
 8004dee:	f000 b80b 	b.w	8004e08 <_free_r>
 8004df2:	bf00      	nop
 8004df4:	20000024 	.word	0x20000024

08004df8 <memset>:
 8004df8:	4402      	add	r2, r0
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d100      	bne.n	8004e02 <memset+0xa>
 8004e00:	4770      	bx	lr
 8004e02:	f803 1b01 	strb.w	r1, [r3], #1
 8004e06:	e7f9      	b.n	8004dfc <memset+0x4>

08004e08 <_free_r>:
 8004e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e0a:	2900      	cmp	r1, #0
 8004e0c:	d044      	beq.n	8004e98 <_free_r+0x90>
 8004e0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e12:	9001      	str	r0, [sp, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f1a1 0404 	sub.w	r4, r1, #4
 8004e1a:	bfb8      	it	lt
 8004e1c:	18e4      	addlt	r4, r4, r3
 8004e1e:	f000 f83f 	bl	8004ea0 <__malloc_lock>
 8004e22:	4a1e      	ldr	r2, [pc, #120]	; (8004e9c <_free_r+0x94>)
 8004e24:	9801      	ldr	r0, [sp, #4]
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	b933      	cbnz	r3, 8004e38 <_free_r+0x30>
 8004e2a:	6063      	str	r3, [r4, #4]
 8004e2c:	6014      	str	r4, [r2, #0]
 8004e2e:	b003      	add	sp, #12
 8004e30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e34:	f000 b83a 	b.w	8004eac <__malloc_unlock>
 8004e38:	42a3      	cmp	r3, r4
 8004e3a:	d908      	bls.n	8004e4e <_free_r+0x46>
 8004e3c:	6825      	ldr	r5, [r4, #0]
 8004e3e:	1961      	adds	r1, r4, r5
 8004e40:	428b      	cmp	r3, r1
 8004e42:	bf01      	itttt	eq
 8004e44:	6819      	ldreq	r1, [r3, #0]
 8004e46:	685b      	ldreq	r3, [r3, #4]
 8004e48:	1949      	addeq	r1, r1, r5
 8004e4a:	6021      	streq	r1, [r4, #0]
 8004e4c:	e7ed      	b.n	8004e2a <_free_r+0x22>
 8004e4e:	461a      	mov	r2, r3
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	b10b      	cbz	r3, 8004e58 <_free_r+0x50>
 8004e54:	42a3      	cmp	r3, r4
 8004e56:	d9fa      	bls.n	8004e4e <_free_r+0x46>
 8004e58:	6811      	ldr	r1, [r2, #0]
 8004e5a:	1855      	adds	r5, r2, r1
 8004e5c:	42a5      	cmp	r5, r4
 8004e5e:	d10b      	bne.n	8004e78 <_free_r+0x70>
 8004e60:	6824      	ldr	r4, [r4, #0]
 8004e62:	4421      	add	r1, r4
 8004e64:	1854      	adds	r4, r2, r1
 8004e66:	42a3      	cmp	r3, r4
 8004e68:	6011      	str	r1, [r2, #0]
 8004e6a:	d1e0      	bne.n	8004e2e <_free_r+0x26>
 8004e6c:	681c      	ldr	r4, [r3, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	6053      	str	r3, [r2, #4]
 8004e72:	4421      	add	r1, r4
 8004e74:	6011      	str	r1, [r2, #0]
 8004e76:	e7da      	b.n	8004e2e <_free_r+0x26>
 8004e78:	d902      	bls.n	8004e80 <_free_r+0x78>
 8004e7a:	230c      	movs	r3, #12
 8004e7c:	6003      	str	r3, [r0, #0]
 8004e7e:	e7d6      	b.n	8004e2e <_free_r+0x26>
 8004e80:	6825      	ldr	r5, [r4, #0]
 8004e82:	1961      	adds	r1, r4, r5
 8004e84:	428b      	cmp	r3, r1
 8004e86:	bf04      	itt	eq
 8004e88:	6819      	ldreq	r1, [r3, #0]
 8004e8a:	685b      	ldreq	r3, [r3, #4]
 8004e8c:	6063      	str	r3, [r4, #4]
 8004e8e:	bf04      	itt	eq
 8004e90:	1949      	addeq	r1, r1, r5
 8004e92:	6021      	streq	r1, [r4, #0]
 8004e94:	6054      	str	r4, [r2, #4]
 8004e96:	e7ca      	b.n	8004e2e <_free_r+0x26>
 8004e98:	b003      	add	sp, #12
 8004e9a:	bd30      	pop	{r4, r5, pc}
 8004e9c:	20000938 	.word	0x20000938

08004ea0 <__malloc_lock>:
 8004ea0:	4801      	ldr	r0, [pc, #4]	; (8004ea8 <__malloc_lock+0x8>)
 8004ea2:	f000 b809 	b.w	8004eb8 <__retarget_lock_acquire_recursive>
 8004ea6:	bf00      	nop
 8004ea8:	2000093c 	.word	0x2000093c

08004eac <__malloc_unlock>:
 8004eac:	4801      	ldr	r0, [pc, #4]	; (8004eb4 <__malloc_unlock+0x8>)
 8004eae:	f000 b804 	b.w	8004eba <__retarget_lock_release_recursive>
 8004eb2:	bf00      	nop
 8004eb4:	2000093c 	.word	0x2000093c

08004eb8 <__retarget_lock_acquire_recursive>:
 8004eb8:	4770      	bx	lr

08004eba <__retarget_lock_release_recursive>:
 8004eba:	4770      	bx	lr

08004ebc <_init>:
 8004ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ebe:	bf00      	nop
 8004ec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ec2:	bc08      	pop	{r3}
 8004ec4:	469e      	mov	lr, r3
 8004ec6:	4770      	bx	lr

08004ec8 <_fini>:
 8004ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eca:	bf00      	nop
 8004ecc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ece:	bc08      	pop	{r3}
 8004ed0:	469e      	mov	lr, r3
 8004ed2:	4770      	bx	lr
