{
  "Top": "axi4_lu_forward",
  "RtlTop": "axi4_lu_forward",
  "RtlPrefix": "",
  "RtlSubPrefix": "axi4_lu_forward_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<stream_packet_f32, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "A_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "A_LU_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<stream_packet_f32, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "A_LU_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "P_out": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<stream_packet_int, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "P_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "Y_out": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<stream_packet_f32, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "Y_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "len": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<stream_packet_f32, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "len",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=syn",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": ["set_directive_top axi4_lu_forward -name axi4_lu_forward"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axi4_lu_forward"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axi4_lu_forward",
    "Version": "1.0",
    "DisplayName": "Axi4_lu_forward",
    "Revision": "2114307824",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axi4_lu_forward_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/LU.cpp",
      "..\/..\/LU_2.cpp",
      "..\/..\/LU_tb.cpp",
      "..\/..\/lufwd.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/axi4_lu_forward_A_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/axi4_lu_forward_base_iteration.vhd",
      "impl\/vhdl\/axi4_lu_forward_extract_LU.vhd",
      "impl\/vhdl\/axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_find_and_swap_pivot.vhd",
      "impl\/vhdl\/axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_forwardSubstitution.vhd",
      "impl\/vhdl\/axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_luDecomposition.vhd",
      "impl\/vhdl\/axi4_lu_forward_mux_4_2_32_1_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_process_L_column.vhd",
      "impl\/vhdl\/axi4_lu_forward_process_U_row.vhd",
      "impl\/vhdl\/axi4_lu_forward_regslice_both.vhd",
      "impl\/vhdl\/axi4_lu_forward_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/axi4_lu_forward_sparsemux_7_2_32_1_1_x.vhd",
      "impl\/vhdl\/axi4_lu_forward_sparsemux_9_2_32_1_1.vhd",
      "impl\/vhdl\/axi4_lu_forward.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axi4_lu_forward_A_RAM_AUTO_1R1W.v",
      "impl\/verilog\/axi4_lu_forward_base_iteration.v",
      "impl\/verilog\/axi4_lu_forward_extract_LU.v",
      "impl\/verilog\/axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/axi4_lu_forward_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/axi4_lu_forward_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/axi4_lu_forward_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/axi4_lu_forward_find_and_swap_pivot.v",
      "impl\/verilog\/axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/axi4_lu_forward_forwardSubstitution.v",
      "impl\/verilog\/axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/axi4_lu_forward_luDecomposition.v",
      "impl\/verilog\/axi4_lu_forward_mux_4_2_32_1_1.v",
      "impl\/verilog\/axi4_lu_forward_process_L_column.v",
      "impl\/verilog\/axi4_lu_forward_process_U_row.v",
      "impl\/verilog\/axi4_lu_forward_regslice_both.v",
      "impl\/verilog\/axi4_lu_forward_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/axi4_lu_forward_sparsemux_7_2_32_1_1_x.v",
      "impl\/verilog\/axi4_lu_forward_sparsemux_9_2_32_1_1.v",
      "impl\/verilog\/axi4_lu_forward.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/axi4_lu_forward_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/axi4_lu_forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/axi4_lu_forward_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl",
      "impl\/misc\/axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/axi4_lu_forward.protoinst",
      ".debug\/dut.protoinst",
      ".debug\/invertMatrix.protoinst",
      ".debug\/invertMatrix_pl_frontend.protoinst",
      ".debug\/invertMatrix_stream.protoinst",
      ".debug\/vadd.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name axi4_lu_forward_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "axi4_lu_forward_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name axi4_lu_forward_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "axi4_lu_forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name axi4_lu_forward_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "axi4_lu_forward_fdiv_32ns_32ns_32_16_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name axi4_lu_forward_fdiv_32ns_32ns_32_16_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name axi4_lu_forward_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name axi4_lu_forward_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "A_in:A_LU_out:P_out:Y_out:len",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "A_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "A_in_",
      "ports": [
        "A_in_TDATA",
        "A_in_TREADY",
        "A_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "A_in"
        }]
    },
    "A_LU_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "A_LU_out_",
      "ports": [
        "A_LU_out_TDATA",
        "A_LU_out_TREADY",
        "A_LU_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "A_LU_out"
        }]
    },
    "P_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "P_out_",
      "ports": [
        "P_out_TDATA",
        "P_out_TREADY",
        "P_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "P_out"
        }]
    },
    "Y_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "Y_out_",
      "ports": [
        "Y_out_TDATA",
        "Y_out_TREADY",
        "Y_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Y_out"
        }]
    },
    "len": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "64",
      "portPrefix": "len_",
      "ports": [
        "len_TDATA",
        "len_TREADY",
        "len_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "len"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "A_in_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "A_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "A_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "A_LU_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "A_LU_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "A_LU_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "P_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "P_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "P_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "Y_out_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "Y_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "Y_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "len_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "len_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "len_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "axi4_lu_forward",
      "Instances": [
        {
          "ModuleName": "luDecomposition",
          "InstanceName": "grp_luDecomposition_fu_253",
          "Instances": [
            {
              "ModuleName": "base_iteration",
              "InstanceName": "grp_base_iteration_fu_168"
            },
            {
              "ModuleName": "find_and_swap_pivot",
              "InstanceName": "grp_find_and_swap_pivot_fu_174"
            },
            {
              "ModuleName": "process_U_row",
              "InstanceName": "grp_process_U_row_fu_200"
            },
            {
              "ModuleName": "process_L_column",
              "InstanceName": "grp_process_L_column_fu_241"
            },
            {
              "ModuleName": "extract_LU",
              "InstanceName": "grp_extract_LU_fu_279"
            }
          ]
        },
        {
          "ModuleName": "forwardSubstitution",
          "InstanceName": "grp_forwardSubstitution_fu_258"
        }
      ]
    },
    "Info": {
      "base_iteration": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "find_and_swap_pivot": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_U_row": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "process_L_column": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "extract_LU": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "luDecomposition": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forwardSubstitution": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axi4_lu_forward": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "base_iteration": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "4",
          "PipelineDepth": "20",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.075"
        },
        "Area": {
          "FF": "297",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "133",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "find_and_swap_pivot": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.107"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "652",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "858",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_U_row": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_53_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "18",
            "PipelineDepthMax": "38",
            "PipelineDepth": "18 ~ 38",
            "Loops": [{
                "Name": "VITIS_LOOP_56_2",
                "TripCount": "",
                "LatencyMin": "10",
                "LatencyMax": "30",
                "Latency": "10 ~ 30",
                "PipelineII": "",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "956",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1306",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "process_L_column": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "34",
            "PipelineDepthMax": "54",
            "PipelineDepth": "34 ~ 54",
            "Loops": [{
                "Name": "VITIS_LOOP_69_2",
                "TripCount": "",
                "LatencyMin": "10",
                "LatencyMax": "30",
                "Latency": "10 ~ 30",
                "PipelineII": "",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "2",
          "FF": "747",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1375",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "extract_LU": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.322"
        },
        "Area": {
          "FF": "133",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "80",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "luDecomposition": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "4",
          "FF": "4879",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "4419",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "forwardSubstitution": {
        "Latency": {
          "LatencyBest": "32",
          "LatencyAvg": "32",
          "LatencyWorst": "32",
          "PipelineII": "1",
          "PipelineDepth": "33",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "DSP": "77",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "35",
          "FF": "8442",
          "AVAIL_FF": "106400",
          "UTIL_FF": "7",
          "LUT": "12423",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "23",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axi4_lu_forward": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "87",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "39",
          "FF": "14155",
          "AVAIL_FF": "106400",
          "UTIL_FF": "13",
          "LUT": "17647",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "33",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-17 17:44:08 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
