

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 15:10:28 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.175|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2030|  2030|  2030|  2030|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  2028|  2028|        27|         26|          1|    78|    yes   |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 26, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln10, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_53, %Row_Loop ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 32 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop ]"   --->   Operation 33 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln10 = icmp eq i7 %indvar_flatten, -50" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 34 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln10 = add i7 %indvar_flatten, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 35 'add' 'add_ln10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.65ns)   --->   "%f = add i3 1, %f_0" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 37 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 38 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%select_ln29_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 39 'select' 'select_ln29_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.98ns)   --->   "%select_ln29_53 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 40 'select' 'select_ln29_53' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln29_53 to i13" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln29_52, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %shl_ln to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 43 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 26, %zext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 44 'mul' 'mul_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln1494_1 = or i10 %mul_ln1494, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 45 'or' 'or_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln1494_1, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 46 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln1494_1, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i11 %tmp_2 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 48 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl6_cast, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 49 'sub' 'sub_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494 = add i13 %zext_ln14, %sub_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 50 'add' 'add_ln1494' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i13 %add_ln1494 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 51 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_V_addr_1 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 52 'getelementptr' 'conv_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln1494_2 = or i10 %mul_ln1494, 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 53 'or' 'or_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln1494_2, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 54 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln1494_2, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 55 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1494_6 = zext i11 %tmp_3 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 56 'zext' 'zext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_1 = sub i13 %p_shl4_cast, %zext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 57 'sub' 'sub_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i13 %zext_ln14, %sub_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 58 'add' 'add_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1494_7 = zext i13 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 59 'zext' 'zext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_V_addr_4 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 60 'getelementptr' 'conv_out_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 61 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 62 'load' 'conv_out_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 3 <SV = 2> <Delay = 10.2>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %shl_ln to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 63 'zext' 'zext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (4.35ns)   --->   "%mul_ln1494_1 = mul i14 156, %zext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 64 'mul' 'mul_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i14 %mul_ln1494_1 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 65 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1494_1 = trunc i14 %mul_ln1494_1 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'trunc' 'trunc_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.96ns)   --->   "%or_ln1494 = or i3 %trunc_ln1494_1, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'or' 'or_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %mul_ln1494_1, i32 3, i32 13)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 68 'partselect' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp, i3 %or_ln1494)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1494 = sext i14 %tmp_1 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 70 'sext' 'sext_ln1494' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 71 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.67ns)   --->   "%add_ln1494_4 = add i13 24, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 72 'add' 'add_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1494_2 = trunc i13 %add_ln1494_4 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 73 'trunc' 'trunc_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.96ns)   --->   "%or_ln1494_4 = or i3 %trunc_ln1494_2, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 74 'or' 'or_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln1494_4, i32 3, i32 12)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 75 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_6, i3 %or_ln1494_4)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 76 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1494_10 = zext i13 %tmp_7 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 77 'zext' 'zext_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%conv_out_V_addr_8 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 78 'getelementptr' 'conv_out_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 79 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%conv_out_V_load_1 = load i14* %conv_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 80 'load' 'conv_out_V_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%conv_out_V_load_4 = load i14* %conv_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 81 'load' 'conv_out_V_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1494_9 = trunc i14 %conv_out_V_load_4 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 82 'trunc' 'trunc_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.20ns)   --->   "%icmp_ln1494_4 = icmp sgt i14 %conv_out_V_load_4, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 83 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.69ns)   --->   "%select_ln29_4 = select i1 %icmp_ln1494_4, i13 %trunc_ln1494_9, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 84 'select' 'select_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%conv_out_V_load_8 = load i14* %conv_out_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 85 'load' 'conv_out_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 4 <SV = 3> <Delay = 9.07>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_7 = add i13 36, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 86 'add' 'add_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 87 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_8 = add i13 %zext_ln14, %add_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 87 'add' 'add_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1494_2 = sext i13 %add_ln1494_8 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 88 'sext' 'sext_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%conv_out_V_addr_12 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 89 'getelementptr' 'conv_out_V_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.67ns)   --->   "%add_ln1494_11 = add i13 48, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 90 'add' 'add_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1494_3 = trunc i13 %add_ln1494_11 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 91 'trunc' 'trunc_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.96ns)   --->   "%or_ln1494_5 = or i3 %trunc_ln1494_3, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 92 'or' 'or_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln1494_11, i32 3, i32 12)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 93 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_8, i3 %or_ln1494_5)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 94 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1494_11 = zext i13 %tmp_9 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 95 'zext' 'zext_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%conv_out_V_addr_16 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 96 'getelementptr' 'conv_out_V_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%conv_out_V_load = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 97 'load' 'conv_out_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1494_8 = trunc i14 %conv_out_V_load to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 98 'trunc' 'trunc_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %conv_out_V_load, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 99 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.69ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i13 %trunc_ln1494_8, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 100 'select' 'select_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i13 %select_ln29 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 101 'zext' 'zext_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (2.20ns)   --->   "%icmp_ln1494_1 = icmp sgt i14 %conv_out_V_load_1, %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 102 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.70ns)   --->   "%select_ln29_1 = select i1 %icmp_ln1494_1, i14 %conv_out_V_load_1, i14 %zext_ln29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 103 'select' 'select_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 104 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1494_17 = zext i5 %or_ln26 to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 105 'zext' 'zext_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.78ns)   --->   "%mul_ln1494_2 = mul i10 26, %zext_ln1494_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 106 'mul' 'mul_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/2] (3.25ns)   --->   "%conv_out_V_load_8 = load i14* %conv_out_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 107 'load' 'conv_out_V_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1494_10 = trunc i14 %conv_out_V_load_8 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 108 'trunc' 'trunc_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (2.20ns)   --->   "%icmp_ln1494_8 = icmp sgt i14 %conv_out_V_load_8, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 109 'icmp' 'icmp_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.69ns)   --->   "%select_ln29_8 = select i1 %icmp_ln1494_8, i13 %trunc_ln1494_10, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 110 'select' 'select_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [2/2] (3.25ns)   --->   "%conv_out_V_load_12 = load i14* %conv_out_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 111 'load' 'conv_out_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_4 : Operation 112 [2/2] (3.25ns)   --->   "%conv_out_V_load_16 = load i14* %conv_out_V_addr_16, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 112 'load' 'conv_out_V_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 7.06>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_14 = add i13 60, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 113 'add' 'add_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 114 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_15 = add i13 %zext_ln14, %add_ln1494_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 114 'add' 'add_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1494_5 = sext i13 %add_ln1494_15 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 115 'sext' 'sext_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%conv_out_V_addr_20 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 116 'getelementptr' 'conv_out_V_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.67ns)   --->   "%add_ln1494_18 = add i13 72, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 117 'add' 'add_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln1494_4 = trunc i13 %add_ln1494_18 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 118 'trunc' 'trunc_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.96ns)   --->   "%or_ln1494_6 = or i3 %trunc_ln1494_4, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 119 'or' 'or_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln1494_18, i32 3, i32 12)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 120 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_10, i3 %or_ln1494_6)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 121 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1494_12 = zext i13 %tmp_11 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 122 'zext' 'zext_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%conv_out_V_addr_24 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 123 'getelementptr' 'conv_out_V_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1494_16 = zext i5 %or_ln26 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 124 'zext' 'zext_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (4.35ns)   --->   "%mul_ln1494_3 = mul i13 156, %zext_ln1494_16" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 125 'mul' 'mul_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/2] (3.25ns)   --->   "%conv_out_V_load_12 = load i14* %conv_out_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 126 'load' 'conv_out_V_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln1494_11 = trunc i14 %conv_out_V_load_12 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 127 'trunc' 'trunc_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.20ns)   --->   "%icmp_ln1494_12 = icmp sgt i14 %conv_out_V_load_12, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 128 'icmp' 'icmp_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.69ns)   --->   "%select_ln29_12 = select i1 %icmp_ln1494_12, i13 %trunc_ln1494_11, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 129 'select' 'select_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (3.25ns)   --->   "%conv_out_V_load_16 = load i14* %conv_out_V_addr_16, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 130 'load' 'conv_out_V_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1494_12 = trunc i14 %conv_out_V_load_16 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 131 'trunc' 'trunc_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (2.20ns)   --->   "%icmp_ln1494_16 = icmp sgt i14 %conv_out_V_load_16, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 132 'icmp' 'icmp_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln29_16 = select i1 %icmp_ln1494_16, i13 %trunc_ln1494_12, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 133 'select' 'select_ln29_16' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%conv_out_V_load_20 = load i14* %conv_out_V_addr_20, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 134 'load' 'conv_out_V_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_5 : Operation 135 [2/2] (3.25ns)   --->   "%conv_out_V_load_24 = load i14* %conv_out_V_addr_24, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 135 'load' 'conv_out_V_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 7.06>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %select_ln29_52 to i11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 136 'zext' 'zext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (4.17ns)   --->   "%mul_ln203 = mul i11 78, %zext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 137 'mul' 'mul_ln203' <Predicate = (!icmp_ln10)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_21 = add i13 84, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 138 'add' 'add_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_22 = add i13 %zext_ln14, %add_ln1494_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 139 'add' 'add_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1494_8 = sext i13 %add_ln1494_22 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 140 'sext' 'sext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%conv_out_V_addr_28 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 141 'getelementptr' 'conv_out_V_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (1.67ns)   --->   "%add_ln1494_25 = add i13 96, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 142 'add' 'add_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1494_5 = trunc i13 %add_ln1494_25 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 143 'trunc' 'trunc_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.96ns)   --->   "%or_ln1494_7 = or i3 %trunc_ln1494_5, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 144 'or' 'or_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln1494_25, i32 3, i32 12)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 145 'partselect' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_13 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_12, i3 %or_ln1494_7)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 146 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1494_13 = zext i13 %tmp_13 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 147 'zext' 'zext_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%conv_out_V_addr_32 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 148 'getelementptr' 'conv_out_V_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%conv_out_V_load_20 = load i14* %conv_out_V_addr_20, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 149 'load' 'conv_out_V_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln1494_13 = trunc i14 %conv_out_V_load_20 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 150 'trunc' 'trunc_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (2.20ns)   --->   "%icmp_ln1494_20 = icmp sgt i14 %conv_out_V_load_20, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 151 'icmp' 'icmp_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.69ns)   --->   "%select_ln29_20 = select i1 %icmp_ln1494_20, i13 %trunc_ln1494_13, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 152 'select' 'select_ln29_20' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/2] (3.25ns)   --->   "%conv_out_V_load_24 = load i14* %conv_out_V_addr_24, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 153 'load' 'conv_out_V_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln1494_14 = trunc i14 %conv_out_V_load_24 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 154 'trunc' 'trunc_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (2.20ns)   --->   "%icmp_ln1494_24 = icmp sgt i14 %conv_out_V_load_24, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 155 'icmp' 'icmp_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.69ns)   --->   "%select_ln29_24 = select i1 %icmp_ln1494_24, i13 %trunc_ln1494_14, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 156 'select' 'select_ln29_24' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [2/2] (3.25ns)   --->   "%conv_out_V_load_28 = load i14* %conv_out_V_addr_28, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 157 'load' 'conv_out_V_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%conv_out_V_load_32 = load i14* %conv_out_V_addr_32, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 158 'load' 'conv_out_V_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_28 = add i13 108, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 159 'add' 'add_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 160 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_29 = add i13 %zext_ln14, %add_ln1494_28" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 160 'add' 'add_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1494_11 = sext i13 %add_ln1494_29 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 161 'sext' 'sext_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%conv_out_V_addr_36 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 162 'getelementptr' 'conv_out_V_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (1.67ns)   --->   "%add_ln1494_32 = add i13 120, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 163 'add' 'add_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1494_6 = trunc i13 %add_ln1494_32 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 164 'trunc' 'trunc_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.96ns)   --->   "%or_ln1494_8 = or i3 %trunc_ln1494_6, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 165 'or' 'or_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_14 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln1494_32, i32 3, i32 12)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 166 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_14, i3 %or_ln1494_8)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 167 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1494_14 = zext i13 %tmp_15 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 168 'zext' 'zext_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%conv_out_V_addr_40 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 169 'getelementptr' 'conv_out_V_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 170 [1/2] (3.25ns)   --->   "%conv_out_V_load_28 = load i14* %conv_out_V_addr_28, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 170 'load' 'conv_out_V_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1494_15 = trunc i14 %conv_out_V_load_28 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 171 'trunc' 'trunc_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (2.20ns)   --->   "%icmp_ln1494_28 = icmp sgt i14 %conv_out_V_load_28, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 172 'icmp' 'icmp_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.69ns)   --->   "%select_ln29_28 = select i1 %icmp_ln1494_28, i13 %trunc_ln1494_15, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 173 'select' 'select_ln29_28' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 174 [1/2] (3.25ns)   --->   "%conv_out_V_load_32 = load i14* %conv_out_V_addr_32, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 174 'load' 'conv_out_V_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln1494_16 = trunc i14 %conv_out_V_load_32 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 175 'trunc' 'trunc_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (2.20ns)   --->   "%icmp_ln1494_32 = icmp sgt i14 %conv_out_V_load_32, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 176 'icmp' 'icmp_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (0.69ns)   --->   "%select_ln29_32 = select i1 %icmp_ln1494_32, i13 %trunc_ln1494_16, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 177 'select' 'select_ln29_32' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 178 [2/2] (3.25ns)   --->   "%conv_out_V_load_36 = load i14* %conv_out_V_addr_36, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 178 'load' 'conv_out_V_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_7 : Operation 179 [2/2] (3.25ns)   --->   "%conv_out_V_load_40 = load i14* %conv_out_V_addr_40, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 179 'load' 'conv_out_V_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 8 <SV = 7> <Delay = 7.06>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_35 = add i13 132, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 180 'add' 'add_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_36 = add i13 %zext_ln14, %add_ln1494_35" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 181 'add' 'add_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1494_14 = sext i13 %add_ln1494_36 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 182 'sext' 'sext_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%conv_out_V_addr_44 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 183 'getelementptr' 'conv_out_V_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.67ns)   --->   "%add_ln1494_39 = add i13 144, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 184 'add' 'add_ln1494_39' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln1494_7 = trunc i13 %add_ln1494_39 to i3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 185 'trunc' 'trunc_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (0.96ns)   --->   "%or_ln1494_9 = or i3 %trunc_ln1494_7, %select_ln29_53" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 186 'or' 'or_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_16 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln1494_39, i32 3, i32 12)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 187 'partselect' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_17 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_16, i3 %or_ln1494_9)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 188 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1494_15 = zext i13 %tmp_17 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 189 'zext' 'zext_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%conv_out_V_addr_48 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_15" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 190 'getelementptr' 'conv_out_V_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (3.25ns)   --->   "%conv_out_V_load_36 = load i14* %conv_out_V_addr_36, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 191 'load' 'conv_out_V_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1494_17 = trunc i14 %conv_out_V_load_36 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 192 'trunc' 'trunc_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (2.20ns)   --->   "%icmp_ln1494_36 = icmp sgt i14 %conv_out_V_load_36, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.69ns)   --->   "%select_ln29_36 = select i1 %icmp_ln1494_36, i13 %trunc_ln1494_17, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 194 'select' 'select_ln29_36' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/2] (3.25ns)   --->   "%conv_out_V_load_40 = load i14* %conv_out_V_addr_40, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 195 'load' 'conv_out_V_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln1494_18 = trunc i14 %conv_out_V_load_40 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 196 'trunc' 'trunc_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (2.20ns)   --->   "%icmp_ln1494_40 = icmp sgt i14 %conv_out_V_load_40, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 197 'icmp' 'icmp_ln1494_40' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.69ns)   --->   "%select_ln29_40 = select i1 %icmp_ln1494_40, i13 %trunc_ln1494_18, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 198 'select' 'select_ln29_40' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 199 [2/2] (3.25ns)   --->   "%conv_out_V_load_44 = load i14* %conv_out_V_addr_44, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 199 'load' 'conv_out_V_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_8 : Operation 200 [2/2] (3.25ns)   --->   "%conv_out_V_load_48 = load i14* %conv_out_V_addr_48, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 200 'load' 'conv_out_V_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 9 <SV = 8> <Delay = 7.06>
ST_9 : Operation 201 [1/1] (1.67ns)   --->   "%add_ln1494_42 = add i13 %zext_ln14, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 201 'add' 'add_ln1494_42' <Predicate = (!icmp_ln10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1494_17 = sext i13 %add_ln1494_42 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 202 'sext' 'sext_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%conv_out_V_addr_2 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 203 'getelementptr' 'conv_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln1494_10 = or i10 %mul_ln1494_2, 1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 204 'or' 'or_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln1494_10, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 205 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln1494_10, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 206 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1494_18 = zext i11 %tmp_18 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 207 'zext' 'zext_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_3 = sub i13 %p_shl_cast, %zext_ln1494_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 208 'sub' 'sub_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_43 = add i13 %zext_ln14, %sub_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 209 'add' 'add_ln1494_43' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1494_19 = zext i13 %add_ln1494_43 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 210 'zext' 'zext_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%conv_out_V_addr_3 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_19" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 211 'getelementptr' 'conv_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 212 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 213 [2/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 213 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 214 [1/2] (3.25ns)   --->   "%conv_out_V_load_44 = load i14* %conv_out_V_addr_44, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 214 'load' 'conv_out_V_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1494_19 = trunc i14 %conv_out_V_load_44 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 215 'trunc' 'trunc_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (2.20ns)   --->   "%icmp_ln1494_44 = icmp sgt i14 %conv_out_V_load_44, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 216 'icmp' 'icmp_ln1494_44' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.69ns)   --->   "%select_ln29_44 = select i1 %icmp_ln1494_44, i13 %trunc_ln1494_19, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 217 'select' 'select_ln29_44' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 218 [1/2] (3.25ns)   --->   "%conv_out_V_load_48 = load i14* %conv_out_V_addr_48, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 218 'load' 'conv_out_V_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln1494_20 = trunc i14 %conv_out_V_load_48 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 219 'trunc' 'trunc_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (2.20ns)   --->   "%icmp_ln1494_48 = icmp sgt i14 %conv_out_V_load_48, 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 220 'icmp' 'icmp_ln1494_48' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.69ns)   --->   "%select_ln29_48 = select i1 %icmp_ln1494_48, i13 %trunc_ln1494_20, i13 0" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 221 'select' 'select_ln29_48' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.3>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i3 %select_ln29_53 to i11" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 222 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 223 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %zext_ln14_1, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 223 'add' 'add_ln203' <Predicate = (!icmp_ln10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 224 'sext' 'sext_ln203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 225 'getelementptr' 'max_pool_out_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln1494_3 = or i10 %mul_ln1494, 3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 226 'or' 'or_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln1494_3, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 227 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln1494_3, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 228 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln1494_8 = zext i11 %tmp_5 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 229 'zext' 'zext_ln1494_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494_2 = sub i13 %p_shl2_cast, %zext_ln1494_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 230 'sub' 'sub_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 231 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_3 = add i13 %zext_ln14, %sub_ln1494_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 231 'add' 'add_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1494_9 = zext i13 %add_ln1494_3 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 232 'zext' 'zext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%conv_out_V_addr_5 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 233 'getelementptr' 'conv_out_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_44 = add i13 12, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 234 'add' 'add_ln1494_44' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 235 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_45 = add i13 %zext_ln14, %add_ln1494_44" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 235 'add' 'add_ln1494_45' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1494_18 = sext i13 %add_ln1494_45 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 236 'sext' 'sext_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%conv_out_V_addr_6 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 237 'getelementptr' 'conv_out_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 238 [1/2] (3.25ns)   --->   "%conv_out_V_load_2 = load i14* %conv_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 238 'load' 'conv_out_V_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_10 : Operation 239 [1/1] (2.20ns)   --->   "%icmp_ln1494_2 = icmp sgt i14 %conv_out_V_load_2, %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 239 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 240 [1/1] (0.70ns)   --->   "%select_ln29_2 = select i1 %icmp_ln1494_2, i14 %conv_out_V_load_2, i14 %select_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 240 'select' 'select_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 241 [1/2] (3.25ns)   --->   "%conv_out_V_load_3 = load i14* %conv_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 241 'load' 'conv_out_V_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_10 : Operation 242 [1/1] (2.20ns)   --->   "%icmp_ln1494_3 = icmp sgt i14 %conv_out_V_load_3, %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 242 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.70ns)   --->   "%select_ln29_3 = select i1 %icmp_ln1494_3, i14 %conv_out_V_load_3, i14 %select_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 243 'select' 'select_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 244 [1/1] (3.25ns)   --->   "store i14 %select_ln29_3, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 244 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_10 : Operation 245 [2/2] (3.25ns)   --->   "%conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 245 'load' 'conv_out_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_10 : Operation 246 [2/2] (3.25ns)   --->   "%conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 246 'load' 'conv_out_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 11 <SV = 10> <Delay = 9.07>
ST_11 : Operation 247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_5 = add i13 30, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 247 'add' 'add_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 248 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_6 = add i13 %zext_ln14, %add_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 248 'add' 'add_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1494_1 = sext i13 %add_ln1494_6 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 249 'sext' 'sext_ln1494_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%conv_out_V_addr_9 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 250 'getelementptr' 'conv_out_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_46 = add i13 18, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 251 'add' 'add_ln1494_46' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 252 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_47 = add i13 %zext_ln14, %add_ln1494_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 252 'add' 'add_ln1494_47' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1494_19 = sext i13 %add_ln1494_47 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 253 'sext' 'sext_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%conv_out_V_addr_7 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_19" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 254 'getelementptr' 'conv_out_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i13 %select_ln29_4 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 255 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 256 [1/2] (3.25ns)   --->   "%conv_out_V_load_5 = load i14* %conv_out_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 256 'load' 'conv_out_V_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_11 : Operation 257 [1/1] (2.20ns)   --->   "%icmp_ln1494_5 = icmp sgt i14 %conv_out_V_load_5, %zext_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 257 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.70ns)   --->   "%select_ln29_5 = select i1 %icmp_ln1494_5, i14 %conv_out_V_load_5, i14 %zext_ln29_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 258 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 259 [1/2] (3.25ns)   --->   "%conv_out_V_load_6 = load i14* %conv_out_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 259 'load' 'conv_out_V_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_11 : Operation 260 [1/1] (2.20ns)   --->   "%icmp_ln1494_6 = icmp sgt i14 %conv_out_V_load_6, %select_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 260 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [1/1] (0.70ns)   --->   "%select_ln29_6 = select i1 %icmp_ln1494_6, i14 %conv_out_V_load_6, i14 %select_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 261 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 262 [2/2] (3.25ns)   --->   "%conv_out_V_load_7 = load i14* %conv_out_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 262 'load' 'conv_out_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_11 : Operation 263 [2/2] (3.25ns)   --->   "%conv_out_V_load_9 = load i14* %conv_out_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 263 'load' 'conv_out_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 12 <SV = 11> <Delay = 9.41>
ST_12 : Operation 264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_3 = add i11 6, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 264 'add' 'add_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 265 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_4 = add i11 %zext_ln14_1, %add_ln203_3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 265 'add' 'add_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln203_1 = sext i11 %add_ln203_4 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 266 'sext' 'sext_ln203_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_1 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_1" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 267 'getelementptr' 'max_pool_out_V_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_48 = add i13 24, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 268 'add' 'add_ln1494_48' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 269 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_49 = add i13 %zext_ln14, %add_ln1494_48" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 269 'add' 'add_ln1494_49' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1494_20 = sext i13 %add_ln1494_49 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 270 'sext' 'sext_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%conv_out_V_addr_10 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_20" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 271 'getelementptr' 'conv_out_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_50 = add i13 30, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 272 'add' 'add_ln1494_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 273 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_51 = add i13 %zext_ln14, %add_ln1494_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 273 'add' 'add_ln1494_51' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1494_21 = sext i13 %add_ln1494_51 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 274 'sext' 'sext_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%conv_out_V_addr_11 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 275 'getelementptr' 'conv_out_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 276 [1/2] (3.25ns)   --->   "%conv_out_V_load_7 = load i14* %conv_out_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 276 'load' 'conv_out_V_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_12 : Operation 277 [1/1] (2.20ns)   --->   "%icmp_ln1494_7 = icmp sgt i14 %conv_out_V_load_7, %select_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 277 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 278 [1/1] (0.70ns)   --->   "%select_ln29_7 = select i1 %icmp_ln1494_7, i14 %conv_out_V_load_7, i14 %select_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 278 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 279 [1/1] (3.25ns)   --->   "store i14 %select_ln29_7, i14* %max_pool_out_V_addr_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 279 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i13 %select_ln29_8 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 280 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 281 [1/2] (3.25ns)   --->   "%conv_out_V_load_9 = load i14* %conv_out_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 281 'load' 'conv_out_V_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_12 : Operation 282 [1/1] (2.20ns)   --->   "%icmp_ln1494_9 = icmp sgt i14 %conv_out_V_load_9, %zext_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 282 'icmp' 'icmp_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 283 [1/1] (0.70ns)   --->   "%select_ln29_9 = select i1 %icmp_ln1494_9, i14 %conv_out_V_load_9, i14 %zext_ln29_2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 283 'select' 'select_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 284 [2/2] (3.25ns)   --->   "%conv_out_V_load_10 = load i14* %conv_out_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 284 'load' 'conv_out_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_12 : Operation 285 [2/2] (3.25ns)   --->   "%conv_out_V_load_11 = load i14* %conv_out_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 285 'load' 'conv_out_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 13 <SV = 12> <Delay = 12.3>
ST_13 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_5 = add i11 12, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 286 'add' 'add_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 287 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_6 = add i11 %zext_ln14_1, %add_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 287 'add' 'add_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln203_2 = sext i11 %add_ln203_6 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 288 'sext' 'sext_ln203_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 289 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_2 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 289 'getelementptr' 'max_pool_out_V_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_9 = add i13 42, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 290 'add' 'add_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 291 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_10 = add i13 %zext_ln14, %add_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 291 'add' 'add_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1494_3 = sext i13 %add_ln1494_10 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 292 'sext' 'sext_ln1494_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%conv_out_V_addr_13 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 293 'getelementptr' 'conv_out_V_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_52 = add i13 36, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 294 'add' 'add_ln1494_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 295 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_53 = add i13 %zext_ln14, %add_ln1494_52" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 295 'add' 'add_ln1494_53' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1494_22 = sext i13 %add_ln1494_53 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 296 'sext' 'sext_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%conv_out_V_addr_14 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 297 'getelementptr' 'conv_out_V_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 298 [1/2] (3.25ns)   --->   "%conv_out_V_load_10 = load i14* %conv_out_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 298 'load' 'conv_out_V_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_13 : Operation 299 [1/1] (2.20ns)   --->   "%icmp_ln1494_10 = icmp sgt i14 %conv_out_V_load_10, %select_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 299 'icmp' 'icmp_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 300 [1/1] (0.70ns)   --->   "%select_ln29_10 = select i1 %icmp_ln1494_10, i14 %conv_out_V_load_10, i14 %select_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 300 'select' 'select_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 301 [1/2] (3.25ns)   --->   "%conv_out_V_load_11 = load i14* %conv_out_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 301 'load' 'conv_out_V_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_13 : Operation 302 [1/1] (2.20ns)   --->   "%icmp_ln1494_11 = icmp sgt i14 %conv_out_V_load_11, %select_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 302 'icmp' 'icmp_ln1494_11' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 303 [1/1] (0.70ns)   --->   "%select_ln29_11 = select i1 %icmp_ln1494_11, i14 %conv_out_V_load_11, i14 %select_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 303 'select' 'select_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 304 [1/1] (3.25ns)   --->   "store i14 %select_ln29_11, i14* %max_pool_out_V_addr_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 304 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_13 : Operation 305 [2/2] (3.25ns)   --->   "%conv_out_V_load_13 = load i14* %conv_out_V_addr_13, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 305 'load' 'conv_out_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_13 : Operation 306 [2/2] (3.25ns)   --->   "%conv_out_V_load_14 = load i14* %conv_out_V_addr_14, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 306 'load' 'conv_out_V_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 14 <SV = 13> <Delay = 9.07>
ST_14 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_12 = add i13 54, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 307 'add' 'add_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 308 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_13 = add i13 %zext_ln14, %add_ln1494_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 308 'add' 'add_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln1494_4 = sext i13 %add_ln1494_13 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 309 'sext' 'sext_ln1494_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%conv_out_V_addr_17 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 310 'getelementptr' 'conv_out_V_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_54 = add i13 42, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 311 'add' 'add_ln1494_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 312 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_55 = add i13 %zext_ln14, %add_ln1494_54" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 312 'add' 'add_ln1494_55' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln1494_23 = sext i13 %add_ln1494_55 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 313 'sext' 'sext_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%conv_out_V_addr_15 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_23" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 314 'getelementptr' 'conv_out_V_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %select_ln29_12 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 315 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 316 [1/2] (3.25ns)   --->   "%conv_out_V_load_13 = load i14* %conv_out_V_addr_13, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 316 'load' 'conv_out_V_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_14 : Operation 317 [1/1] (2.20ns)   --->   "%icmp_ln1494_13 = icmp sgt i14 %conv_out_V_load_13, %zext_ln29_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 317 'icmp' 'icmp_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 318 [1/1] (0.70ns)   --->   "%select_ln29_13 = select i1 %icmp_ln1494_13, i14 %conv_out_V_load_13, i14 %zext_ln29_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 318 'select' 'select_ln29_13' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 319 [1/2] (3.25ns)   --->   "%conv_out_V_load_14 = load i14* %conv_out_V_addr_14, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 319 'load' 'conv_out_V_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_14 : Operation 320 [1/1] (2.20ns)   --->   "%icmp_ln1494_14 = icmp sgt i14 %conv_out_V_load_14, %select_ln29_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 320 'icmp' 'icmp_ln1494_14' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 321 [1/1] (0.70ns)   --->   "%select_ln29_14 = select i1 %icmp_ln1494_14, i14 %conv_out_V_load_14, i14 %select_ln29_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 321 'select' 'select_ln29_14' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 322 [2/2] (3.25ns)   --->   "%conv_out_V_load_15 = load i14* %conv_out_V_addr_15, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 322 'load' 'conv_out_V_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_14 : Operation 323 [2/2] (3.25ns)   --->   "%conv_out_V_load_17 = load i14* %conv_out_V_addr_17, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 323 'load' 'conv_out_V_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 15 <SV = 14> <Delay = 9.41>
ST_15 : Operation 324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_7 = add i11 18, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 324 'add' 'add_ln203_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 325 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_8 = add i11 %zext_ln14_1, %add_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 325 'add' 'add_ln203_8' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln203_3 = sext i11 %add_ln203_8 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 326 'sext' 'sext_ln203_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_3 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 327 'getelementptr' 'max_pool_out_V_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_56 = add i13 48, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 328 'add' 'add_ln1494_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 329 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_57 = add i13 %zext_ln14, %add_ln1494_56" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 329 'add' 'add_ln1494_57' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1494_24 = sext i13 %add_ln1494_57 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 330 'sext' 'sext_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (0.00ns)   --->   "%conv_out_V_addr_18 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_24" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 331 'getelementptr' 'conv_out_V_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_58 = add i13 54, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 332 'add' 'add_ln1494_58' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 333 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_59 = add i13 %zext_ln14, %add_ln1494_58" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 333 'add' 'add_ln1494_59' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1494_25 = sext i13 %add_ln1494_59 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 334 'sext' 'sext_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 335 [1/1] (0.00ns)   --->   "%conv_out_V_addr_19 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 335 'getelementptr' 'conv_out_V_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 336 [1/2] (3.25ns)   --->   "%conv_out_V_load_15 = load i14* %conv_out_V_addr_15, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 336 'load' 'conv_out_V_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_15 : Operation 337 [1/1] (2.20ns)   --->   "%icmp_ln1494_15 = icmp sgt i14 %conv_out_V_load_15, %select_ln29_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 337 'icmp' 'icmp_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 338 [1/1] (0.70ns)   --->   "%select_ln29_15 = select i1 %icmp_ln1494_15, i14 %conv_out_V_load_15, i14 %select_ln29_14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 338 'select' 'select_ln29_15' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 339 [1/1] (3.25ns)   --->   "store i14 %select_ln29_15, i14* %max_pool_out_V_addr_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 339 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_15 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %select_ln29_16 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 340 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 341 [1/2] (3.25ns)   --->   "%conv_out_V_load_17 = load i14* %conv_out_V_addr_17, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 341 'load' 'conv_out_V_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_15 : Operation 342 [1/1] (2.20ns)   --->   "%icmp_ln1494_17 = icmp sgt i14 %conv_out_V_load_17, %zext_ln29_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 342 'icmp' 'icmp_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [1/1] (0.70ns)   --->   "%select_ln29_17 = select i1 %icmp_ln1494_17, i14 %conv_out_V_load_17, i14 %zext_ln29_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 343 'select' 'select_ln29_17' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 344 [2/2] (3.25ns)   --->   "%conv_out_V_load_18 = load i14* %conv_out_V_addr_18, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 344 'load' 'conv_out_V_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_15 : Operation 345 [2/2] (3.25ns)   --->   "%conv_out_V_load_19 = load i14* %conv_out_V_addr_19, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 345 'load' 'conv_out_V_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 16 <SV = 15> <Delay = 12.3>
ST_16 : Operation 346 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_9 = add i11 24, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 346 'add' 'add_ln203_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 347 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_10 = add i11 %zext_ln14_1, %add_ln203_9" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 347 'add' 'add_ln203_10' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln203_4 = sext i11 %add_ln203_10 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 348 'sext' 'sext_ln203_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 349 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_4 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 349 'getelementptr' 'max_pool_out_V_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_16 = add i13 66, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 350 'add' 'add_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 351 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_17 = add i13 %zext_ln14, %add_ln1494_16" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 351 'add' 'add_ln1494_17' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1494_6 = sext i13 %add_ln1494_17 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 352 'sext' 'sext_ln1494_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 353 [1/1] (0.00ns)   --->   "%conv_out_V_addr_21 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 353 'getelementptr' 'conv_out_V_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_60 = add i13 60, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 354 'add' 'add_ln1494_60' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 355 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_61 = add i13 %zext_ln14, %add_ln1494_60" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 355 'add' 'add_ln1494_61' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1494_26 = sext i13 %add_ln1494_61 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 356 'sext' 'sext_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 357 [1/1] (0.00ns)   --->   "%conv_out_V_addr_22 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 357 'getelementptr' 'conv_out_V_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 358 [1/2] (3.25ns)   --->   "%conv_out_V_load_18 = load i14* %conv_out_V_addr_18, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 358 'load' 'conv_out_V_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_16 : Operation 359 [1/1] (2.20ns)   --->   "%icmp_ln1494_18 = icmp sgt i14 %conv_out_V_load_18, %select_ln29_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 359 'icmp' 'icmp_ln1494_18' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [1/1] (0.70ns)   --->   "%select_ln29_18 = select i1 %icmp_ln1494_18, i14 %conv_out_V_load_18, i14 %select_ln29_17" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 360 'select' 'select_ln29_18' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 361 [1/2] (3.25ns)   --->   "%conv_out_V_load_19 = load i14* %conv_out_V_addr_19, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 361 'load' 'conv_out_V_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_16 : Operation 362 [1/1] (2.20ns)   --->   "%icmp_ln1494_19 = icmp sgt i14 %conv_out_V_load_19, %select_ln29_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 362 'icmp' 'icmp_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [1/1] (0.70ns)   --->   "%select_ln29_19 = select i1 %icmp_ln1494_19, i14 %conv_out_V_load_19, i14 %select_ln29_18" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 363 'select' 'select_ln29_19' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 364 [1/1] (3.25ns)   --->   "store i14 %select_ln29_19, i14* %max_pool_out_V_addr_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 364 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_16 : Operation 365 [2/2] (3.25ns)   --->   "%conv_out_V_load_21 = load i14* %conv_out_V_addr_21, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 365 'load' 'conv_out_V_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_16 : Operation 366 [2/2] (3.25ns)   --->   "%conv_out_V_load_22 = load i14* %conv_out_V_addr_22, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 366 'load' 'conv_out_V_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 17 <SV = 16> <Delay = 9.07>
ST_17 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_19 = add i13 78, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 367 'add' 'add_ln1494_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 368 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_20 = add i13 %zext_ln14, %add_ln1494_19" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 368 'add' 'add_ln1494_20' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1494_7 = sext i13 %add_ln1494_20 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 369 'sext' 'sext_ln1494_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%conv_out_V_addr_25 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 370 'getelementptr' 'conv_out_V_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_62 = add i13 66, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 371 'add' 'add_ln1494_62' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 372 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_63 = add i13 %zext_ln14, %add_ln1494_62" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 372 'add' 'add_ln1494_63' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln1494_27 = sext i13 %add_ln1494_63 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 373 'sext' 'sext_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%conv_out_V_addr_23 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_27" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 374 'getelementptr' 'conv_out_V_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i13 %select_ln29_20 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 375 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 376 [1/2] (3.25ns)   --->   "%conv_out_V_load_21 = load i14* %conv_out_V_addr_21, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 376 'load' 'conv_out_V_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_17 : Operation 377 [1/1] (2.20ns)   --->   "%icmp_ln1494_21 = icmp sgt i14 %conv_out_V_load_21, %zext_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 377 'icmp' 'icmp_ln1494_21' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [1/1] (0.70ns)   --->   "%select_ln29_21 = select i1 %icmp_ln1494_21, i14 %conv_out_V_load_21, i14 %zext_ln29_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 378 'select' 'select_ln29_21' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 379 [1/2] (3.25ns)   --->   "%conv_out_V_load_22 = load i14* %conv_out_V_addr_22, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 379 'load' 'conv_out_V_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_17 : Operation 380 [1/1] (2.20ns)   --->   "%icmp_ln1494_22 = icmp sgt i14 %conv_out_V_load_22, %select_ln29_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 380 'icmp' 'icmp_ln1494_22' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 381 [1/1] (0.70ns)   --->   "%select_ln29_22 = select i1 %icmp_ln1494_22, i14 %conv_out_V_load_22, i14 %select_ln29_21" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 381 'select' 'select_ln29_22' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 382 [2/2] (3.25ns)   --->   "%conv_out_V_load_23 = load i14* %conv_out_V_addr_23, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 382 'load' 'conv_out_V_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_17 : Operation 383 [2/2] (3.25ns)   --->   "%conv_out_V_load_25 = load i14* %conv_out_V_addr_25, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 383 'load' 'conv_out_V_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 18 <SV = 17> <Delay = 9.41>
ST_18 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_11 = add i11 30, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 384 'add' 'add_ln203_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 385 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_12 = add i11 %zext_ln14_1, %add_ln203_11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 385 'add' 'add_ln203_12' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln203_5 = sext i11 %add_ln203_12 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 386 'sext' 'sext_ln203_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_5 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_5" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 387 'getelementptr' 'max_pool_out_V_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_64 = add i13 72, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 388 'add' 'add_ln1494_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 389 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_65 = add i13 %zext_ln14, %add_ln1494_64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 389 'add' 'add_ln1494_65' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1494_28 = sext i13 %add_ln1494_65 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 390 'sext' 'sext_ln1494_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 391 [1/1] (0.00ns)   --->   "%conv_out_V_addr_26 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_28" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 391 'getelementptr' 'conv_out_V_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 392 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_66 = add i13 78, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 392 'add' 'add_ln1494_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 393 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_67 = add i13 %zext_ln14, %add_ln1494_66" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 393 'add' 'add_ln1494_67' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1494_29 = sext i13 %add_ln1494_67 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 394 'sext' 'sext_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 395 [1/1] (0.00ns)   --->   "%conv_out_V_addr_27 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 395 'getelementptr' 'conv_out_V_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 396 [1/2] (3.25ns)   --->   "%conv_out_V_load_23 = load i14* %conv_out_V_addr_23, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 396 'load' 'conv_out_V_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_18 : Operation 397 [1/1] (2.20ns)   --->   "%icmp_ln1494_23 = icmp sgt i14 %conv_out_V_load_23, %select_ln29_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 397 'icmp' 'icmp_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 398 [1/1] (0.70ns)   --->   "%select_ln29_23 = select i1 %icmp_ln1494_23, i14 %conv_out_V_load_23, i14 %select_ln29_22" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 398 'select' 'select_ln29_23' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 399 [1/1] (3.25ns)   --->   "store i14 %select_ln29_23, i14* %max_pool_out_V_addr_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 399 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_18 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %select_ln29_24 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 400 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 401 [1/2] (3.25ns)   --->   "%conv_out_V_load_25 = load i14* %conv_out_V_addr_25, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 401 'load' 'conv_out_V_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_18 : Operation 402 [1/1] (2.20ns)   --->   "%icmp_ln1494_25 = icmp sgt i14 %conv_out_V_load_25, %zext_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 402 'icmp' 'icmp_ln1494_25' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 403 [1/1] (0.70ns)   --->   "%select_ln29_25 = select i1 %icmp_ln1494_25, i14 %conv_out_V_load_25, i14 %zext_ln29_6" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 403 'select' 'select_ln29_25' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 404 [2/2] (3.25ns)   --->   "%conv_out_V_load_26 = load i14* %conv_out_V_addr_26, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 404 'load' 'conv_out_V_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_18 : Operation 405 [2/2] (3.25ns)   --->   "%conv_out_V_load_27 = load i14* %conv_out_V_addr_27, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 405 'load' 'conv_out_V_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 19 <SV = 18> <Delay = 12.3>
ST_19 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_13 = add i11 36, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 406 'add' 'add_ln203_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 407 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_14 = add i11 %zext_ln14_1, %add_ln203_13" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 407 'add' 'add_ln203_14' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln203_6 = sext i11 %add_ln203_14 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 408 'sext' 'sext_ln203_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_6 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 409 'getelementptr' 'max_pool_out_V_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_23 = add i13 90, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 410 'add' 'add_ln1494_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 411 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_24 = add i13 %zext_ln14, %add_ln1494_23" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 411 'add' 'add_ln1494_24' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1494_9 = sext i13 %add_ln1494_24 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 412 'sext' 'sext_ln1494_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (0.00ns)   --->   "%conv_out_V_addr_29 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 413 'getelementptr' 'conv_out_V_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_68 = add i13 84, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 414 'add' 'add_ln1494_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 415 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_69 = add i13 %zext_ln14, %add_ln1494_68" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 415 'add' 'add_ln1494_69' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln1494_30 = sext i13 %add_ln1494_69 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 416 'sext' 'sext_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%conv_out_V_addr_30 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 417 'getelementptr' 'conv_out_V_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 418 [1/2] (3.25ns)   --->   "%conv_out_V_load_26 = load i14* %conv_out_V_addr_26, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 418 'load' 'conv_out_V_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_19 : Operation 419 [1/1] (2.20ns)   --->   "%icmp_ln1494_26 = icmp sgt i14 %conv_out_V_load_26, %select_ln29_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 419 'icmp' 'icmp_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 420 [1/1] (0.70ns)   --->   "%select_ln29_26 = select i1 %icmp_ln1494_26, i14 %conv_out_V_load_26, i14 %select_ln29_25" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 420 'select' 'select_ln29_26' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 421 [1/2] (3.25ns)   --->   "%conv_out_V_load_27 = load i14* %conv_out_V_addr_27, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 421 'load' 'conv_out_V_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_19 : Operation 422 [1/1] (2.20ns)   --->   "%icmp_ln1494_27 = icmp sgt i14 %conv_out_V_load_27, %select_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 422 'icmp' 'icmp_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [1/1] (0.70ns)   --->   "%select_ln29_27 = select i1 %icmp_ln1494_27, i14 %conv_out_V_load_27, i14 %select_ln29_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 423 'select' 'select_ln29_27' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 424 [1/1] (3.25ns)   --->   "store i14 %select_ln29_27, i14* %max_pool_out_V_addr_6, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 424 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_19 : Operation 425 [2/2] (3.25ns)   --->   "%conv_out_V_load_29 = load i14* %conv_out_V_addr_29, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 425 'load' 'conv_out_V_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_19 : Operation 426 [2/2] (3.25ns)   --->   "%conv_out_V_load_30 = load i14* %conv_out_V_addr_30, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 426 'load' 'conv_out_V_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 20 <SV = 19> <Delay = 9.07>
ST_20 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_26 = add i13 102, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 427 'add' 'add_ln1494_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 428 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_27 = add i13 %zext_ln14, %add_ln1494_26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 428 'add' 'add_ln1494_27' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1494_10 = sext i13 %add_ln1494_27 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 429 'sext' 'sext_ln1494_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%conv_out_V_addr_33 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 430 'getelementptr' 'conv_out_V_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_70 = add i13 90, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 431 'add' 'add_ln1494_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 432 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_71 = add i13 %zext_ln14, %add_ln1494_70" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 432 'add' 'add_ln1494_71' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1494_31 = sext i13 %add_ln1494_71 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 433 'sext' 'sext_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 434 [1/1] (0.00ns)   --->   "%conv_out_V_addr_31 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_31" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 434 'getelementptr' 'conv_out_V_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i13 %select_ln29_28 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 435 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 436 [1/2] (3.25ns)   --->   "%conv_out_V_load_29 = load i14* %conv_out_V_addr_29, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 436 'load' 'conv_out_V_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_20 : Operation 437 [1/1] (2.20ns)   --->   "%icmp_ln1494_29 = icmp sgt i14 %conv_out_V_load_29, %zext_ln29_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 437 'icmp' 'icmp_ln1494_29' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 438 [1/1] (0.70ns)   --->   "%select_ln29_29 = select i1 %icmp_ln1494_29, i14 %conv_out_V_load_29, i14 %zext_ln29_7" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 438 'select' 'select_ln29_29' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 439 [1/2] (3.25ns)   --->   "%conv_out_V_load_30 = load i14* %conv_out_V_addr_30, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 439 'load' 'conv_out_V_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_20 : Operation 440 [1/1] (2.20ns)   --->   "%icmp_ln1494_30 = icmp sgt i14 %conv_out_V_load_30, %select_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 440 'icmp' 'icmp_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 441 [1/1] (0.70ns)   --->   "%select_ln29_30 = select i1 %icmp_ln1494_30, i14 %conv_out_V_load_30, i14 %select_ln29_29" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 441 'select' 'select_ln29_30' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 442 [2/2] (3.25ns)   --->   "%conv_out_V_load_31 = load i14* %conv_out_V_addr_31, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 442 'load' 'conv_out_V_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_20 : Operation 443 [2/2] (3.25ns)   --->   "%conv_out_V_load_33 = load i14* %conv_out_V_addr_33, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 443 'load' 'conv_out_V_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 21 <SV = 20> <Delay = 9.41>
ST_21 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_15 = add i11 42, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 444 'add' 'add_ln203_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 445 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_16 = add i11 %zext_ln14_1, %add_ln203_15" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 445 'add' 'add_ln203_16' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%sext_ln203_7 = sext i11 %add_ln203_16 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 446 'sext' 'sext_ln203_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_7 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 447 'getelementptr' 'max_pool_out_V_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_72 = add i13 96, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 448 'add' 'add_ln1494_72' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 449 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_73 = add i13 %zext_ln14, %add_ln1494_72" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 449 'add' 'add_ln1494_73' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1494_32 = sext i13 %add_ln1494_73 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 450 'sext' 'sext_ln1494_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%conv_out_V_addr_34 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_32" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 451 'getelementptr' 'conv_out_V_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_74 = add i13 102, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 452 'add' 'add_ln1494_74' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 453 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_75 = add i13 %zext_ln14, %add_ln1494_74" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 453 'add' 'add_ln1494_75' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln1494_33 = sext i13 %add_ln1494_75 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 454 'sext' 'sext_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (0.00ns)   --->   "%conv_out_V_addr_35 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 455 'getelementptr' 'conv_out_V_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 456 [1/2] (3.25ns)   --->   "%conv_out_V_load_31 = load i14* %conv_out_V_addr_31, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 456 'load' 'conv_out_V_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_21 : Operation 457 [1/1] (2.20ns)   --->   "%icmp_ln1494_31 = icmp sgt i14 %conv_out_V_load_31, %select_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 457 'icmp' 'icmp_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 458 [1/1] (0.70ns)   --->   "%select_ln29_31 = select i1 %icmp_ln1494_31, i14 %conv_out_V_load_31, i14 %select_ln29_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 458 'select' 'select_ln29_31' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 459 [1/1] (3.25ns)   --->   "store i14 %select_ln29_31, i14* %max_pool_out_V_addr_7, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 459 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %select_ln29_32 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 460 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 461 [1/2] (3.25ns)   --->   "%conv_out_V_load_33 = load i14* %conv_out_V_addr_33, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 461 'load' 'conv_out_V_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_21 : Operation 462 [1/1] (2.20ns)   --->   "%icmp_ln1494_33 = icmp sgt i14 %conv_out_V_load_33, %zext_ln29_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 462 'icmp' 'icmp_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 463 [1/1] (0.70ns)   --->   "%select_ln29_33 = select i1 %icmp_ln1494_33, i14 %conv_out_V_load_33, i14 %zext_ln29_8" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 463 'select' 'select_ln29_33' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 464 [2/2] (3.25ns)   --->   "%conv_out_V_load_34 = load i14* %conv_out_V_addr_34, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 464 'load' 'conv_out_V_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_21 : Operation 465 [2/2] (3.25ns)   --->   "%conv_out_V_load_35 = load i14* %conv_out_V_addr_35, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 465 'load' 'conv_out_V_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 22 <SV = 21> <Delay = 12.3>
ST_22 : Operation 466 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_17 = add i11 48, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 466 'add' 'add_ln203_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 467 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_18 = add i11 %zext_ln14_1, %add_ln203_17" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 467 'add' 'add_ln203_18' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln203_8 = sext i11 %add_ln203_18 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 468 'sext' 'sext_ln203_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_8 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_8" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 469 'getelementptr' 'max_pool_out_V_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_30 = add i13 114, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 470 'add' 'add_ln1494_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 471 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_31 = add i13 %zext_ln14, %add_ln1494_30" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 471 'add' 'add_ln1494_31' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln1494_12 = sext i13 %add_ln1494_31 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 472 'sext' 'sext_ln1494_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%conv_out_V_addr_37 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 473 'getelementptr' 'conv_out_V_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_76 = add i13 108, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 474 'add' 'add_ln1494_76' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 475 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_77 = add i13 %zext_ln14, %add_ln1494_76" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 475 'add' 'add_ln1494_77' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1494_34 = sext i13 %add_ln1494_77 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 476 'sext' 'sext_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%conv_out_V_addr_38 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 477 'getelementptr' 'conv_out_V_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 478 [1/2] (3.25ns)   --->   "%conv_out_V_load_34 = load i14* %conv_out_V_addr_34, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 478 'load' 'conv_out_V_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_22 : Operation 479 [1/1] (2.20ns)   --->   "%icmp_ln1494_34 = icmp sgt i14 %conv_out_V_load_34, %select_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 479 'icmp' 'icmp_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 480 [1/1] (0.70ns)   --->   "%select_ln29_34 = select i1 %icmp_ln1494_34, i14 %conv_out_V_load_34, i14 %select_ln29_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 480 'select' 'select_ln29_34' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 481 [1/2] (3.25ns)   --->   "%conv_out_V_load_35 = load i14* %conv_out_V_addr_35, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 481 'load' 'conv_out_V_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_22 : Operation 482 [1/1] (2.20ns)   --->   "%icmp_ln1494_35 = icmp sgt i14 %conv_out_V_load_35, %select_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 482 'icmp' 'icmp_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 483 [1/1] (0.70ns)   --->   "%select_ln29_35 = select i1 %icmp_ln1494_35, i14 %conv_out_V_load_35, i14 %select_ln29_34" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 483 'select' 'select_ln29_35' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 484 [1/1] (3.25ns)   --->   "store i14 %select_ln29_35, i14* %max_pool_out_V_addr_8, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 484 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_22 : Operation 485 [2/2] (3.25ns)   --->   "%conv_out_V_load_37 = load i14* %conv_out_V_addr_37, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 485 'load' 'conv_out_V_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_22 : Operation 486 [2/2] (3.25ns)   --->   "%conv_out_V_load_38 = load i14* %conv_out_V_addr_38, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 486 'load' 'conv_out_V_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 23 <SV = 22> <Delay = 9.07>
ST_23 : Operation 487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_33 = add i13 126, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 487 'add' 'add_ln1494_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 488 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_34 = add i13 %zext_ln14, %add_ln1494_33" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 488 'add' 'add_ln1494_34' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1494_13 = sext i13 %add_ln1494_34 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 489 'sext' 'sext_ln1494_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "%conv_out_V_addr_41 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 490 'getelementptr' 'conv_out_V_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_78 = add i13 114, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 491 'add' 'add_ln1494_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 492 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_79 = add i13 %zext_ln14, %add_ln1494_78" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 492 'add' 'add_ln1494_79' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1494_35 = sext i13 %add_ln1494_79 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 493 'sext' 'sext_ln1494_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%conv_out_V_addr_39 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_35" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 494 'getelementptr' 'conv_out_V_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %select_ln29_36 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 495 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 496 [1/2] (3.25ns)   --->   "%conv_out_V_load_37 = load i14* %conv_out_V_addr_37, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 496 'load' 'conv_out_V_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_23 : Operation 497 [1/1] (2.20ns)   --->   "%icmp_ln1494_37 = icmp sgt i14 %conv_out_V_load_37, %zext_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 497 'icmp' 'icmp_ln1494_37' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 498 [1/1] (0.70ns)   --->   "%select_ln29_37 = select i1 %icmp_ln1494_37, i14 %conv_out_V_load_37, i14 %zext_ln29_9" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 498 'select' 'select_ln29_37' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 499 [1/2] (3.25ns)   --->   "%conv_out_V_load_38 = load i14* %conv_out_V_addr_38, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 499 'load' 'conv_out_V_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_23 : Operation 500 [1/1] (2.20ns)   --->   "%icmp_ln1494_38 = icmp sgt i14 %conv_out_V_load_38, %select_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 500 'icmp' 'icmp_ln1494_38' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (0.70ns)   --->   "%select_ln29_38 = select i1 %icmp_ln1494_38, i14 %conv_out_V_load_38, i14 %select_ln29_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 501 'select' 'select_ln29_38' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 502 [2/2] (3.25ns)   --->   "%conv_out_V_load_39 = load i14* %conv_out_V_addr_39, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 502 'load' 'conv_out_V_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_23 : Operation 503 [2/2] (3.25ns)   --->   "%conv_out_V_load_41 = load i14* %conv_out_V_addr_41, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 503 'load' 'conv_out_V_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 24 <SV = 23> <Delay = 9.41>
ST_24 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_19 = add i11 54, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 504 'add' 'add_ln203_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 505 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_20 = add i11 %zext_ln14_1, %add_ln203_19" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 505 'add' 'add_ln203_20' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln203_9 = sext i11 %add_ln203_20 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 506 'sext' 'sext_ln203_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 507 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_9 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_9" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 507 'getelementptr' 'max_pool_out_V_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 508 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_80 = add i13 120, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 508 'add' 'add_ln1494_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 509 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_81 = add i13 %zext_ln14, %add_ln1494_80" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 509 'add' 'add_ln1494_81' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1494_36 = sext i13 %add_ln1494_81 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 510 'sext' 'sext_ln1494_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%conv_out_V_addr_42 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_36" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 511 'getelementptr' 'conv_out_V_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_82 = add i13 126, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 512 'add' 'add_ln1494_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 513 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_83 = add i13 %zext_ln14, %add_ln1494_82" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 513 'add' 'add_ln1494_83' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1494_37 = sext i13 %add_ln1494_83 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 514 'sext' 'sext_ln1494_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 515 [1/1] (0.00ns)   --->   "%conv_out_V_addr_43 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 515 'getelementptr' 'conv_out_V_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 516 [1/2] (3.25ns)   --->   "%conv_out_V_load_39 = load i14* %conv_out_V_addr_39, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 516 'load' 'conv_out_V_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_24 : Operation 517 [1/1] (2.20ns)   --->   "%icmp_ln1494_39 = icmp sgt i14 %conv_out_V_load_39, %select_ln29_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 517 'icmp' 'icmp_ln1494_39' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 518 [1/1] (0.70ns)   --->   "%select_ln29_39 = select i1 %icmp_ln1494_39, i14 %conv_out_V_load_39, i14 %select_ln29_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 518 'select' 'select_ln29_39' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 519 [1/1] (3.25ns)   --->   "store i14 %select_ln29_39, i14* %max_pool_out_V_addr_9, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 519 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i13 %select_ln29_40 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 520 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 521 [1/2] (3.25ns)   --->   "%conv_out_V_load_41 = load i14* %conv_out_V_addr_41, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 521 'load' 'conv_out_V_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_24 : Operation 522 [1/1] (2.20ns)   --->   "%icmp_ln1494_41 = icmp sgt i14 %conv_out_V_load_41, %zext_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 522 'icmp' 'icmp_ln1494_41' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 523 [1/1] (0.70ns)   --->   "%select_ln29_41 = select i1 %icmp_ln1494_41, i14 %conv_out_V_load_41, i14 %zext_ln29_10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 523 'select' 'select_ln29_41' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 524 [2/2] (3.25ns)   --->   "%conv_out_V_load_42 = load i14* %conv_out_V_addr_42, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 524 'load' 'conv_out_V_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_24 : Operation 525 [2/2] (3.25ns)   --->   "%conv_out_V_load_43 = load i14* %conv_out_V_addr_43, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 525 'load' 'conv_out_V_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 25 <SV = 24> <Delay = 12.3>
ST_25 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_21 = add i11 60, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 526 'add' 'add_ln203_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 527 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_22 = add i11 %zext_ln14_1, %add_ln203_21" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 527 'add' 'add_ln203_22' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln203_10 = sext i11 %add_ln203_22 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 528 'sext' 'sext_ln203_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 529 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_10 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_10" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 529 'getelementptr' 'max_pool_out_V_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_37 = add i13 138, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 530 'add' 'add_ln1494_37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 531 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_38 = add i13 %zext_ln14, %add_ln1494_37" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 531 'add' 'add_ln1494_38' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1494_15 = sext i13 %add_ln1494_38 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 532 'sext' 'sext_ln1494_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 533 [1/1] (0.00ns)   --->   "%conv_out_V_addr_45 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_15" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 533 'getelementptr' 'conv_out_V_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_84 = add i13 132, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 534 'add' 'add_ln1494_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 535 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_85 = add i13 %zext_ln14, %add_ln1494_84" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 535 'add' 'add_ln1494_85' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1494_38 = sext i13 %add_ln1494_85 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 536 'sext' 'sext_ln1494_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 537 [1/1] (0.00ns)   --->   "%conv_out_V_addr_46 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_38" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 537 'getelementptr' 'conv_out_V_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 538 [1/2] (3.25ns)   --->   "%conv_out_V_load_42 = load i14* %conv_out_V_addr_42, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 538 'load' 'conv_out_V_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_25 : Operation 539 [1/1] (2.20ns)   --->   "%icmp_ln1494_42 = icmp sgt i14 %conv_out_V_load_42, %select_ln29_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 539 'icmp' 'icmp_ln1494_42' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 540 [1/1] (0.70ns)   --->   "%select_ln29_42 = select i1 %icmp_ln1494_42, i14 %conv_out_V_load_42, i14 %select_ln29_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 540 'select' 'select_ln29_42' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 541 [1/2] (3.25ns)   --->   "%conv_out_V_load_43 = load i14* %conv_out_V_addr_43, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 541 'load' 'conv_out_V_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_25 : Operation 542 [1/1] (2.20ns)   --->   "%icmp_ln1494_43 = icmp sgt i14 %conv_out_V_load_43, %select_ln29_42" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 542 'icmp' 'icmp_ln1494_43' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 543 [1/1] (0.70ns)   --->   "%select_ln29_43 = select i1 %icmp_ln1494_43, i14 %conv_out_V_load_43, i14 %select_ln29_42" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 543 'select' 'select_ln29_43' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 544 [1/1] (3.25ns)   --->   "store i14 %select_ln29_43, i14* %max_pool_out_V_addr_10, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 544 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_25 : Operation 545 [2/2] (3.25ns)   --->   "%conv_out_V_load_45 = load i14* %conv_out_V_addr_45, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 545 'load' 'conv_out_V_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_25 : Operation 546 [2/2] (3.25ns)   --->   "%conv_out_V_load_46 = load i14* %conv_out_V_addr_46, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 546 'load' 'conv_out_V_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 26 <SV = 25> <Delay = 9.07>
ST_26 : Operation 547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_40 = add i13 150, %trunc_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 547 'add' 'add_ln1494_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 548 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_41 = add i13 %zext_ln14, %add_ln1494_40" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 548 'add' 'add_ln1494_41' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln1494_16 = sext i13 %add_ln1494_41 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 549 'sext' 'sext_ln1494_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 550 [1/1] (0.00ns)   --->   "%conv_out_V_addr_49 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_16" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 550 'getelementptr' 'conv_out_V_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_86 = add i13 138, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 551 'add' 'add_ln1494_86' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 552 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_87 = add i13 %zext_ln14, %add_ln1494_86" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 552 'add' 'add_ln1494_87' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1494_39 = sext i13 %add_ln1494_87 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 553 'sext' 'sext_ln1494_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 554 [1/1] (0.00ns)   --->   "%conv_out_V_addr_47 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_39" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 554 'getelementptr' 'conv_out_V_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %select_ln29_44 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 555 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 556 [1/2] (3.25ns)   --->   "%conv_out_V_load_45 = load i14* %conv_out_V_addr_45, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 556 'load' 'conv_out_V_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_26 : Operation 557 [1/1] (2.20ns)   --->   "%icmp_ln1494_45 = icmp sgt i14 %conv_out_V_load_45, %zext_ln29_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 557 'icmp' 'icmp_ln1494_45' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 558 [1/1] (0.70ns)   --->   "%select_ln29_45 = select i1 %icmp_ln1494_45, i14 %conv_out_V_load_45, i14 %zext_ln29_11" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 558 'select' 'select_ln29_45' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 559 [1/2] (3.25ns)   --->   "%conv_out_V_load_46 = load i14* %conv_out_V_addr_46, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 559 'load' 'conv_out_V_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_26 : Operation 560 [1/1] (2.20ns)   --->   "%icmp_ln1494_46 = icmp sgt i14 %conv_out_V_load_46, %select_ln29_45" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 560 'icmp' 'icmp_ln1494_46' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 561 [1/1] (0.70ns)   --->   "%select_ln29_46 = select i1 %icmp_ln1494_46, i14 %conv_out_V_load_46, i14 %select_ln29_45" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 561 'select' 'select_ln29_46' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 562 [2/2] (3.25ns)   --->   "%conv_out_V_load_47 = load i14* %conv_out_V_addr_47, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 562 'load' 'conv_out_V_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_26 : Operation 563 [2/2] (3.25ns)   --->   "%conv_out_V_load_49 = load i14* %conv_out_V_addr_49, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 563 'load' 'conv_out_V_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>

State 27 <SV = 26> <Delay = 9.41>
ST_27 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_23 = add i11 66, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 564 'add' 'add_ln203_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 565 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_24 = add i11 %zext_ln14_1, %add_ln203_23" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 565 'add' 'add_ln203_24' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln203_11 = sext i11 %add_ln203_24 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 566 'sext' 'sext_ln203_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_11 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_11" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 567 'getelementptr' 'max_pool_out_V_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln203_25 = add i11 72, %mul_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 568 'add' 'add_ln203_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 569 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_26 = add i11 %zext_ln14_1, %add_ln203_25" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 569 'add' 'add_ln203_26' <Predicate = (!icmp_ln10)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_88 = add i13 144, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 570 'add' 'add_ln1494_88' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 571 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_89 = add i13 %zext_ln14, %add_ln1494_88" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 571 'add' 'add_ln1494_89' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1494_40 = sext i13 %add_ln1494_89 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 572 'sext' 'sext_ln1494_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 573 [1/1] (0.00ns)   --->   "%conv_out_V_addr_50 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_40" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 573 'getelementptr' 'conv_out_V_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1494_90 = add i13 150, %mul_ln1494_3" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 574 'add' 'add_ln1494_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 575 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_91 = add i13 %zext_ln14, %add_ln1494_90" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 575 'add' 'add_ln1494_91' <Predicate = (!icmp_ln10)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1494_41 = sext i13 %add_ln1494_91 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 576 'sext' 'sext_ln1494_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%conv_out_V_addr_51 = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %sext_ln1494_41" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 577 'getelementptr' 'conv_out_V_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 578 [1/2] (3.25ns)   --->   "%conv_out_V_load_47 = load i14* %conv_out_V_addr_47, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 578 'load' 'conv_out_V_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_27 : Operation 579 [1/1] (2.20ns)   --->   "%icmp_ln1494_47 = icmp sgt i14 %conv_out_V_load_47, %select_ln29_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 579 'icmp' 'icmp_ln1494_47' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 580 [1/1] (0.70ns)   --->   "%select_ln29_47 = select i1 %icmp_ln1494_47, i14 %conv_out_V_load_47, i14 %select_ln29_46" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 580 'select' 'select_ln29_47' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 581 [1/1] (3.25ns)   --->   "store i14 %select_ln29_47, i14* %max_pool_out_V_addr_11, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 581 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_27 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %select_ln29_48 to i14" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 582 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 583 [1/2] (3.25ns)   --->   "%conv_out_V_load_49 = load i14* %conv_out_V_addr_49, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 583 'load' 'conv_out_V_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_27 : Operation 584 [1/1] (2.20ns)   --->   "%icmp_ln1494_49 = icmp sgt i14 %conv_out_V_load_49, %zext_ln29_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 584 'icmp' 'icmp_ln1494_49' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 585 [1/1] (0.70ns)   --->   "%select_ln29_49 = select i1 %icmp_ln1494_49, i14 %conv_out_V_load_49, i14 %zext_ln29_12" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 585 'select' 'select_ln29_49' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 586 [2/2] (3.25ns)   --->   "%conv_out_V_load_50 = load i14* %conv_out_V_addr_50, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 586 'load' 'conv_out_V_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_27 : Operation 587 [2/2] (3.25ns)   --->   "%conv_out_V_load_51 = load i14* %conv_out_V_addr_51, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 587 'load' 'conv_out_V_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_27 : Operation 588 [1/1] (1.73ns)   --->   "%r = add i4 1, %select_ln29_52" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 588 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.3>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 589 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 78, i64 78, i64 78)"   --->   Operation 590 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 591 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 592 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:15]   --->   Operation 593 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln203_12 = sext i11 %add_ln203_26 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 594 'sext' 'sext_ln203_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr_12 = getelementptr [1014 x i14]* %max_pool_out_V, i64 0, i64 %sext_ln203_12" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 595 'getelementptr' 'max_pool_out_V_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 596 [1/2] (3.25ns)   --->   "%conv_out_V_load_50 = load i14* %conv_out_V_addr_50, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 596 'load' 'conv_out_V_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_28 : Operation 597 [1/1] (2.20ns)   --->   "%icmp_ln1494_50 = icmp sgt i14 %conv_out_V_load_50, %select_ln29_49" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 597 'icmp' 'icmp_ln1494_50' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [1/1] (0.70ns)   --->   "%select_ln29_50 = select i1 %icmp_ln1494_50, i14 %conv_out_V_load_50, i14 %select_ln29_49" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 598 'select' 'select_ln29_50' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 599 [1/2] (3.25ns)   --->   "%conv_out_V_load_51 = load i14* %conv_out_V_addr_51, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 599 'load' 'conv_out_V_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_28 : Operation 600 [1/1] (2.20ns)   --->   "%icmp_ln1494_51 = icmp sgt i14 %conv_out_V_load_51, %select_ln29_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 600 'icmp' 'icmp_ln1494_51' <Predicate = (!icmp_ln10)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 601 [1/1] (0.70ns)   --->   "%select_ln29_51 = select i1 %icmp_ln1494_51, i14 %conv_out_V_load_51, i14 %select_ln29_50" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 601 'select' 'select_ln29_51' <Predicate = (!icmp_ln10)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 602 [1/1] (3.25ns)   --->   "store i14 %select_ln29_51, i14* %max_pool_out_V_addr_12, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 602 'store' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 1014> <RAM>
ST_28 : Operation 603 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 603 'specregionend' 'empty_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 604 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 605 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 605 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', cnn_ap_lp/max_pool_1.cpp:10) with incoming values : ('add_ln10', cnn_ap_lp/max_pool_1.cpp:10) [5]  (1.77 ns)

 <State 2>: 13.2ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', cnn_ap_lp/max_pool_1.cpp:13) [7]  (0 ns)
	'icmp' operation ('icmp_ln13', cnn_ap_lp/max_pool_1.cpp:13) [15]  (1.3 ns)
	'select' operation ('select_ln29_52', cnn_ap_lp/max_pool_1.cpp:29) [16]  (1.02 ns)
	'mul' operation ('mul_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [79]  (3.78 ns)
	'or' operation ('or_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [88]  (0 ns)
	'sub' operation ('sub_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [92]  (0 ns)
	'add' operation ('add_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [93]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr_1', cnn_ap_lp/max_pool_1.cpp:29) [95]  (0 ns)
	'load' operation ('conv_out_V_load_1', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [223]  (3.25 ns)

 <State 3>: 10.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [80]  (4.35 ns)
	'add' operation ('add_ln1494_4', cnn_ap_lp/max_pool_1.cpp:29) [112]  (1.68 ns)
	'or' operation ('or_ln1494_4', cnn_ap_lp/max_pool_1.cpp:29) [114]  (0.965 ns)
	'getelementptr' operation ('conv_out_V_addr_8', cnn_ap_lp/max_pool_1.cpp:29) [118]  (0 ns)
	'load' operation ('conv_out_V_load_8', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [360]  (3.25 ns)

 <State 4>: 9.07ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [218]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [220]  (2.21 ns)
	'select' operation ('select_ln29', cnn_ap_lp/max_pool_1.cpp:29) [221]  (0.7 ns)
	'icmp' operation ('icmp_ln1494_1', cnn_ap_lp/max_pool_1.cpp:29) [224]  (2.21 ns)
	'select' operation ('select_ln29_1', cnn_ap_lp/max_pool_1.cpp:29) [225]  (0.702 ns)

 <State 5>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln1494_14', cnn_ap_lp/max_pool_1.cpp:29) [142]  (0 ns)
	'add' operation ('add_ln1494_15', cnn_ap_lp/max_pool_1.cpp:29) [143]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr_20', cnn_ap_lp/max_pool_1.cpp:29) [145]  (0 ns)
	'load' operation ('conv_out_V_load_20', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [405]  (3.25 ns)

 <State 6>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln1494_21', cnn_ap_lp/max_pool_1.cpp:29) [161]  (0 ns)
	'add' operation ('add_ln1494_22', cnn_ap_lp/max_pool_1.cpp:29) [162]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr_28', cnn_ap_lp/max_pool_1.cpp:29) [164]  (0 ns)
	'load' operation ('conv_out_V_load_28', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [435]  (3.25 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln1494_28', cnn_ap_lp/max_pool_1.cpp:29) [180]  (0 ns)
	'add' operation ('add_ln1494_29', cnn_ap_lp/max_pool_1.cpp:29) [181]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr_36', cnn_ap_lp/max_pool_1.cpp:29) [183]  (0 ns)
	'load' operation ('conv_out_V_load_36', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [465]  (3.25 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln1494_35', cnn_ap_lp/max_pool_1.cpp:29) [199]  (0 ns)
	'add' operation ('add_ln1494_36', cnn_ap_lp/max_pool_1.cpp:29) [200]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr_44', cnn_ap_lp/max_pool_1.cpp:29) [202]  (0 ns)
	'load' operation ('conv_out_V_load_44', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [495]  (3.25 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'or' operation ('or_ln1494_10', cnn_ap_lp/max_pool_1.cpp:29) [234]  (0 ns)
	'sub' operation ('sub_ln1494_3', cnn_ap_lp/max_pool_1.cpp:29) [238]  (0 ns)
	'add' operation ('add_ln1494_43', cnn_ap_lp/max_pool_1.cpp:29) [239]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr_3', cnn_ap_lp/max_pool_1.cpp:29) [241]  (0 ns)
	'load' operation ('conv_out_V_load_3', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [341]  (3.25 ns)

 <State 10>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_2', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [338]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_2', cnn_ap_lp/max_pool_1.cpp:29) [339]  (2.21 ns)
	'select' operation ('select_ln29_2', cnn_ap_lp/max_pool_1.cpp:29) [340]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_3', cnn_ap_lp/max_pool_1.cpp:29) [342]  (2.21 ns)
	'select' operation ('select_ln29_3', cnn_ap_lp/max_pool_1.cpp:29) [343]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_3', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [344]  (3.25 ns)

 <State 11>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_5', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [350]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_5', cnn_ap_lp/max_pool_1.cpp:29) [351]  (2.21 ns)
	'select' operation ('select_ln29_5', cnn_ap_lp/max_pool_1.cpp:29) [352]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_6', cnn_ap_lp/max_pool_1.cpp:29) [354]  (2.21 ns)
	'select' operation ('select_ln29_6', cnn_ap_lp/max_pool_1.cpp:29) [355]  (0.702 ns)

 <State 12>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_7', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [356]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_7', cnn_ap_lp/max_pool_1.cpp:29) [357]  (2.21 ns)
	'select' operation ('select_ln29_7', cnn_ap_lp/max_pool_1.cpp:29) [358]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_7', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [359]  (3.25 ns)

 <State 13>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_10', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [368]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_10', cnn_ap_lp/max_pool_1.cpp:29) [369]  (2.21 ns)
	'select' operation ('select_ln29_10', cnn_ap_lp/max_pool_1.cpp:29) [370]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_11', cnn_ap_lp/max_pool_1.cpp:29) [372]  (2.21 ns)
	'select' operation ('select_ln29_11', cnn_ap_lp/max_pool_1.cpp:29) [373]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_11', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [374]  (3.25 ns)

 <State 14>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_13', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [380]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_13', cnn_ap_lp/max_pool_1.cpp:29) [381]  (2.21 ns)
	'select' operation ('select_ln29_13', cnn_ap_lp/max_pool_1.cpp:29) [382]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_14', cnn_ap_lp/max_pool_1.cpp:29) [384]  (2.21 ns)
	'select' operation ('select_ln29_14', cnn_ap_lp/max_pool_1.cpp:29) [385]  (0.702 ns)

 <State 15>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_15', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [386]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_15', cnn_ap_lp/max_pool_1.cpp:29) [387]  (2.21 ns)
	'select' operation ('select_ln29_15', cnn_ap_lp/max_pool_1.cpp:29) [388]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_15', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [389]  (3.25 ns)

 <State 16>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_18', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [398]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_18', cnn_ap_lp/max_pool_1.cpp:29) [399]  (2.21 ns)
	'select' operation ('select_ln29_18', cnn_ap_lp/max_pool_1.cpp:29) [400]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_19', cnn_ap_lp/max_pool_1.cpp:29) [402]  (2.21 ns)
	'select' operation ('select_ln29_19', cnn_ap_lp/max_pool_1.cpp:29) [403]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_19', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [404]  (3.25 ns)

 <State 17>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_21', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [410]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_21', cnn_ap_lp/max_pool_1.cpp:29) [411]  (2.21 ns)
	'select' operation ('select_ln29_21', cnn_ap_lp/max_pool_1.cpp:29) [412]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_22', cnn_ap_lp/max_pool_1.cpp:29) [414]  (2.21 ns)
	'select' operation ('select_ln29_22', cnn_ap_lp/max_pool_1.cpp:29) [415]  (0.702 ns)

 <State 18>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_23', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [416]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_23', cnn_ap_lp/max_pool_1.cpp:29) [417]  (2.21 ns)
	'select' operation ('select_ln29_23', cnn_ap_lp/max_pool_1.cpp:29) [418]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_23', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [419]  (3.25 ns)

 <State 19>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_26', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [428]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_26', cnn_ap_lp/max_pool_1.cpp:29) [429]  (2.21 ns)
	'select' operation ('select_ln29_26', cnn_ap_lp/max_pool_1.cpp:29) [430]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_27', cnn_ap_lp/max_pool_1.cpp:29) [432]  (2.21 ns)
	'select' operation ('select_ln29_27', cnn_ap_lp/max_pool_1.cpp:29) [433]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_27', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [434]  (3.25 ns)

 <State 20>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_29', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [440]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_29', cnn_ap_lp/max_pool_1.cpp:29) [441]  (2.21 ns)
	'select' operation ('select_ln29_29', cnn_ap_lp/max_pool_1.cpp:29) [442]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_30', cnn_ap_lp/max_pool_1.cpp:29) [444]  (2.21 ns)
	'select' operation ('select_ln29_30', cnn_ap_lp/max_pool_1.cpp:29) [445]  (0.702 ns)

 <State 21>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_31', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [446]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_31', cnn_ap_lp/max_pool_1.cpp:29) [447]  (2.21 ns)
	'select' operation ('select_ln29_31', cnn_ap_lp/max_pool_1.cpp:29) [448]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_31', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [449]  (3.25 ns)

 <State 22>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_34', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [458]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_34', cnn_ap_lp/max_pool_1.cpp:29) [459]  (2.21 ns)
	'select' operation ('select_ln29_34', cnn_ap_lp/max_pool_1.cpp:29) [460]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_35', cnn_ap_lp/max_pool_1.cpp:29) [462]  (2.21 ns)
	'select' operation ('select_ln29_35', cnn_ap_lp/max_pool_1.cpp:29) [463]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_35', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [464]  (3.25 ns)

 <State 23>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_37', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [470]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_37', cnn_ap_lp/max_pool_1.cpp:29) [471]  (2.21 ns)
	'select' operation ('select_ln29_37', cnn_ap_lp/max_pool_1.cpp:29) [472]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_38', cnn_ap_lp/max_pool_1.cpp:29) [474]  (2.21 ns)
	'select' operation ('select_ln29_38', cnn_ap_lp/max_pool_1.cpp:29) [475]  (0.702 ns)

 <State 24>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_39', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [476]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_39', cnn_ap_lp/max_pool_1.cpp:29) [477]  (2.21 ns)
	'select' operation ('select_ln29_39', cnn_ap_lp/max_pool_1.cpp:29) [478]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_39', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [479]  (3.25 ns)

 <State 25>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_42', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [488]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_42', cnn_ap_lp/max_pool_1.cpp:29) [489]  (2.21 ns)
	'select' operation ('select_ln29_42', cnn_ap_lp/max_pool_1.cpp:29) [490]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_43', cnn_ap_lp/max_pool_1.cpp:29) [492]  (2.21 ns)
	'select' operation ('select_ln29_43', cnn_ap_lp/max_pool_1.cpp:29) [493]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_43', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [494]  (3.25 ns)

 <State 26>: 9.08ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_45', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [500]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_45', cnn_ap_lp/max_pool_1.cpp:29) [501]  (2.21 ns)
	'select' operation ('select_ln29_45', cnn_ap_lp/max_pool_1.cpp:29) [502]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_46', cnn_ap_lp/max_pool_1.cpp:29) [504]  (2.21 ns)
	'select' operation ('select_ln29_46', cnn_ap_lp/max_pool_1.cpp:29) [505]  (0.702 ns)

 <State 27>: 9.42ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_47', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [506]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_47', cnn_ap_lp/max_pool_1.cpp:29) [507]  (2.21 ns)
	'select' operation ('select_ln29_47', cnn_ap_lp/max_pool_1.cpp:29) [508]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_47', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [509]  (3.25 ns)

 <State 28>: 12.3ns
The critical path consists of the following:
	'load' operation ('conv_out_V_load_50', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [518]  (3.25 ns)
	'icmp' operation ('icmp_ln1494_50', cnn_ap_lp/max_pool_1.cpp:29) [519]  (2.21 ns)
	'select' operation ('select_ln29_50', cnn_ap_lp/max_pool_1.cpp:29) [520]  (0.702 ns)
	'icmp' operation ('icmp_ln1494_51', cnn_ap_lp/max_pool_1.cpp:29) [522]  (2.21 ns)
	'select' operation ('select_ln29_51', cnn_ap_lp/max_pool_1.cpp:29) [523]  (0.702 ns)
	'store' operation ('store_ln36', cnn_ap_lp/max_pool_1.cpp:36) of variable 'select_ln29_51', cnn_ap_lp/max_pool_1.cpp:29 on array 'max_pool_out_V' [524]  (3.25 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
