xpm_cdc.sv,systemverilog,xpm,G:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,G:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0"
clk_wiz_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl,incdir="../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0"
adc_control.vhd,vhdl,xil_defaultlib,F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlExtraFinal/ADCControlExtraFinal.srcs/sources_1/imports/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/adc_control.vhd,incdir="../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0"
pulse_gen_width_modulator_invert.vhd,vhdl,xil_defaultlib,F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlExtraFinal/ADCControlExtraFinal.srcs/sources_1/imports/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/pulse_gen_width_modulator_invert.vhd,incdir="../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0"
ADC_CONTROL_TOP.vhd,vhdl,xil_defaultlib,F:/Git Projects/EIT/P7---Bsc/Code/VHDL/ADCControlExtraFinal/ADCControlExtraFinal.srcs/sources_1/imports/VHDL/ADCControlFinal/ADCControlFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd,incdir="../../../ADCControlExtraFinal.gen/sources_1/ip/clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
