Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3 (win64) Build 1018564 Mon Sep 15 19:04:16 MDT 2014
| Date             : Tue Sep 23 15:05:13 2014
| Host             : XHDKATTAD30 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7a200tfbg676-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.283 |
| Dynamic (W)              | 2.135 |
| Device Static (W)        | 0.148 |
| Total Off-Chip Power (W) | 1.045 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 80.7  |
| Junction Temperature (C) | 29.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.140 |       64 |       --- |             --- |
| Slice Logic              |     0.071 |    69447 |       --- |             --- |
|   LUT as Logic           |     0.058 |    25356 |    133800 |           18.95 |
|   LUT as Distributed RAM |     0.006 |     2520 |     46200 |            5.45 |
|   Register               |     0.003 |    28312 |    267600 |           10.57 |
|   CARRY4                 |     0.002 |      990 |     33450 |            2.95 |
|   F7/F8 Muxes            |    <0.001 |      789 |    133800 |            0.58 |
|   LUT as Shift Register  |    <0.001 |      929 |     46200 |            2.01 |
|   Others                 |    <0.001 |     2255 |       --- |             --- |
| Signals                  |     0.103 |    52163 |       --- |             --- |
| Block RAM                |     0.105 |       66 |       365 |           18.08 |
| MMCM                     |     0.193 |        3 |        10 |           30.00 |
| PLL                      |     0.090 |        1 |        10 |           10.00 |
| DSPs                     |     0.004 |        8 |       740 |            1.08 |
| I/O                      |     1.085 |      134 |       400 |           33.50 |
| PHASER                   |     0.340 |        3 |       --- |             --- |
|   PHASER_OUT             |     0.126 |       11 |       --- |             --- |
|   PHASER_IN              |     0.082 |        8 |       --- |             --- |
|   PHASER_REF             |     0.071 |        3 |       --- |             --- |
|   PHY_CONTROL            |     0.032 |        3 |       --- |             --- |
|   OUT_FIFO               |     0.020 |       11 |       --- |             --- |
|   IN_FIFO                |     0.009 |        8 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     2.283 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.553 |       0.516 |      0.037 |
| Vccaux    |       1.800 |     0.519 |       0.488 |      0.031 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.040 |       0.035 |      0.005 |
| Vcco15    |       1.500 |     1.146 |       1.141 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.008 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                       | Domain                                                                                                                                                                                                               | Constraint (ns) |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_pll_i_1                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                              |            10.0 |
| clk_pll_i_1                                 | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/clk                                                                                                                                    |            10.0 |
| mmcm_clkout0_1                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_clkout0                                                                                                                           |             5.0 |
| oserdes_clk_21                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| pll_clkfbout_1                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                           |             5.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/DRCK                                                                                                                                                                                             |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/UPDATE                                                                                                                                                                                           |            33.3 |
| clkout0_1                                   | design_1_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0                                                                                                                         |             8.0 |
| clk_out1_design_1_clk_wiz_0_0_1             | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                              |             8.0 |
| rgmii_rxc                                   | rgmii_rxc                                                                                                                                                                                                            |             8.0 |
| clkout1_1                                   | design_1_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1                                                                                                                         |             8.0 |
| clkfbout_1                                  | design_1_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkfbout                                                                                                                        |             8.0 |
| sys_clk_pin                                 | sys_clk_p                                                                                                                                                                                                            |             5.0 |
| clkfbout_design_1_clk_wiz_0_0_1             | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                                                                                                                                              |            10.0 |
| freq_refclk_1                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                            |             2.5 |
| mem_refclk_1                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                             |             2.5 |
| sync_pulse_1                                | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                             |            40.0 |
| pll_clk3_out_1                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                           |            10.0 |
| iserdes_clk_8                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             2.5 |
| oserdes_clk_11                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| iserdes_clk_9                               | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk    |             2.5 |
| oserdes_clk_12                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| iserdes_clk_10                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             2.5 |
| oserdes_clk_13                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| iserdes_clk_11                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk    |             2.5 |
| oserdes_clk_14                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| oserdes_clk_15                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| oserdes_clk_16                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| oserdes_clk_17                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk    |             2.5 |
| iserdes_clk_12                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk    |             2.5 |
| oserdes_clk_18                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk    |             2.5 |
| iserdes_clk_13                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk    |             2.5 |
| oserdes_clk_19                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk    |             2.5 |
| iserdes_clk_14                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk    |             2.5 |
| oserdes_clk_20                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk    |             2.5 |
| iserdes_clk_15                              | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk    |             2.5 |
| iserdes_clkdiv_8                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_11                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_9                            | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_12                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_10                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_13                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_11                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_14                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
| oserdes_clkdiv_15                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_16                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |            10.0 |
| oserdes_clkdiv_17                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |            10.0 |
| iserdes_clkdiv_12                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_18                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_13                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_19                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_14                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_20                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv |             5.0 |
| iserdes_clkdiv_15                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv |             5.0 |
| oserdes_clkdiv_21                           | design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv |             5.0 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                        |     2.135 |
|   design_1_i                                                                                            |     2.135 |
|     axi_bram_ctrl_0                                                                                     |     0.003 |
|       U0                                                                                                |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                                      |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                                           |     0.003 |
|             I_RD_CHNL                                                                                   |     0.002 |
|               I_WRAP_BRST                                                                               |    <0.001 |
|             I_WR_CHNL                                                                                   |     0.001 |
|               BID_FIFO                                                                                  |    <0.001 |
|               I_WRAP_BRST                                                                               |    <0.001 |
|     axi_ethernet_0                                                                                      |     0.188 |
|       inst                                                                                              |     0.188 |
|         eth_buf                                                                                         |     0.045 |
|           U0                                                                                            |     0.045 |
|             AXITX_2_TXCLIENT_FSM_GO                                                                     |    <0.001 |
|               ClkB_reset_inst                                                                           |    <0.001 |
|             CLK2AXICLK_ISR_7                                                                            |    <0.001 |
|             COMBINE_RESETS                                                                              |     0.004 |
|               AXI_RESET_TO_GTX                                                                          |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               AXI_RESET_TO_RXCLIENT                                                                     |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               AXI_RESET_TO_RXD_AXSTREAM                                                                 |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               AXI_RESET_TO_RXS_AXSTREAM                                                                 |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               AXI_RESET_TO_TXCLIENT                                                                     |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               AXI_RESET_TO_TXC_AXSTREAM                                                                 |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               AXI_RESET_TO_TXD_AXSTREAM                                                                 |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               RXD_AXSTREAM_TO_RXS_AXSTREAM                                                              |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               TXC_AXSTREAM_TO_RXD_AXSTREAM                                                              |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               TXC_AXSTREAM_TO_RXS_AXSTREAM                                                              |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               TXD_AXSTREAM_TO_RXD_AXSTREAM                                                              |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               TXD_AXSTREAM_TO_RXS_AXSTREAM                                                              |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|               TXD_AXSTREAM_TO_TXC_AXSTREAM                                                              |    <0.001 |
|                 ClkA_reset_inst                                                                         |    <0.001 |
|                 ClkB_reset_inst                                                                         |    <0.001 |
|             I_ADDR_SHIM                                                                                 |    <0.001 |
|             I_AXI_LITE_IPIF                                                                             |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                        |    <0.001 |
|                 I_DECODER                                                                               |    <0.001 |
|             I_REGISTERS                                                                                 |    <0.001 |
|               CR_I                                                                                      |    <0.001 |
|               IE_I                                                                                      |    <0.001 |
|               IFGP_I                                                                                    |    <0.001 |
|               IP_I                                                                                      |    <0.001 |
|               IS_I                                                                                      |    <0.001 |
|               RTAG_I                                                                                    |    <0.001 |
|               TPID0_I                                                                                   |    <0.001 |
|               TPID1_I                                                                                   |    <0.001 |
|               TP_I                                                                                      |    <0.001 |
|               TTAG_I                                                                                    |    <0.001 |
|               UAWL_I                                                                                    |    <0.001 |
|               UAWU_I                                                                                    |    <0.001 |
|             RAF_REG_CROSS_I                                                                             |    <0.001 |
|             RCV_INTFCE_I                                                                                |     0.030 |
|               NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I                                                           |     0.009 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[0].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[10].SYNC_RXD_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[11].SYNC_RXD_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[12].SYNC_RXD_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[1].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[2].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[35].SYNC_RXD_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[3].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[4].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[5].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[6].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[7].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[8].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXD_LAST_READ_GRAY_PROCESS[9].SYNC_RXD_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[0].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[10].SYNC_RXS_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[11].SYNC_RXS_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[1].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[2].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[35].SYNC_RXS_LAST_READ_GRAY                             |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[3].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[4].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[5].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[6].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[7].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[8].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|                 SYNC_RXS_LAST_READ_GRAY_PROCESS[9].SYNC_RXS_LAST_READ_GRAY                              |    <0.001 |
|               RX_AXISTREAM_IF_I                                                                         |     0.003 |
|                 ELASTIC_FIFO                                                                            |    <0.001 |
|                   I_BASIC_SFIFO                                                                         |    <0.001 |
|                     inst_fifo_gen                                                                       |    <0.001 |
|                       gconvfifo.rf                                                                      |    <0.001 |
|                         grf.rf                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                             gr1.gdcf.dc                                                                 |    <0.001 |
|                               dc                                                                        |    <0.001 |
|                             gr1.rfwft                                                                   |    <0.001 |
|                             grss.rsts                                                                   |    <0.001 |
|                               c1                                                                        |     0.000 |
|                               c2                                                                        |    <0.001 |
|                             rpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                             gwss.wsts                                                                   |    <0.001 |
|                               c0                                                                        |     0.000 |
|                               c1                                                                        |    <0.001 |
|                             wpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                             gdm.dm                                                                      |    <0.001 |
|                               RAM_reg_0_31_0_5                                                          |    <0.001 |
|                               RAM_reg_0_31_12_17                                                        |    <0.001 |
|                               RAM_reg_0_31_18_23                                                        |    <0.001 |
|                               RAM_reg_0_31_24_29                                                        |    <0.001 |
|                               RAM_reg_0_31_30_35                                                        |    <0.001 |
|                               RAM_reg_0_31_6_11                                                         |    <0.001 |
|                           inblk                                                                         |     0.000 |
|                           outblk                                                                        |     0.000 |
|                           rstblk                                                                        |     0.000 |
|               RX_DP_MEM_IF_I                                                                            |     0.018 |
|                 I_RXD_MEM                                                                               |     0.008 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                         |     0.008 |
|                     inst_blk_mem_gen                                                                    |     0.008 |
|                       gnativebmg.native_blk_mem_gen                                                     |     0.008 |
|                         inblk                                                                           |     0.000 |
|                         outblk                                                                          |     0.000 |
|                         valid.cstr                                                                      |     0.008 |
|                           bindec_a.bindec_inst_a                                                        |    <0.001 |
|                           bindec_b.bindec_inst_b                                                        |     0.000 |
|                           has_mux_b.B                                                                   |    <0.001 |
|                           ramloop[0].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[2].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[3].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[4].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[5].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[6].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[7].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                 I_RXS_MEM                                                                               |     0.009 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                         |     0.009 |
|                     inst_blk_mem_gen                                                                    |     0.009 |
|                       gnativebmg.native_blk_mem_gen                                                     |     0.009 |
|                         inblk                                                                           |     0.000 |
|                         outblk                                                                          |     0.000 |
|                         valid.cstr                                                                      |     0.009 |
|                           ramloop[0].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[1].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[2].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|                           ramloop[3].ram.r                                                              |     0.002 |
|                             prim_noinit.ram                                                             |     0.002 |
|             RXCLCLK2AXICLK_INTRPT0                                                                      |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT1                                                                      |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             RXCLCLK2AXICLK_INTRPT2                                                                      |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             RXCLCLK2AXICLK_ISR_6                                                                        |    <0.001 |
|             TXCLCLK2AXICLK_ISR_1                                                                        |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             TXCLCLK2AXICLK_ISR_5                                                                        |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             TXCLCLK2AXICLK_ISR_8                                                                        |    <0.001 |
|             TX_IFGP_CROSS_I                                                                             |    <0.001 |
|             TX_INTFCE_I                                                                                 |     0.009 |
|               TX_AXISTREAM_INTERFACE                                                                    |     0.003 |
|                 GEN_CSUM.TX_CSUM_INTERFACE                                                              |     0.003 |
|                   GEN_CSUM_FULL.TX_CSUM_FULL_INTERFACE                                                  |     0.003 |
|                     GEN_CSUM_SUPPORT.I_TX_FCSUM_DATA_CALC                                               |    <0.001 |
|                     GEN_CSUM_SUPPORT.I_TX_FCSUM_HDR_CALC                                                |    <0.001 |
|                     GEN_CSUM_SUPPORT.I_TX_FULL_CSUM_FSM                                                 |    <0.001 |
|               TX_EMAC_INTERFACE                                                                         |     0.001 |
|               TX_MEM_INTERFACE                                                                          |     0.004 |
|                 TXC_MEM                                                                                 |     0.003 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                         |     0.003 |
|                     inst_blk_mem_gen                                                                    |     0.003 |
|                       gnativebmg.native_blk_mem_gen                                                     |     0.003 |
|                         inblk                                                                           |     0.000 |
|                         outblk                                                                          |     0.000 |
|                         valid.cstr                                                                      |     0.003 |
|                           ramloop[0].ram.r                                                              |     0.003 |
|                             prim_init.ram                                                               |     0.003 |
|                 TXD_MEM                                                                                 |     0.001 |
|                   FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN                                         |     0.001 |
|                     inst_blk_mem_gen                                                                    |     0.001 |
|                       gnativebmg.native_blk_mem_gen                                                     |     0.001 |
|                         inblk                                                                           |     0.000 |
|                         outblk                                                                          |     0.000 |
|                         valid.cstr                                                                      |     0.001 |
|                           bindec_a.bindec_inst_a                                                        |    <0.001 |
|                           bindec_b.bindec_inst_b                                                        |    <0.001 |
|                           has_mux_a.A                                                                   |    <0.001 |
|                           ramloop[0].ram.r                                                              |     0.001 |
|                             prim_noinit.ram                                                             |     0.001 |
|                           ramloop[1].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[2].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[3].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[4].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[5].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[6].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|                           ramloop[7].ram.r                                                              |    <0.001 |
|                             prim_noinit.ram                                                             |    <0.001 |
|             TX_PAUSE_FRAME_CROSS_I                                                                      |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             gen_sample_rx_mac_config                                                                    |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|             gen_sample_tx_mac_config                                                                    |    <0.001 |
|               data_sync                                                                                 |    <0.001 |
|         eth_mac                                                                                         |     0.143 |
|           inst                                                                                          |     0.143 |
|             tri_mode_ethernet_mac_i                                                                     |     0.054 |
|               axi4_lite_ipif                                                                            |     0.001 |
|                 axi_lite_top                                                                            |     0.001 |
|                   I_SLAVE_ATTACHMENT                                                                    |     0.001 |
|                     DATA_PHASE_WDT.I_DPTO_COUNTER                                                       |    <0.001 |
|                     I_DECODER                                                                           |    <0.001 |
|               bd_0_eth_mac_0_core                                                                       |     0.020 |
|                 addr_filter_top                                                                         |     0.002 |
|                   address_filter_inst                                                                   |     0.002 |
|                     addr_regs.unicast_address_compare                                                   |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                            |    <0.001 |
|                     address_filters[0].configurable_addresses                                           |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                            |    <0.001 |
|                     address_filters[0].sync_enable                                                      |    <0.001 |
|                     address_filters[1].configurable_addresses                                           |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                            |    <0.001 |
|                     address_filters[1].sync_enable                                                      |    <0.001 |
|                     address_filters[2].configurable_addresses                                           |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                            |    <0.001 |
|                     address_filters[2].sync_enable                                                      |    <0.001 |
|                     address_filters[3].configurable_addresses                                           |    <0.001 |
|                       byte_wide_ram[0].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[0].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[1].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[1].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[2].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[2].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[3].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[3].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[4].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[4].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[5].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[5].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[6].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[6].header_field_dist_ram                                            |    <0.001 |
|                       byte_wide_ram[7].header_compare_dist_ram                                          |    <0.001 |
|                       byte_wide_ram[7].header_field_dist_ram                                            |    <0.001 |
|                     address_filters[3].sync_enable                                                      |    <0.001 |
|                     byte_wide_ram[0].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[1].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[2].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[3].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[4].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[5].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[6].header_field_dist_ram                                              |    <0.001 |
|                     byte_wide_ram[7].header_field_dist_ram                                              |    <0.001 |
|                     resync_promiscuous_mode                                                             |    <0.001 |
|                     sync_update                                                                         |    <0.001 |
|                 flow                                                                                    |     0.002 |
|                   pfc_tx                                                                                |    <0.001 |
|                   rx                                                                                    |    <0.001 |
|                   rx_pause                                                                              |    <0.001 |
|                   sync_rx_enable                                                                        |    <0.001 |
|                   sync_tx_enable                                                                        |    <0.001 |
|                   tx                                                                                    |    <0.001 |
|                   tx_pause                                                                              |    <0.001 |
|                     sync_good_rx                                                                        |    <0.001 |
|                 gmii_mii_rx_gen                                                                         |    <0.001 |
|                 gmii_mii_tx_gen                                                                         |    <0.001 |
|                 intc_control.intc                                                                       |    <0.001 |
|                   gen_sync[0].sync_request                                                              |    <0.001 |
|                 ipic_mux_inst                                                                           |    <0.001 |
|                 man_block.managen                                                                       |     0.001 |
|                   conf                                                                                  |     0.001 |
|                   mdio_enabled.phy                                                                      |    <0.001 |
|                 man_reset.sync_mgmt_reset_host_i                                                        |    <0.001 |
|                 rx_axi_shim                                                                             |    <0.001 |
|                 rxgen                                                                                   |     0.001 |
|                   FCS_CHECK                                                                             |    <0.001 |
|                   FRAME_CHECKER                                                                         |    <0.001 |
|                   FRAME_DECODER                                                                         |    <0.001 |
|                   RX_SM                                                                                 |    <0.001 |
|                 stats_block.statistics_counters                                                         |     0.009 |
|                   fast_statistic_control[0].fast_statistics                                             |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   fast_statistic_control[1].fast_statistics                                             |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   fast_statistic_control[2].fast_statistics                                             |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   fast_statistic_control[3].fast_statistics                                             |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[10].frame_size_stats1                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[4].frame_size_stats1                                          |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[5].frame_size_stats1                                          |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[6].frame_size_stats1                                          |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[7].frame_size_stats1                                          |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[8].frame_size_stats1                                          |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control1[9].frame_size_stats1                                          |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[11].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[12].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[13].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[14].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[15].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[16].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   frame_size_bin_control2[17].frame_size_stats2                                         |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   gen_distributed_mem[0].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[10].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[11].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[12].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[13].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[14].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[15].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[16].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[17].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[18].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[19].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[1].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[20].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[21].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[22].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[23].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[24].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[25].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[26].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[27].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[28].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[29].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[2].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[30].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[31].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[32].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[33].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[34].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[35].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[36].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[37].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[38].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[39].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[3].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[40].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[41].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[42].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[43].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[44].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[45].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[46].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[47].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[48].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[49].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[4].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[50].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[51].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[52].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[53].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[54].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[55].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[56].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[57].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[58].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[59].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[5].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[60].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[61].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[62].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[63].RAM64X1D_inst                                                 |    <0.001 |
|                   gen_distributed_mem[6].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[7].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[8].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_mem[9].RAM64X1D_inst                                                  |    <0.001 |
|                   gen_distributed_parity[0].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[1].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[2].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[3].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[4].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[5].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[6].RAM64X1D_inst                                               |    <0.001 |
|                   gen_distributed_parity[7].RAM64X1D_inst                                               |    <0.001 |
|                   general_statisic_control[18].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[19].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[20].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[21].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[22].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[23].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[24].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[25].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[26].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[27].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[28].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[29].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[30].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[31].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[32].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   general_statisic_control[33].general_statisics                                        |    <0.001 |
|                     sync_inc_vector                                                                     |    <0.001 |
|                   rx_byte_counter                                                                       |    <0.001 |
|                     SYNC_STATS_RESET                                                                    |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                              |    <0.001 |
|                   rx_fragment_counter                                                                   |    <0.001 |
|                     SYNC_STATS_RESET                                                                    |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                              |    <0.001 |
|                   rx_undersized_counter                                                                 |    <0.001 |
|                     SYNC_STATS_RESET                                                                    |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                              |    <0.001 |
|                   sync_request                                                                          |    <0.001 |
|                   sync_response                                                                         |    <0.001 |
|                   tx_byte_counter                                                                       |    <0.001 |
|                     SYNC_STATS_RESET                                                                    |    <0.001 |
|                     accum_gray_resync[0].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[1].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[2].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[3].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[4].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[5].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[6].sync_accum_gray_i                                              |    <0.001 |
|                     accum_gray_resync[7].sync_accum_gray_i                                              |    <0.001 |
|                 sync_rx_reset_i                                                                         |    <0.001 |
|                 sync_stats_reset                                                                        |    <0.001 |
|                 sync_tx_reset_i                                                                         |    <0.001 |
|                 tx_axi_intf.tx_axi_shim                                                                 |    <0.001 |
|                 txgen                                                                                   |     0.002 |
|                   TX_SM1                                                                                |     0.002 |
|                     CRCGEN                                                                              |    <0.001 |
|               enable_gen                                                                                |     0.001 |
|                 reset90gen                                                                              |    <0.001 |
|                 txspeedis100gen                                                                         |    <0.001 |
|                 txspeedis10100gen                                                                       |    <0.001 |
|               rgmii_interface                                                                           |     0.031 |
|                 mdio_iobuf                                                                              |    <0.001 |
|               rxspeedis10100gen                                                                         |    <0.001 |
|               tx_reset90_sync                                                                           |    <0.001 |
|               vector_decode_inst                                                                        |    <0.001 |
|             tri_mode_ethernet_mac_support_clocking_i                                                    |     0.087 |
|             tri_mode_ethernet_mac_support_resets_i                                                      |     0.002 |
|               gtx_mmcm_reset_gen                                                                        |    <0.001 |
|               idelayctrl_reset_gen                                                                      |    <0.001 |
|               lock_sync                                                                                 |    <0.001 |
|     axi_ethernet_0_dma                                                                                  |     0.023 |
|       U0                                                                                                |     0.023 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                       |     0.006 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                              |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                            |    <0.001 |
|             I_UPDT_SG                                                                                   |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                             |     0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                                 |     0.001 |
|               GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO                                   |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                   DYNSHREG_F_I                                                                          |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                           |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                            |     0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                         |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|               I_MSTR_SCC                                                                                |    <0.001 |
|               I_RD_DATA_CNTL                                                                            |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                         |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                         |    <0.001 |
|               I_ADDR_CNTL                                                                               |    <0.001 |
|               I_CMD_STATUS                                                                              |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                      |    <0.001 |
|                 I_CMD_FIFO                                                                              |    <0.001 |
|               I_MSTR_SCC                                                                                |    <0.001 |
|               I_RESET                                                                                   |    <0.001 |
|               I_WR_DATA_CNTL                                                                            |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                         |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                                     |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|           I_SG_FETCH_MNGR                                                                               |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                            |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                            |    <0.001 |
|             I_FTCH_SG                                                                                   |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                              |     0.002 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                      |     0.002 |
|               GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM                                               |    <0.001 |
|                 GEN_SYNC_FIFO.I_CNTRL_FIFO                                                              |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                     |    <0.001 |
|                     inst_fifo_gen                                                                       |    <0.001 |
|                       gconvfifo.rf                                                                      |    <0.001 |
|                         grf.rf                                                                          |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                             gr1.rfwft                                                                   |    <0.001 |
|                             grss.rsts                                                                   |    <0.001 |
|                               c1                                                                        |     0.000 |
|                               c2                                                                        |    <0.001 |
|                             rpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                             gwss.wsts                                                                   |    <0.001 |
|                               c0                                                                        |     0.000 |
|                               c1                                                                        |    <0.001 |
|                             wpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                         |    <0.001 |
|                             gdm.dm                                                                      |    <0.001 |
|                               RAM_reg_0_63_0_2                                                          |    <0.001 |
|                               RAM_reg_0_63_27_29                                                        |    <0.001 |
|                               RAM_reg_0_63_30_32                                                        |    <0.001 |
|                               RAM_reg_64_127_0_2                                                        |    <0.001 |
|                               RAM_reg_64_127_27_29                                                      |    <0.001 |
|                               RAM_reg_64_127_30_32                                                      |    <0.001 |
|                           inblk                                                                         |     0.000 |
|                           outblk                                                                        |     0.000 |
|                           rstblk                                                                        |     0.000 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                                |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                            |     0.003 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                 |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                        |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                        |    <0.001 |
|         I_MM2S_DMA_MNGR                                                                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF                                     |    <0.001 |
|             GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                          |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                               |     0.011 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                             |     0.005 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                            |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                         |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_DLY_B5                                                            |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B0                                                          |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B1                                                          |     0.000 |
|               GEN_MUXFARM_32.I_MUX2_1_FINAL_B2                                                          |    <0.001 |
|               GEN_MUXFARM_32.I_MUX2_1_PASS_B1                                                           |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_DLY_B4                                                            |     0.000 |
|               GEN_MUXFARM_32.I_MUX4_1_PASS_B2                                                           |    <0.001 |
|               GEN_MUXFARM_32.I_MUX4_1_PASS_B3                                                           |     0.000 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                 |     0.003 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                          |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_DATA_FIFO                                                                               |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                             |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                     |     0.003 |
|                     inst_fifo_gen                                                                       |     0.003 |
|                       gconvfifo.rf                                                                      |     0.003 |
|                         grf.rf                                                                          |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                             gr1.rfwft                                                                   |    <0.001 |
|                             grss.gdc.dc                                                                 |    <0.001 |
|                               gsym_dc.dc                                                                |    <0.001 |
|                             grss.rsts                                                                   |    <0.001 |
|                               c1                                                                        |     0.000 |
|                               c2                                                                        |    <0.001 |
|                             rpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                             gwss.wsts                                                                   |    <0.001 |
|                               c0                                                                        |     0.000 |
|                               c1                                                                        |    <0.001 |
|                             wpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                         |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                    |     0.003 |
|                               inst_blk_mem_gen                                                          |     0.003 |
|                                 gnativebmg.native_blk_mem_gen                                           |     0.003 |
|                                   inblk                                                                 |     0.000 |
|                                   outblk                                                                |     0.000 |
|                                   valid.cstr                                                            |     0.003 |
|                                     ramloop[0].ram.r                                                    |     0.003 |
|                                       prim_noinit.ram                                                   |     0.003 |
|                           inblk                                                                         |     0.000 |
|                           outblk                                                                        |     0.000 |
|                           rstblk                                                                        |     0.000 |
|             I_ADDR_CNTL                                                                                 |    <0.001 |
|             I_CMD_STATUS                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                |    <0.001 |
|             I_MSTR_PCC                                                                                  |    <0.001 |
|               I_END_STRB_GEN                                                                            |     0.000 |
|               I_STRT_STRB_GEN                                                                           |     0.000 |
|             I_RD_DATA_CNTL                                                                              |    <0.001 |
|               I_READ_MUX                                                                                |     0.000 |
|             I_RD_STATUS_CNTLR                                                                           |    <0.001 |
|             I_RESET                                                                                     |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                             |     0.006 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                       |    <0.001 |
|             GEN_INCLUDE_GP_SF.I_S2MM_GP_SF                                                              |     0.001 |
|               I_DATA_FIFO                                                                               |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                             |     0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                     |     0.001 |
|                     inst_fifo_gen                                                                       |     0.001 |
|                       gconvfifo.rf                                                                      |     0.001 |
|                         grf.rf                                                                          |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                      |    <0.001 |
|                             gr1.rfwft                                                                   |    <0.001 |
|                             grss.rsts                                                                   |    <0.001 |
|                               c1                                                                        |     0.000 |
|                               c2                                                                        |    <0.001 |
|                             rpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                      |    <0.001 |
|                             gwss.wsts                                                                   |    <0.001 |
|                               c0                                                                        |     0.000 |
|                               c1                                                                        |    <0.001 |
|                             wpntr                                                                       |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                         |     0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                    |     0.001 |
|                               inst_blk_mem_gen                                                          |     0.001 |
|                                 gnativebmg.native_blk_mem_gen                                           |     0.001 |
|                                   inblk                                                                 |     0.000 |
|                                   outblk                                                                |     0.000 |
|                                   valid.cstr                                                            |     0.001 |
|                                     ramloop[0].ram.r                                                    |     0.001 |
|                                       prim_noinit.ram                                                   |     0.001 |
|                           inblk                                                                         |     0.000 |
|                           outblk                                                                        |     0.000 |
|                           rstblk                                                                        |     0.000 |
|               I_WR_LEN_FIFO                                                                             |    <0.001 |
|                 I_SRL_FIFO_RBU_F                                                                        |    <0.001 |
|                   CNTR_INCR_DECR_ADDN_F_I                                                               |    <0.001 |
|                   DYNSHREG_F_I                                                                          |    <0.001 |
|             GEN_INCLUDE_PCC.I_MSTR_PCC                                                                  |    <0.001 |
|               I_END_STRB_GEN                                                                            |     0.000 |
|               I_STRT_STRB_GEN                                                                           |     0.000 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                      |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                          |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX2_1_DLY_B5                                                          |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B0                                                        |    <0.001 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B1                                                        |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_FINAL_B2                                                        |     0.000 |
|                 GEN_MUXFARM_32.I_MUX2_1_PASS_B1                                                         |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_DLY_B4                                                          |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_PASS_B2                                                         |     0.000 |
|                 GEN_MUXFARM_32.I_MUX4_1_PASS_B3                                                         |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                        |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                        |    <0.001 |
|                   I_MSSAI_DETECTION                                                                     |     0.000 |
|                 I_SCATTER_STROBE_GEN                                                                    |    <0.001 |
|                 I_TSTRB_FIFO                                                                            |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                              |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                    |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                           |    <0.001 |
|                       DYNSHREG_F_I                                                                      |    <0.001 |
|                 SLICE_INSERTION                                                                         |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                                 |    <0.001 |
|             I_CMD_STATUS                                                                                |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                        |    <0.001 |
|               I_CMD_FIFO                                                                                |    <0.001 |
|             I_RESET                                                                                     |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                        |    <0.001 |
|               I_WSTRB_DEMUX                                                                             |     0.000 |
|             I_WR_DATA_CNTL                                                                              |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                           |    <0.001 |
|               GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                      |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                             |    <0.001 |
|                     DYNSHREG_F_I                                                                        |    <0.001 |
|         I_RST_MODULE                                                                                    |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                    |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                    |    <0.001 |
|           REG_HRD_RST                                                                                   |    <0.001 |
|           REG_HRD_RST_OUT                                                                               |    <0.001 |
|         I_S2MM_DMA_MNGR                                                                                 |     0.002 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                                     |    <0.001 |
|             GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.GEN_USING_STSAPP_LENGTH.XFERRED_BYTE_FIFO          |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM                                         |    <0.001 |
|             GEN_SYNC_FIFO.I_UPDT_STS_FIFO                                                               |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                          |    <0.001 |
|     axi_mem_intercon                                                                                    |     0.019 |
|       m00_couplers                                                                                      |     0.000 |
|       m01_couplers                                                                                      |     0.000 |
|       s00_couplers                                                                                      |     0.004 |
|         s00_data_fifo                                                                                   |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_fifo.fifo_gen_inst                                                                      |     0.004 |
|               inst_fifo_gen                                                                             |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                            |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                      |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|       s01_couplers                                                                                      |     0.002 |
|         s01_data_fifo                                                                                   |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                      |     0.002 |
|               inst_fifo_gen                                                                             |     0.002 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                            |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|       s02_couplers                                                                                      |     0.002 |
|         s02_data_fifo                                                                                   |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                      |     0.002 |
|               inst_fifo_gen                                                                             |     0.002 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                |     0.001 |
|                   grf.rf                                                                                |     0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                      |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|       s03_couplers                                                                                      |     0.002 |
|         s03_data_fifo                                                                                   |     0.002 |
|           inst                                                                                          |     0.002 |
|             gen_fifo.fifo_gen_inst                                                                      |     0.002 |
|               inst_fifo_gen                                                                             |     0.002 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                            |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|       s04_couplers                                                                                      |     0.004 |
|         s04_data_fifo                                                                                   |     0.004 |
|           inst                                                                                          |     0.004 |
|             gen_fifo.fifo_gen_inst                                                                      |     0.004 |
|               inst_fifo_gen                                                                             |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                            |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                 |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gdm.dm                                                                            |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                |    <0.001 |
|                         RAM_reg_0_31_12_17                                                              |    <0.001 |
|                         RAM_reg_0_31_18_23                                                              |    <0.001 |
|                         RAM_reg_0_31_24_29                                                              |    <0.001 |
|                         RAM_reg_0_31_30_35                                                              |    <0.001 |
|                         RAM_reg_0_31_36_41                                                              |    <0.001 |
|                         RAM_reg_0_31_42_47                                                              |    <0.001 |
|                         RAM_reg_0_31_48_53                                                              |    <0.001 |
|                         RAM_reg_0_31_54_59                                                              |    <0.001 |
|                         RAM_reg_0_31_60_62                                                              |    <0.001 |
|                         RAM_reg_0_31_6_11                                                               |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                      |    <0.001 |
|                   rstblk                                                                                |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                |    <0.001 |
|                   grf.rf                                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                            |    <0.001 |
|                       gr1.rfwft                                                                         |    <0.001 |
|                       grss.rsts                                                                         |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                         c2                                                                              |    <0.001 |
|                       rpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                            |    <0.001 |
|                       gwss.wsts                                                                         |    <0.001 |
|                         c0                                                                              |    <0.001 |
|                         c1                                                                              |    <0.001 |
|                       wpntr                                                                             |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                               |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                          |    <0.001 |
|                         inst_blk_mem_gen                                                                |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                                                 |    <0.001 |
|                             inblk                                                                       |     0.000 |
|                             outblk                                                                      |     0.000 |
|                             valid.cstr                                                                  |    <0.001 |
|                               ramloop[0].ram.r                                                          |    <0.001 |
|                                 prim_noinit.ram                                                         |    <0.001 |
|                     inblk                                                                               |     0.000 |
|                     outblk                                                                              |     0.000 |
|                     rstblk                                                                              |    <0.001 |
|       xbar                                                                                              |     0.005 |
|         inst                                                                                            |     0.005 |
|           gen_samd.crossbar_samd                                                                        |     0.005 |
|             addr_arbiter_ar                                                                             |    <0.001 |
|               gen_arbiter.mux_mesg                                                                      |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                             |    <0.001 |
|             addr_arbiter_aw                                                                             |    <0.001 |
|               gen_arbiter.mux_mesg                                                                      |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                          |    <0.001 |
|             gen_master_slots[0].gen_mi_read.gen_rid_decoder.rid_decoder_inst                            |    <0.001 |
|             gen_master_slots[0].gen_mi_write.gen_bid_decoder.bid_decoder_inst                           |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.mux_w                                                                            |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[1].gen_mi_read.gen_rid_decoder.rid_decoder_inst                            |    <0.001 |
|             gen_master_slots[1].gen_mi_write.gen_bid_decoder.bid_decoder_inst                           |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.mux_w                                                                            |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_master_slots[2].gen_mi_read.gen_rid_decoder.rid_decoder_inst                            |    <0.001 |
|             gen_master_slots[2].gen_mi_write.gen_bid_decoder.bid_decoder_inst                           |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                          |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                            |    <0.001 |
|               axi_infrastructure_v1_1_axi2vector_0                                                      |     0.000 |
|               axi_infrastructure_v1_1_vector2axi_0                                                      |     0.000 |
|               b_pipe                                                                                    |    <0.001 |
|               r_pipe                                                                                    |    <0.001 |
|               w_pipe                                                                                    |     0.000 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                             |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                            |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |     0.000 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                             |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                            |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |     0.000 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             gen_slave_slots[3].gen_si_read.si_transactor_ar                                             |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[4].gen_si_read.si_transactor_ar                                             |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |    <0.001 |
|             gen_slave_slots[4].gen_si_write.si_transactor_aw                                            |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                        |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |    <0.001 |
|                 gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator |    <0.001 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                  |     0.000 |
|             gen_slave_slots[4].gen_si_write.splitter_aw_si                                              |    <0.001 |
|             gen_slave_slots[4].gen_si_write.wdata_router_w                                              |    <0.001 |
|               wrouter_aw_fifo                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                          |    <0.001 |
|             splitter_aw_mi                                                                              |    <0.001 |
|     axi_timer_0                                                                                         |     0.003 |
|       U0                                                                                                |     0.003 |
|         AXI4_LITE_I                                                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|         TC_CORE_I                                                                                       |     0.003 |
|           COUNTER_0_I                                                                                   |     0.001 |
|             COUNTER_I                                                                                   |    <0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                                                  |     0.001 |
|             COUNTER_I                                                                                   |     0.001 |
|           READ_MUX_I                                                                                    |    <0.001 |
|           TIMER_CONTROL_I                                                                               |    <0.001 |
|     axi_uartlite_0                                                                                      |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|         UARTLITE_CORE_I                                                                                 |    <0.001 |
|           BAUD_RATE_I                                                                                   |    <0.001 |
|           UARTLITE_RX_I                                                                                 |    <0.001 |
|             DELAY_16_I                                                                                  |    <0.001 |
|             INPUT_DOUBLE_REGS3                                                                          |    <0.001 |
|             SRL_FIFO_I                                                                                  |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                            |    <0.001 |
|           UARTLITE_TX_I                                                                                 |    <0.001 |
|             MID_START_BIT_SRL16_I                                                                       |    <0.001 |
|             SRL_FIFO_I                                                                                  |    <0.001 |
|               I_SRL_FIFO_RBU_F                                                                          |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                                 |    <0.001 |
|                 DYNSHREG_F_I                                                                            |    <0.001 |
|     blk_mem_gen_0                                                                                       |     0.001 |
|       U0                                                                                                |     0.001 |
|         inst_blk_mem_gen                                                                                |     0.001 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                |     0.001 |
|             inblk                                                                                       |     0.000 |
|             outblk                                                                                      |     0.000 |
|             valid.cstr                                                                                  |     0.001 |
|               ramloop[0].ram.r                                                                          |     0.001 |
|                 prim_noinit.ram                                                                         |     0.001 |
|     clk_wiz_0                                                                                           |     0.107 |
|       inst                                                                                              |     0.107 |
|     mdm_1                                                                                               |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         MDM_Core_I1                                                                                     |    <0.001 |
|           JTAG_CONTROL_I                                                                                |    <0.001 |
|     microblaze_0                                                                                        |     0.109 |
|       U0                                                                                                |     0.109 |
|         MicroBlaze_Core_I                                                                               |     0.109 |
|           Performance.Core                                                                              |     0.109 |
|             Data_Flow_I                                                                                 |     0.018 |
|               ALU_I                                                                                     |    <0.001 |
|                 ALL_Bits[0].ALU_Bit_I1                                                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                  |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                 |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                   |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                  |    <0.001 |
|                 ALL_Bits[10].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[11].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[12].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[13].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[14].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[15].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[16].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[17].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[18].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[19].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[1].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[20].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[21].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[22].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[23].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[24].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[25].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[26].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[27].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[28].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[29].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[2].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[30].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[31].ALU_Bit_I1                                                                 |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[3].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[4].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[5].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[6].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[7].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[8].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|                 ALL_Bits[9].ALU_Bit_I1                                                                  |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                             |    <0.001 |
|                     Using_FPGA.Native                                                                   |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                              |     0.000 |
|               Barrel_Shifter_I                                                                          |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                 |    <0.001 |
|               Data_Flow_Logic_I                                                                         |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                         |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                          |    <0.001 |
|               FPU_I                                                                                     |     0.009 |
|                 Use_FPU.FPU_ADDSUB_I                                                                    |     0.001 |
|                   Find_First_Bit_I                                                                      |    <0.001 |
|                 Use_FPU.FPU_DIV_I                                                                       |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                       |     0.003 |
|                   Use_DSP48E1.dsp_module_lower                                                          |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                                          |     0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                       |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                           |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                        |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                              |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                            |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                      |    <0.001 |
|                 Use_FPU.Using_FPU_Extended.fpu_conv_I1                                                  |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[0].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[10].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[11].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[12].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[13].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[14].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[15].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[16].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[17].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[18].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[19].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[1].MUXCY_XOR_I                                          |    <0.001 |
|                   Int_Result_ALU.INT_Result_ALU[20].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[21].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[22].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[23].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[24].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[25].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[26].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[27].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[28].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[29].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[2].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[30].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[31].MUXCY_XOR_I                                         |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[3].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[4].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[5].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[6].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[7].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[8].MUXCY_XOR_I                                          |     0.000 |
|                   Int_Result_ALU.INT_Result_ALU[9].MUXCY_XOR_I                                          |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[0].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[10].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[11].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[12].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[13].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[14].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[15].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[16].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[17].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[18].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[19].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[1].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[20].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[21].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[22].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[23].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[24].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[25].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[26].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[27].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[28].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[29].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[2].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[30].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[31].MUXCY_XOR_I                                             |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[3].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[4].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[5].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[6].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[7].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[8].MUXCY_XOR_I                                              |     0.000 |
|                   abs_op1.fconv_op1_abs_GEN[9].MUXCY_XOR_I                                              |     0.000 |
|                 Use_FPU.Using_FPU_Extended.fpu_sqrt_I1                                                  |    <0.001 |
|                   AddSub_Gen[0].MUXCY_XOR_I                                                             |    <0.001 |
|                   AddSub_Gen[10].MUXCY_XOR_I                                                            |    <0.001 |
|                   AddSub_Gen[11].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[12].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[13].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[14].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[15].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[16].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[17].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[18].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[19].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[1].MUXCY_XOR_I                                                             |    <0.001 |
|                   AddSub_Gen[20].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[21].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[22].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[23].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[24].MUXCY_XOR_I                                                            |     0.000 |
|                   AddSub_Gen[2].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[3].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[4].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[5].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[6].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[7].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[8].MUXCY_XOR_I                                                             |     0.000 |
|                   AddSub_Gen[9].MUXCY_XOR_I                                                             |     0.000 |
|                   exp_add_gen[0].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[1].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[2].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[3].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[4].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[5].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[6].MUXCY_XOR_I                                                            |     0.000 |
|                   exp_add_gen[7].MUXCY_XOR_I                                                            |     0.000 |
|                 Use_FPU.ex_Exp_Equal_2                                                                  |     0.000 |
|                   The_Compare[0].carry_and_I1                                                           |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|                   The_Compare[1].carry_and_I1                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                           |     0.000 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                           |     0.000 |
|                   The_Compare[6].carry_and_I1                                                           |     0.000 |
|                   The_Compare[7].carry_and_I1                                                           |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                           |     0.000 |
|                 Use_FPU.ex_MantB_Zero_2                                                                 |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                             |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                           |     0.000 |
|                   The_Compare[2].carry_and_I1                                                           |     0.000 |
|                   The_Compare[3].carry_and_I1                                                           |     0.000 |
|                   The_Compare[4].carry_and_I1                                                           |     0.000 |
|                   The_Compare[5].carry_and_I1                                                           |     0.000 |
|               MUL_Unit_I                                                                                |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2             |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3             |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4             |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                      |    <0.001 |
|               Operand_Select_I                                                                          |     0.001 |
|                 Gen_Bit[0].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                    |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                     |    <0.001 |
|               Register_File_I                                                                           |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                      |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|               Shift_Logic_Module_I                                                                      |    <0.001 |
|                 ALL_Bits[0].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[10].HighBits.I_SHIFT_LUT6_H                                                    |    <0.001 |
|                 ALL_Bits[11].HighBits.I_SHIFT_LUT6_H                                                    |    <0.001 |
|                 ALL_Bits[12].HighBits.I_SHIFT_LUT6_H                                                    |    <0.001 |
|                 ALL_Bits[13].HighBits.I_SHIFT_LUT6_H                                                    |    <0.001 |
|                 ALL_Bits[14].HighBits.I_SHIFT_LUT6_H                                                    |    <0.001 |
|                 ALL_Bits[15].HighBits.I_SHIFT_LUT6_H                                                    |    <0.001 |
|                 ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[1].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M                                                  |    <0.001 |
|                 ALL_Bits[24].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[25].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[26].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[27].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[28].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[29].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[2].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[30].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[31].LowBits.I_SHIFT_LUT6_L                                                     |    <0.001 |
|                 ALL_Bits[3].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[4].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[5].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[6].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[7].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[8].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 ALL_Bits[9].HighBits.I_SHIFT_LUT6_H                                                     |    <0.001 |
|                 Use_PCMP_instr.I_PCMP_LUT6_29                                                           |    <0.001 |
|                 Use_PCMP_instr.I_PCMP_LUT6_30                                                           |    <0.001 |
|                 Use_PCMP_instr.I_PCMP_LUT6_31                                                           |    <0.001 |
|                 Use_PCMP_instr.carry_equal_byte1                                                        |    <0.001 |
|                   MUXCY_L_Enable                                                                        |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                             |     0.000 |
|                 Use_PCMP_instr.carry_equal_byte2                                                        |    <0.001 |
|                   MUXCY_L_Enable                                                                        |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                             |     0.000 |
|                 Use_PCMP_instr.carry_equal_byte3                                                        |    <0.001 |
|                   MUXCY_L_Enable                                                                        |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                             |     0.000 |
|                 Use_PCMP_instr.carry_equal_byte4                                                        |    <0.001 |
|                   MUXCY_L_Enable                                                                        |    <0.001 |
|                   The_Compare[0].MUXCY_L_I1                                                             |     0.000 |
|                 Use_PCMP_instr.count_leading_zeros_I                                                    |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_0                                                  |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_1                                                  |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_2                                                  |     0.000 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_3                                                  |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_4                                                  |    <0.001 |
|                 Use_PCMP_instr_LUT6.MUXF7_PCMP_Shift_5                                                  |    <0.001 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                      |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                |    <0.001 |
|                 D_Handle[0].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[10].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[11].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[12].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[13].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[14].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[15].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[16].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[17].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[18].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[19].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[1].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[20].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[21].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[22].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[23].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[24].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[25].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[26].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[27].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[28].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[29].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[2].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[30].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[31].MUXCY_XOR_I                                                                |     0.000 |
|                 D_Handle[3].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[4].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[5].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[6].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[7].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[8].MUXCY_XOR_I                                                                 |     0.000 |
|                 D_Handle[9].MUXCY_XOR_I                                                                 |     0.000 |
|                 New_Q_Handle[0].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[0].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[10].MUXCY_XOR_I                                                            |    <0.001 |
|                 New_Q_Handle[10].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[11].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[11].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[12].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[12].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[13].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[13].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[14].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[14].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[15].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[15].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[16].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[16].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[17].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[17].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[18].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[18].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[19].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[19].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[1].MUXCY_XOR_I                                                             |    <0.001 |
|                 New_Q_Handle[1].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[20].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[20].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[21].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[21].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[22].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[22].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[23].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[23].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[24].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[24].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[25].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[25].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[26].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[26].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[27].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[27].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[28].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[28].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[29].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[29].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[2].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[2].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[30].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[30].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[31].MUXCY_XOR_I                                                            |     0.000 |
|                 New_Q_Handle[31].New_Q_LUT4                                                             |    <0.001 |
|                 New_Q_Handle[3].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[3].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[4].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[4].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[5].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[5].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[6].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[6].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[7].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[7].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[8].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[8].New_Q_LUT4                                                              |    <0.001 |
|                 New_Q_Handle[9].MUXCY_XOR_I                                                             |     0.000 |
|                 New_Q_Handle[9].New_Q_LUT4                                                              |    <0.001 |
|               WB_Mux_I                                                                                  |    <0.001 |
|                 ALL_Bits[0].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[10].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[11].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[12].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[13].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[14].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[15].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[16].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[17].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[18].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[19].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[1].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[20].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[21].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[22].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[23].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[24].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[25].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[26].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[27].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[28].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[29].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[2].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[30].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[31].Wb_Mux_I1                                                                  |    <0.001 |
|                 ALL_Bits[3].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[4].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[5].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[6].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[7].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[8].Wb_Mux_I1                                                                   |    <0.001 |
|                 ALL_Bits[9].Wb_Mux_I1                                                                   |    <0.001 |
|               Zero_Detect_I                                                                             |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                 |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                 |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                 |     0.000 |
|               exception_registers_I1                                                                    |    <0.001 |
|                 CarryIn_MUXCY                                                                           |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                            |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                          |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                            |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                     |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                               |    <0.001 |
|               msr_reg_i                                                                                 |    <0.001 |
|                 MEM_MSR_Bits[24].Using_FDR.MSR_I                                                        |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                        |    <0.001 |
|                 MEM_MSR_Bits[26].Using_FDR.MSR_I                                                        |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                        |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                        |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                        |    <0.001 |
|                 OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                   |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                                                   |    <0.001 |
|             Decode_I                                                                                    |     0.012 |
|               PC_Module_I                                                                               |     0.010 |
|                 Incr_PC[0].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Incr_PC[10].MUXCY_XOR_I                                                                 |    <0.001 |
|                 Incr_PC[11].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[12].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[13].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[14].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[15].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[16].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[17].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[18].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[19].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[1].MUXCY_XOR_I                                                                  |    <0.001 |
|                 Incr_PC[20].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[21].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[22].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[23].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[24].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[25].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[26].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[27].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[28].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[29].MUXCY_XOR_I                                                                 |     0.000 |
|                 Incr_PC[2].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[3].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[4].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[5].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[6].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[7].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[8].MUXCY_XOR_I                                                                  |     0.000 |
|                 Incr_PC[9].MUXCY_XOR_I                                                                  |     0.000 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                |    <0.001 |
|                 Use_BTC_2.BTC_RAM_Module                                                                |     0.006 |
|                   Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                  |     0.006 |
|                 Use_BTC_2.PC_Predict_Mux[0].Gen_Instr_DFF                                               |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[0].Predict_Mux_MUXF7                                           |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[1].Gen_Instr_DFF                                               |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[1].Predict_Mux_MUXF7                                           |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[2].Gen_Instr_DFF                                               |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[2].Predict_Mux_MUXF7                                           |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF                                               |    <0.001 |
|                 Use_BTC_2.PC_Predict_Mux[3].Predict_Mux_MUXF7                                           |    <0.001 |
|                 Use_BTC_2.Using_FPGA.bt_ex_pc_comparator                                                |    <0.001 |
|                   Comp_Carry_Chain[0].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[2].MUXCY_I                                                           |     0.000 |
|                   Comp_Carry_Chain[3].MUXCY_I                                                           |    <0.001 |
|                   Comp_Carry_Chain[6].MUXCY_I                                                           |     0.000 |
|                 Use_BTC_2.Using_FPGA.bt_hit_carry_and                                                   |     0.000 |
|                 Use_BTC_2.Using_FPGA.bt_jump_carry_and                                                  |    <0.001 |
|                   MUXCY_I                                                                               |    <0.001 |
|                 Use_BTC_2.Using_FPGA.bt_jump_carry_or                                                   |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|               PreFetch_Buffer_I1                                                                        |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                      |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                  |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                         |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                     |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                            |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Last_Sel_DFF                                                                            |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                   |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                |    <0.001 |
|                 OF_Valid_DFF                                                                            |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                            |    <0.001 |
|                 MUXCY_I                                                                                 |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                             |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                             |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                             |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                        |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                     |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                        |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                     |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                   |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                  |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                   |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                          |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                          |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                          |     0.000 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                         |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                         |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                         |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                         |     0.000 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                         |    <0.001 |
|               Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1                                  |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and                                       |    <0.001 |
|                 MUXCY_I                                                                                 |    <0.001 |
|               Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or                                        |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_ICache_Carry_Chain.ib_ready_MMU_carry_or                                            |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                          |     0.000 |
|               if_pc_incr_carry_and_0                                                                    |     0.000 |
|               if_pc_incr_carry_and_3                                                                    |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               jump_logic_I1                                                                             |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                        |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                       |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                       |     0.000 |
|                 MUXCY_JUMP_CARRY5                                                                       |     0.000 |
|                 MUXCY_JUMP_CARRY6                                                                       |    <0.001 |
|               mem_PipeRun_carry_and                                                                     |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               mem_wait_on_ready_N_carry_or                                                              |     0.000 |
|             MMU_I                                                                                       |     0.000 |
|             Use_DBUS.DAXI_Interface_I1                                                                  |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                    |     0.000 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                      |     0.002 |
|               SRL16E_1                                                                                  |    <0.001 |
|               SRL16E_2                                                                                  |    <0.001 |
|               SRL16E_3                                                                                  |    <0.001 |
|               SRL16E_4                                                                                  |    <0.001 |
|               SRL16E_7                                                                                  |    <0.001 |
|               SRL16E_8                                                                                  |    <0.001 |
|               The_Cache_Addresses[1].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[2].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[3].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[4].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[5].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[6].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[7].SRL16E_Cache_I                                                     |    <0.001 |
|               The_Cache_Addresses[8].SRL16E_Cache_I                                                     |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                         |    <0.001 |
|                 Compare[0].MUXCY_I                                                                      |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[1].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[2].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[3].MUXCY_I                                                                      |     0.000 |
|                 Compare[3].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[4].MUXCY_I                                                                      |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[5].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[6].SRLC16E_I                                                                    |    <0.001 |
|                 Compare[7].MUXCY_I                                                                      |     0.000 |
|                 Compare[7].SRLC16E_I                                                                    |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                        |    <0.001 |
|             Using_DCache.Using_WriteBack.DCache_wb_I1                                                   |     0.046 |
|               Cache_Interface_I1                                                                        |     0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                       |    <0.001 |
|                 Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                        |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                  |    <0.001 |
|                 Using_AXI.Use_AXI_Write.exist_bit_LUT                                                   |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[0].New_Data_Write_LUT                                 |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[1].New_Data_Write_LUT                                 |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[2].New_Data_Write_LUT                                 |    <0.001 |
|               Cache_Line_WE[0].New_Data_Write_Gen[3].New_Data_Write_LUT                                 |    <0.001 |
|               DATA_RAM_Module                                                                           |     0.038 |
|                 Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                     |     0.005 |
|                 Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                     |     0.005 |
|               TAG_RAM_Module                                                                            |     0.004 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                    |     0.004 |
|               Using_Victim_Cache.victim_cache_I1                                                        |    <0.001 |
|                 LRU_Module_I1                                                                           |    <0.001 |
|                 RAM_reg_0_31_0_5                                                                        |    <0.001 |
|                 RAM_reg_0_31_12_17                                                                      |    <0.001 |
|                 RAM_reg_0_31_18_23                                                                      |    <0.001 |
|                 RAM_reg_0_31_24_29                                                                      |    <0.001 |
|                 RAM_reg_0_31_30_31                                                                      |    <0.001 |
|                 RAM_reg_0_31_6_11                                                                       |    <0.001 |
|               cachehit_detect_I1                                                                        |    <0.001 |
|                 Using_Perf_3.tag_hit_comparator2_mux                                                    |    <0.001 |
|                 Using_Perf_4.mem_cache_hit_mux                                                          |    <0.001 |
|                 WriteThrough_Exists.write_through_gate                                                  |     0.000 |
|                 cache_valid_bit_detect_I1                                                               |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I     |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I     |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I     |     0.000 |
|                 cache_valid_bit_detect_I2                                                               |    <0.001 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I     |     0.000 |
|                     MUXCY_I                                                                             |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I     |     0.000 |
|                   Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I     |     0.000 |
|                 exclusive_gate                                                                          |     0.000 |
|                 last_carry_chain                                                                        |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 mem_cache_hit_block                                                                     |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|                 tag_hit_comparator                                                                      |    <0.001 |
|                 tag_hit_comparator2                                                                     |    <0.001 |
|                 tag_hit_valid_access                                                                    |     0.000 |
|                   MUXCY_I                                                                               |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_and_I2                                              |     0.000 |
|             Using_Debug.Using_ICache.combined_carry_or_I                                                |     0.000 |
|             Using_Debug.Using_ICache.debug_combinded_carry_or_I                                         |     0.000 |
|             Using_ICache.ICache_I1                                                                      |     0.029 |
|               Cache_Interface_I1                                                                        |    <0.001 |
|               Data_RAM_Module                                                                           |     0.022 |
|                 Using_B36_S4.The_BRAMs[0].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[1].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[2].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[3].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[4].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[5].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[6].RAMB36_I1                                                     |     0.003 |
|                 Using_B36_S4.The_BRAMs[7].RAMB36_I1                                                     |     0.003 |
|               Tag_RAM_Module                                                                            |     0.003 |
|                 Using_B36_S36.The_BRAMs[0].RAMB36_I1                                                    |     0.003 |
|               Using_FPGA_FSL_1.tag_hit_comparator                                                       |    <0.001 |
|                 Comp_Carry_Chain[5].MUXCY_I                                                             |     0.000 |
|               Using_Stream.stream_cache_I1                                                              |    <0.001 |
|                 Addr_Handler[0].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[10].MUXCY_XOR_I                                                            |    <0.001 |
|                 Addr_Handler[11].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[12].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[13].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[14].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[15].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[16].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[17].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[18].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[19].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[1].MUXCY_XOR_I                                                             |    <0.001 |
|                 Addr_Handler[20].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[21].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[22].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[23].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[24].MUXCY_XOR_I                                                            |     0.000 |
|                 Addr_Handler[2].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[3].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[4].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[5].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[6].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[7].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[8].MUXCY_XOR_I                                                             |     0.000 |
|                 Addr_Handler[9].MUXCY_XOR_I                                                             |     0.000 |
|                 Next_Addr_Handler[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[10].MUXCY_XOR_I                                                       |    <0.001 |
|                 Next_Addr_Handler[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[12].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[13].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[16].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[17].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[1].MUXCY_XOR_I                                                        |    <0.001 |
|                 Next_Addr_Handler[20].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[21].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[24].MUXCY_XOR_I                                                       |     0.000 |
|                 Next_Addr_Handler[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[4].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[5].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[8].MUXCY_XOR_I                                                        |     0.000 |
|                 Next_Addr_Handler[9].MUXCY_XOR_I                                                        |     0.000 |
|                 Read_Addr_Counter[0].FDRE_I                                                             |    <0.001 |
|                 Read_Addr_Counter[0].MUXCY_XOR_I                                                        |    <0.001 |
|                 Read_Addr_Counter[1].FDRE_I                                                             |    <0.001 |
|                 Read_Addr_Counter[1].MUXCY_XOR_I                                                        |    <0.001 |
|                 Read_Addr_Counter[2].FDRE_I                                                             |    <0.001 |
|                 Read_Addr_Counter[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Read_Addr_Counter[3].FDRE_I                                                             |    <0.001 |
|                 Read_Addr_Counter[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Read_Addr_Counter[4].FDRE_I                                                             |    <0.001 |
|                 Read_Addr_Counter[4].MUXCY_XOR_I                                                        |     0.000 |
|               Using_Victim_Cache.victim_cache_I1                                                        |    <0.001 |
|                 LRU_Module_I1                                                                           |    <0.001 |
|                 RAM_reg_0_31_0_5                                                                        |    <0.001 |
|                 RAM_reg_0_31_12_17                                                                      |    <0.001 |
|                 RAM_reg_0_31_18_23                                                                      |    <0.001 |
|                 RAM_reg_0_31_24_29                                                                      |    <0.001 |
|                 RAM_reg_0_31_30_31                                                                      |    <0.001 |
|                 RAM_reg_0_31_6_11                                                                       |    <0.001 |
|               Using_XX_Access_Part2.carry_or_I1                                                         |     0.000 |
|                 MUXCY_I                                                                                 |     0.000 |
|               cache_valid_bit_detect_I1                                                                 |    <0.001 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I       |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[1].valid_check_carry_and_I       |     0.000 |
|                 Valid_check_with_8word_cacheline.valid_check_cacheline[2].valid_check_carry_and_I       |     0.000 |
|             instr_mux_I                                                                                 |    <0.001 |
|             interrupt_mode_converter_I                                                                  |     0.000 |
|             mem_databus_ready_sel_carry_or                                                              |     0.000 |
|             read_data_mux_I                                                                             |    <0.001 |
|     microblaze_0_axi_intc                                                                               |     0.002 |
|       U0                                                                                                |     0.002 |
|         AXI_LITE_IPIF_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                            |    <0.001 |
|             I_DECODER                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                           |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                            |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                             |    <0.001 |
|               MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                           |    <0.001 |
|         INTC_CORE_I                                                                                     |     0.002 |
|           IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I                                    |    <0.001 |
|             ram_reg_0_15_0_0                                                                            |    <0.001 |
|             ram_reg_0_15_10_10                                                                          |    <0.001 |
|             ram_reg_0_15_11_11                                                                          |    <0.001 |
|             ram_reg_0_15_12_12                                                                          |    <0.001 |
|             ram_reg_0_15_13_13                                                                          |    <0.001 |
|             ram_reg_0_15_14_14                                                                          |    <0.001 |
|             ram_reg_0_15_15_15                                                                          |    <0.001 |
|             ram_reg_0_15_16_16                                                                          |    <0.001 |
|             ram_reg_0_15_17_17                                                                          |    <0.001 |
|             ram_reg_0_15_18_18                                                                          |    <0.001 |
|             ram_reg_0_15_19_19                                                                          |    <0.001 |
|             ram_reg_0_15_1_1                                                                            |    <0.001 |
|             ram_reg_0_15_20_20                                                                          |    <0.001 |
|             ram_reg_0_15_21_21                                                                          |    <0.001 |
|             ram_reg_0_15_22_22                                                                          |    <0.001 |
|             ram_reg_0_15_23_23                                                                          |    <0.001 |
|             ram_reg_0_15_24_24                                                                          |    <0.001 |
|             ram_reg_0_15_25_25                                                                          |    <0.001 |
|             ram_reg_0_15_26_26                                                                          |    <0.001 |
|             ram_reg_0_15_27_27                                                                          |    <0.001 |
|             ram_reg_0_15_28_28                                                                          |    <0.001 |
|             ram_reg_0_15_29_29                                                                          |    <0.001 |
|             ram_reg_0_15_2_2                                                                            |    <0.001 |
|             ram_reg_0_15_30_30                                                                          |    <0.001 |
|             ram_reg_0_15_31_31                                                                          |    <0.001 |
|             ram_reg_0_15_3_3                                                                            |    <0.001 |
|             ram_reg_0_15_4_4                                                                            |    <0.001 |
|             ram_reg_0_15_5_5                                                                            |    <0.001 |
|             ram_reg_0_15_6_6                                                                            |    <0.001 |
|             ram_reg_0_15_7_7                                                                            |    <0.001 |
|             ram_reg_0_15_8_8                                                                            |    <0.001 |
|             ram_reg_0_15_9_9                                                                            |    <0.001 |
|     microblaze_0_axi_periph                                                                             |     0.001 |
|       m00_couplers                                                                                      |     0.000 |
|       m01_couplers                                                                                      |     0.000 |
|       m02_couplers                                                                                      |     0.000 |
|       m03_couplers                                                                                      |     0.000 |
|       m04_couplers                                                                                      |     0.000 |
|       s00_couplers                                                                                      |     0.000 |
|       xbar                                                                                              |     0.001 |
|         inst                                                                                            |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                      |     0.001 |
|             addr_arbiter_inst                                                                           |    <0.001 |
|             gen_addr_decoder.addr_decoder_inst                                                          |    <0.001 |
|               gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                                               |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                                               |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                                               |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                                               |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|               gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator   |    <0.001 |
|                 LUT_LEVEL[2].compare_inst                                                               |     0.000 |
|                 LUT_LEVEL[3].compare_inst                                                               |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                |    <0.001 |
|             mi_arready_mux_inst                                                                         |    <0.001 |
|             mi_awready_mux_inst                                                                         |    <0.001 |
|             mi_bvalid_mux_inst                                                                          |    <0.001 |
|             mi_rmesg_mux_inst                                                                           |    <0.001 |
|             mi_rvalid_mux_inst                                                                          |    <0.001 |
|             mi_wready_mux_inst                                                                          |    <0.001 |
|             reg_slice_r                                                                                 |    <0.001 |
|             si_bready_mux_inst                                                                          |     0.000 |
|             si_rready_mux_inst                                                                          |     0.000 |
|             splitter_ar                                                                                 |    <0.001 |
|             splitter_aw                                                                                 |    <0.001 |
|     microblaze_0_local_memory                                                                           |     0.008 |
|       dlmb_bram_if_cntlr                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           lmb_mux_I                                                                                     |    <0.001 |
|             one_lmb.pselect_mask_lmb                                                                    |    <0.001 |
|       dlmb_v10                                                                                          |     0.000 |
|         U0                                                                                              |     0.000 |
|       ilmb_bram_if_cntlr                                                                                |    <0.001 |
|         U0                                                                                              |    <0.001 |
|           lmb_mux_I                                                                                     |    <0.001 |
|             one_lmb.pselect_mask_lmb                                                                    |    <0.001 |
|       ilmb_v10                                                                                          |     0.000 |
|         U0                                                                                              |     0.000 |
|       lmb_bram                                                                                          |     0.008 |
|         U0                                                                                              |     0.008 |
|           inst_blk_mem_gen                                                                              |     0.008 |
|             gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                              |     0.008 |
|               inblk                                                                                     |     0.000 |
|               outblk                                                                                    |     0.000 |
|               valid.cstr                                                                                |     0.008 |
|                 bindec_a.bindec_inst_a                                                                  |    <0.001 |
|                 bindec_b.bindec_inst_b                                                                  |    <0.001 |
|                 has_mux_a.A                                                                             |     0.000 |
|                 has_mux_b.B                                                                             |     0.000 |
|                 ramloop[0].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[10].ram.r                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[11].ram.r                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[12].ram.r                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[13].ram.r                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[14].ram.r                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[15].ram.r                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[1].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[2].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[3].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[4].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[5].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[6].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[7].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[8].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|                 ramloop[9].ram.r                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                       |    <0.001 |
|     microblaze_0_xlconcat                                                                               |     0.000 |
|       inst                                                                                              |     0.000 |
|     mig_7series_0                                                                                       |     1.670 |
|       u_design_1_mig_7series_0_0_mig                                                                    |     1.670 |
|         temp_mon_enabled.u_tempmon                                                                      |     0.008 |
|         u_ddr3_clk_ibuf                                                                                 |    <0.001 |
|         u_ddr3_infrastructure                                                                           |     0.091 |
|         u_iodelay_ctrl                                                                                  |     0.001 |
|         u_memc_ui_top_axi                                                                               |     1.569 |
|           mem_intfc0                                                                                    |     1.511 |
|             ddr_phy_top0                                                                                |     1.502 |
|               u_ddr_calib_top                                                                           |     0.060 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                             |     0.012 |
|                 ddr_phy_tempmon_0                                                                       |     0.004 |
|                 dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                           |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                               |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                           |     0.007 |
|                 oclk_calib.u_ddr_phy_oclkdelay_cal                                                      |     0.006 |
|                 u_ddr_phy_init                                                                          |     0.012 |
|                 u_ddr_phy_rdlvl                                                                         |     0.009 |
|                 u_ddr_phy_wrcal                                                                         |     0.005 |
|                 u_ddr_prbs_gen                                                                          |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                      |     1.431 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[16].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[17].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[18].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[19].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[20].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[21].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[22].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[23].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[24].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[25].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[26].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[27].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[28].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[29].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[30].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[31].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[32].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[33].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[34].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[35].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[36].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[37].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[38].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[39].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[40].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[41].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[42].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[43].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[44].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[45].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[46].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[47].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[48].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[49].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[50].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[51].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[52].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[53].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[54].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[55].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[56].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[57].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[58].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[59].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[60].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[61].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[62].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[63].u_iobuf_dq                                             |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                              |     0.009 |
|                 gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                              |     0.009 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                              |     0.021 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.005 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                              |     0.016 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.001 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs                              |     0.016 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.001 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs                              |     0.016 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.001 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs                              |     0.016 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.001 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs                              |     0.021 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.005 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs                              |     0.021 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.005 |
|                 gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs                              |     0.021 |
|                   IBUFDS                                                                                |     0.015 |
|                   OBUFTDS                                                                               |     0.005 |
|                 u_ddr_mc_phy                                                                            |     0.645 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                     |     0.265 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_6_11                                                                |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_66_71                                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_66_71                                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_66_71                                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                     |     0.115 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                     |     0.020 |
|                       ddr_byte_group_io                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                     |     0.040 |
|                       ddr_byte_group_io                                                                 |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                         |     0.020 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                     |     0.021 |
|                       ddr_byte_group_io                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.001 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                   ddr_phy_4lanes_2.u_ddr_phy_4lanes                                                     |     0.265 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_6_11                                                                |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_66_71                                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_66_71                                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                     |     0.057 |
|                       ddr_byte_group_io                                                                 |     0.032 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                     |    <0.001 |
|                         mem_reg_0_3_12_17                                                               |    <0.001 |
|                         mem_reg_0_3_18_23                                                               |    <0.001 |
|                         mem_reg_0_3_24_29                                                               |    <0.001 |
|                         mem_reg_0_3_30_35                                                               |    <0.001 |
|                         mem_reg_0_3_36_41                                                               |    <0.001 |
|                         mem_reg_0_3_42_47                                                               |    <0.001 |
|                         mem_reg_0_3_48_53                                                               |    <0.001 |
|                         mem_reg_0_3_54_59                                                               |    <0.001 |
|                         mem_reg_0_3_60_65                                                               |    <0.001 |
|                         mem_reg_0_3_66_71                                                               |    <0.001 |
|                         mem_reg_0_3_72_77                                                               |    <0.001 |
|                         mem_reg_0_3_78_79                                                               |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                 |     0.002 |
|                         mem_reg_0_15_0_5                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                              |    <0.001 |
|                         mem_reg_0_15_78_79                                                              |    <0.001 |
|             mc0                                                                                         |     0.009 |
|               bank_mach0                                                                                |     0.005 |
|                 arb_mux0                                                                                |     0.001 |
|                   arb_row_col0                                                                          |    <0.001 |
|                     col_arb0                                                                            |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                             |    <0.001 |
|                     row_arb0                                                                            |    <0.001 |
|                   arb_select0                                                                           |    <0.001 |
|                 bank_cntrl[0].bank0                                                                     |    <0.001 |
|                   bank_compare0                                                                         |    <0.001 |
|                   bank_queue0                                                                           |    <0.001 |
|                   bank_state0                                                                           |    <0.001 |
|                 bank_cntrl[1].bank0                                                                     |    <0.001 |
|                   bank_compare0                                                                         |    <0.001 |
|                   bank_queue0                                                                           |    <0.001 |
|                   bank_state0                                                                           |    <0.001 |
|                 bank_cntrl[2].bank0                                                                     |    <0.001 |
|                   bank_compare0                                                                         |    <0.001 |
|                   bank_queue0                                                                           |    <0.001 |
|                   bank_state0                                                                           |    <0.001 |
|                 bank_cntrl[3].bank0                                                                     |    <0.001 |
|                   bank_compare0                                                                         |    <0.001 |
|                   bank_queue0                                                                           |    <0.001 |
|                   bank_state0                                                                           |    <0.001 |
|                 bank_common0                                                                            |    <0.001 |
|               col_mach0                                                                                 |     0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                           |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                           |    <0.001 |
|               rank_mach0                                                                                |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                               |    <0.001 |
|                 rank_common0                                                                            |    <0.001 |
|                   maintenance_request.maint_arb0                                                        |    <0.001 |
|                   periodic_read_request.periodic_rd_arb0                                                |     0.000 |
|           u_axi_mc                                                                                      |     0.029 |
|             USE_UPSIZER.upsizer_d2                                                                      |     0.015 |
|               USE_READ.read_addr_inst                                                                   |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                              |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                              |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                       |    <0.001 |
|               USE_READ.read_data_inst                                                                   |     0.002 |
|                 USE_FPGA_CTRL.cmd_ready_inst                                                            |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                       |    <0.001 |
|                 USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                                    |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[5].compare_inst                                                             |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                       |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 USE_FPGA_LENGTH.BIT_LANE[0].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[1].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[2].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[3].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[4].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[5].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_LENGTH.BIT_LANE[6].LUT6_2_inst                                                 |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                             |    <0.001 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                         |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                     |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                                   |     0.000 |
|               USE_WRITE.write_addr_inst                                                                 |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                    |    <0.001 |
|                   USE_FPGA_VALID_WRITE.new_write_inst                                                   |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                              |    <0.001 |
|                   USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                              |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                          |    <0.001 |
|                   USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                          |     0.000 |
|                   USE_FPGA_VALID_WRITE.valid_write_inst                                                 |     0.000 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst                                   |    <0.001 |
|                 USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                       |    <0.001 |
|               USE_WRITE.write_data_inst                                                                 |     0.005 |
|                 USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[4].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[5].compare_inst                                                             |     0.000 |
|                 USE_FPGA_LAST_WORD.last_beat_inst                                                       |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[3].compare_inst                                                             |     0.000 |
|                 USE_FPGA_LAST_WORD.last_word_inst                                                       |     0.000 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[0].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[1].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[2].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[3].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[4].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_NEXT_WORD.LUT_LEVEL[5].LUT6_2_inst                                             |    <0.001 |
|                 USE_FPGA_USE_WRAP.last_word_inst2                                                       |     0.000 |
|                 USE_FPGA_USE_WRAP.last_word_inst3                                                       |    <0.001 |
|                 USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.last_word_inst_2                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                             |    <0.001 |
|                   LUT_LEVEL[0].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[1].compare_inst                                                             |     0.000 |
|                   LUT_LEVEL[2].compare_inst                                                             |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                               |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                                |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                               |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                              |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                                    |    <0.001 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                                     |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                                    |     0.000 |
|                 USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                                   |     0.000 |
|               mi_register_slice_inst                                                                    |     0.005 |
|                 r_pipe                                                                                  |     0.005 |
|               si_register_slice_inst                                                                    |    <0.001 |
|                 ar_pipe                                                                                 |    <0.001 |
|                 aw_pipe                                                                                 |    <0.001 |
|             axi_mc_ar_channel_0                                                                         |    <0.001 |
|               ar_cmd_fsm_0                                                                              |    <0.001 |
|               axi_mc_cmd_translator_0                                                                   |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                       |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                       |    <0.001 |
|             axi_mc_aw_channel_0                                                                         |    <0.001 |
|               aw_cmd_fsm_0                                                                              |    <0.001 |
|               axi_mc_cmd_translator_0                                                                   |    <0.001 |
|                 axi_mc_incr_cmd_0                                                                       |    <0.001 |
|                 axi_mc_wrap_cmd_0                                                                       |    <0.001 |
|             axi_mc_b_channel_0                                                                          |    <0.001 |
|               bid_fifo_0                                                                                |    <0.001 |
|             axi_mc_cmd_arbiter_0                                                                        |    <0.001 |
|             axi_mc_r_channel_0                                                                          |     0.005 |
|               rd_data_fifo_0                                                                            |     0.005 |
|               transaction_fifo_0                                                                        |    <0.001 |
|             axi_mc_w_channel_0                                                                          |     0.007 |
|           u_ui_top                                                                                      |     0.029 |
|             ui_cmd0                                                                                     |    <0.001 |
|             ui_rd_data0                                                                                 |     0.010 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[22].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[23].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[24].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[25].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[26].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[27].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[28].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[29].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[30].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[31].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[32].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[33].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[34].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[35].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[36].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[37].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[38].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[39].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[40].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[41].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[42].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[43].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[44].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[45].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[46].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[47].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[48].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[49].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[50].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[51].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[52].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[53].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[54].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[55].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[56].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[57].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[58].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[59].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[60].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[61].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[62].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[64].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[65].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[67].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[68].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[69].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[70].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[71].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[72].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[73].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[74].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[75].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[76].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[77].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[78].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[79].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[80].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[81].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[82].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[83].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[84].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[85].RAM32M0                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                           |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                        |    <0.001 |
|             ui_wr_data0                                                                                 |     0.019 |
|               pointer_ram.rams[0].RAM32M0                                                               |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[24].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[25].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[26].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[27].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[28].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[29].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[30].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[31].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[32].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[33].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[34].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[35].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[36].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[37].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[38].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[39].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[40].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[41].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[42].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[43].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[44].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[45].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[46].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[47].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[48].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[49].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[50].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[51].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[52].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[53].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[54].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[55].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[56].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[57].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[58].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[59].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[60].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[61].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[62].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[63].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[64].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[65].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[66].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[67].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[68].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[69].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[70].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[71].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[72].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[73].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[74].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[75].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[76].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[77].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[78].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[79].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[80].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[81].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[82].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[83].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[84].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[85].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[86].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[87].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[88].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[89].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[90].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[91].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[92].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[93].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[94].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[95].RAM32M0                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                     |    <0.001 |
|     proc_sys_reset_1                                                                                    |    <0.001 |
|       U0                                                                                                |    <0.001 |
|         EXT_LPF                                                                                         |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                    |    <0.001 |
|         SEQ                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                   |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


