<root><simulation><result_generated_time />2023-05-17 20:20:33<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 2), ('K', 4), ('OX', 15), ('OY', 5), ('OY', 15)], [('C', 4)], [('K', 4)]]<I />[[('OX', 5), ('C', 2), ('K', 4)], [('OX', 15), ('OY', 5), ('OY', 15), ('C', 4), ('K', 4)], []]<O />[[('OX', 5), ('C', 2)], [('K', 4), ('OX', 15), ('OY', 5), ('OY', 15), ('C', 4)], [('K', 4)]]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 5625, 1, 1], 'I': [8.0, 4.0, 4.0, 1.0], 'O': [8.0, 2, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 16384, 65536], 'I': [80, 2880000, 2880000], 'O': [40, 1440000, 5760000], 'O_partial': [40, 1440000, 0], 'O_final': [0, 0, 5760000]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.16, 0.34, 0.0], 'O': [0.08, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.52, 0.0], 'I': [0.16, 0.52, 0.0], 'O': [0.08, 0.52, 0.0]}<effective_mem_size_bit />{'W': [64, 4096, 16384], 'I': [80, 2880000, 2880000], 'O': [40, 1440000, 1440000], 'O_partial': [40, 1440000, 0], 'O_final': [0, 0, 1440000]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9216000, 8192], [8192, 8192], [8192, 0]]<I />[[5760000, 1440000], [1440000, 360000], [360000, 0]]<O />[[(5040000, 5760000), (2880000, 2160000)], [(2160000, 2880000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5040000, 5760000), (2880000, 2160000)], [(2160000, 2880000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1152000, 1024], [512, 512], [32, 0]]<I />[[720000, 180000], [90000, 22500], [1406, 0]]<O />[[(630000, 720000), (360000, 270000)], [(135000, 180000), (45000, 0)], [(0, 2812), (0, 0)]]<O_partial />[([630000, 720000], [360000, 270000]), ([135000, 180000], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [45000, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />0</mac_count></basic_info><energy><total_energy />100749765.2<mem_energy_breakdown><W />[387.5, 25.4, 42.6]<I />[307.6, 2891.4, 1872.9]<O />[693.6, 8918.4, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />0.0<total />100730880.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9695<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9695<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />742633<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />22633<load_cycle_individual />{'W': [32, 128, 0], 'I': [5, 22500, 0]}<load_cycle_combined />{'W': 128, 'I': 22500}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-674985, -674520], [-539616, -539976]], 'I': [[-719999], [-701961, -629965], [-720000, -720000]], 'O': [[-720000], [-648000, -576000], [-675000, -717188]]}<mem_stall_cycle_shared />{'W': [[-719999], [-674985, 0], [0, 0]], 'I': [[-719999], [-701961, 0], [0, 0]], 'O': [[-720000], [-648000, -576000], [-675000, -717188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 16384, 65536], 'I': [80, 2880000, 2880000], 'O': [40, 1440000, 5760000], 'O_partial': [40, 1440000, 0], 'O_final': [0, 0, 5760000]}<data_size_each_level_total />{'W': [4096, 16384, 65536], 'I': [640, 2880000, 2880000], 'O': [320, 1440000, 5760000]}<loop_cycles_each_level />{'W': [45000, 180000, 720000], 'I': [40, 720000, 720000], 'O': [10, 180000, 720000]}<top_ir_loop_size />{'W': [1125, 1, 1], 'I': [4, 4, 1], 'O': [2, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0.1]], 'I': [[8.0, 2.0], [16.0, 4.0], [4.0, 4.0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [102.4, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [64.0, 16.0], [16.0, 4.0]], 'O': [[8.0, 8.0], [64.0, 32.0], [32.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.1, 0.1], [0.1, 0]], 'I': [[8.0, 2.0], [16.0, 4.0], [4.0, 0]], 'O': [[8.0, 4.0], [32.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [56.1, 36.1], [4.1, 8.0]], 'I': [[8.0, 2.0], [56.1, 36.1], [4.1, 8.0]], 'O': [[8.0, 4.0], [56.1, 36.1], [4.1, 8.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [45000, 45000, 16], [180000, 180000, 4]], 'I': [[1, 1, 720000], [40, 40, 18000], [720000, 720000, 1]], 'O': [[1, 1, 720000], [10, 10, 72000], [180000, 180000, 4]]}<trans_time_real />{'W': [[0, 1, 720000], [[1, 45000, 16], [32, 45000, 16]], [[128, 180000, 4], [8, 180000, 4]]], 'I': [[0, 1, 720000], [[1, 40, 18000], [5, 40, 18000]], [[22500, 720000, 1], [1406, 720000, 1]]], 'O': [[0, 1, 720000], [[1, 10, 72000], [2, 10, 72000]], [[11250, 180000, 4], [703, 180000, 4]]]}<single_stall_cycle />{'W': [[-1], [-44999, -44968], [-179872, -179992]], 'I': [[-1], [-39, -35], [-697500, -718594]], 'O': [[-1], [-9, -8], [-168750, -179297]]}<single_stall_count />{'W': [719999, 15, 3], 'I': [719999, 17999, 0], 'O': [720000, 72000, 4]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [384, 0], 'I': [0, 0], 'O': [45000, 0]}, 1: {'W': [480, 384], 'I': [89995, 0], 'O': [144000, 45000]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-719616, -720000], [-675000, -720000]], 1: [[-485525, -719616], [-576000, -675000]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3.835</simulation></root>