---
Name: Repo, Phrases
Layers: BCLL+
Cell Details: Typical BCLL+ Node Distributions
Purpose: Mapping super-structure for phrase level modules in processing pipelines
Pipeline: Memory
Input Melds: Extraction Circuit
Evaluation Circuit
Compression Circuit
Reward Attempts Circuit (overlayed onto the others)
Input Semantic Field Sizes (Key:Shape): Alt->?
Prim->Same as num efferents from meld
Internal Melds (wht bt fld mpngs?): Extraction Circuit
Evaluation Circuit
Compression Circuit
Output Melds: Extraction Circuit
Evaluation Circuit
Compression Circuit
Output Semantic Field Sizes: Alt->?
Prim->Same num as input, 4 semantic keys per field
Circuits it Defines: N
Misc Circuits it uses: DM
Gate
Active Release, Part A
Synch
Input Circuits: Input Meld
Internal Meld
Output Circuits: Alt->Output Meld, Alternate
Prim->Output Meld, Prim
Channels: 1 per Input Meld to it for now, we can try containers later
...