{
  "sha": "4a3e3e228280ebbd6320743c1bc2f1401e70300c",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NGEzZTNlMjI4MjgwZWJiZDYzMjA3NDNjMWJjMmYxNDAxZTcwMzAwYw==",
  "commit": {
    "author": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-11-09T11:30:22Z"
    },
    "committer": {
      "name": "Przemyslaw Wirkus",
      "email": "przemyslaw.wirkus@arm.com",
      "date": "2020-11-09T11:37:32Z"
    },
    "message": "aarch64: Update LS64 feature with system register\n\nThis patch:\n+ Adds new ACCDATA_EL1 (Accelerator Data) system register, see [0].\n+ Adds LS64 instruction tests.\n+ Update LS64 feature test with new register.\n+ Fix comment for AARCH64_OPND_Rt_LS64.\n\n    [0] https://developer.arm.com/docs/ddi0595/i/aarch64-system-registers/accdata_el1\n\nNote: as this is register only extension we do not want to hide these\nregisters behind -march flag going forward (they should be enabled by\ndefault).",
    "tree": {
      "sha": "4391c846aaa942245299b96494f203edbe6d5d1f",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/4391c846aaa942245299b96494f203edbe6d5d1f"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/4a3e3e228280ebbd6320743c1bc2f1401e70300c",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4a3e3e228280ebbd6320743c1bc2f1401e70300c",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/4a3e3e228280ebbd6320743c1bc2f1401e70300c",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/4a3e3e228280ebbd6320743c1bc2f1401e70300c/comments",
  "author": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "PrzemekWirkus",
    "id": 6360720,
    "node_id": "MDQ6VXNlcjYzNjA3MjA=",
    "avatar_url": "https://avatars.githubusercontent.com/u/6360720?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/PrzemekWirkus",
    "html_url": "https://github.com/PrzemekWirkus",
    "followers_url": "https://api.github.com/users/PrzemekWirkus/followers",
    "following_url": "https://api.github.com/users/PrzemekWirkus/following{/other_user}",
    "gists_url": "https://api.github.com/users/PrzemekWirkus/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/PrzemekWirkus/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/PrzemekWirkus/subscriptions",
    "organizations_url": "https://api.github.com/users/PrzemekWirkus/orgs",
    "repos_url": "https://api.github.com/users/PrzemekWirkus/repos",
    "events_url": "https://api.github.com/users/PrzemekWirkus/events{/privacy}",
    "received_events_url": "https://api.github.com/users/PrzemekWirkus/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "8edca81ece5df534c1cdd1f8362e7b5b9b090cfa",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8edca81ece5df534c1cdd1f8362e7b5b9b090cfa",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/8edca81ece5df534c1cdd1f8362e7b5b9b090cfa"
    }
  ],
  "stats": {
    "total": 78,
    "additions": 77,
    "deletions": 1
  },
  "files": [
    {
      "sha": "3c3ce6e6a7bdd05ac217c98ce6b1083fcda1ff79",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=4a3e3e228280ebbd6320743c1bc2f1401e70300c",
      "patch": "@@ -1,3 +1,9 @@\n+2020-11-09  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* config/tc-aarch64.c: Fix comment.\n+\t* testsuite/gas/aarch64/ls64.d: New test.\n+\t* testsuite/gas/aarch64/ls64.s: Test for ACCDATA_EL1 register.\n+\n 2020-11-09  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n \t* config/tc-aarch64.c (process_omitted_operand): Add AARCH64_OPND_Rt_LS64."
    },
    {
      "sha": "9ae07276989f77061210ba8cf58e78dabb35dc4c",
      "filename": "gas/config/tc-aarch64.c",
      "status": "modified",
      "additions": 2,
      "deletions": 1,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/config/tc-aarch64.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/config/tc-aarch64.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-aarch64.c?ref=4a3e3e228280ebbd6320743c1bc2f1401e70300c",
      "patch": "@@ -5652,7 +5652,8 @@ parse_operands (char *str, const aarch64_opcode *opcode)\n \tcase AARCH64_OPND_SVE_Rm:\n \t  po_int_reg_or_fail (REG_TYPE_R_Z);\n \n-\t  /* In LS64 load/store instructions Rt register number is .  */\n+\t  /* In LS64 load/store instructions Rt register number must be even\n+\t     and <=22.  */\n \t  if (operands[i] == AARCH64_OPND_Rt_LS64)\n \t  {\n \t    /* We've already checked if this is valid register."
    },
    {
      "sha": "0adcbfd274747ed586d14e68d33f84bdb415574f",
      "filename": "gas/testsuite/gas/aarch64/ls64.d",
      "status": "added",
      "additions": 58,
      "deletions": 0,
      "changes": 58,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/testsuite/gas/aarch64/ls64.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/testsuite/gas/aarch64/ls64.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/ls64.d?ref=4a3e3e228280ebbd6320743c1bc2f1401e70300c",
      "patch": "@@ -0,0 +1,58 @@\n+#name: LS64 instructions and system register\n+#objdump: -dr\n+\n+.*:     file format .*\n+\n+Disassembly of section \\.text:\n+\n+0+ <.*>:\n+.*:\tf83fd020 \tld64b\tx0, \\[x1\\]\n+.*:\tf83fd022 \tld64b\tx2, \\[x1\\]\n+.*:\tf83fd024 \tld64b\tx4, \\[x1\\]\n+.*:\tf83fd026 \tld64b\tx6, \\[x1\\]\n+.*:\tf83fd028 \tld64b\tx8, \\[x1\\]\n+.*:\tf83fd02a \tld64b\tx10, \\[x1\\]\n+.*:\tf83fd02c \tld64b\tx12, \\[x1\\]\n+.*:\tf83fd02e \tld64b\tx14, \\[x1\\]\n+.*:\tf83fd030 \tld64b\tx16, \\[x1\\]\n+.*:\tf83fd032 \tld64b\tx18, \\[x1\\]\n+.*:\tf83fd034 \tld64b\tx20, \\[x1\\]\n+.*:\tf83fd036 \tld64b\tx22, \\[x1\\]\n+.*:\tf83f9020 \tst64b\tx0, \\[x1\\]\n+.*:\tf83f9022 \tst64b\tx2, \\[x1\\]\n+.*:\tf83f9024 \tst64b\tx4, \\[x1\\]\n+.*:\tf83f9026 \tst64b\tx6, \\[x1\\]\n+.*:\tf83f9028 \tst64b\tx8, \\[x1\\]\n+.*:\tf83f902a \tst64b\tx10, \\[x1\\]\n+.*:\tf83f902c \tst64b\tx12, \\[x1\\]\n+.*:\tf83f902e \tst64b\tx14, \\[x1\\]\n+.*:\tf83f9030 \tst64b\tx16, \\[x1\\]\n+.*:\tf83f9032 \tst64b\tx18, \\[x1\\]\n+.*:\tf83f9034 \tst64b\tx20, \\[x1\\]\n+.*:\tf83f9036 \tst64b\tx22, \\[x1\\]\n+.*:\tf821b040 \tst64bv\tx1, x0, \\[x2\\]\n+.*:\tf820b042 \tst64bv\tx0, x2, \\[x2\\]\n+.*:\tf820b044 \tst64bv\tx0, x4, \\[x2\\]\n+.*:\tf820b046 \tst64bv\tx0, x6, \\[x2\\]\n+.*:\tf820b048 \tst64bv\tx0, x8, \\[x2\\]\n+.*:\tf820b04a \tst64bv\tx0, x10, \\[x2\\]\n+.*:\tf820b04c \tst64bv\tx0, x12, \\[x2\\]\n+.*:\tf820b04e \tst64bv\tx0, x14, \\[x2\\]\n+.*:\tf820b050 \tst64bv\tx0, x16, \\[x2\\]\n+.*:\tf820b052 \tst64bv\tx0, x18, \\[x2\\]\n+.*:\tf820b054 \tst64bv\tx0, x20, \\[x2\\]\n+.*:\tf820b056 \tst64bv\tx0, x22, \\[x2\\]\n+.*:\tf821a040 \tst64bv0\tx1, x0, \\[x2\\]\n+.*:\tf820a042 \tst64bv0\tx0, x2, \\[x2\\]\n+.*:\tf820a044 \tst64bv0\tx0, x4, \\[x2\\]\n+.*:\tf820a046 \tst64bv0\tx0, x6, \\[x2\\]\n+.*:\tf820a048 \tst64bv0\tx0, x8, \\[x2\\]\n+.*:\tf820a04a \tst64bv0\tx0, x10, \\[x2\\]\n+.*:\tf820a04c \tst64bv0\tx0, x12, \\[x2\\]\n+.*:\tf820a04e \tst64bv0\tx0, x14, \\[x2\\]\n+.*:\tf820a050 \tst64bv0\tx0, x16, \\[x2\\]\n+.*:\tf820a052 \tst64bv0\tx0, x18, \\[x2\\]\n+.*:\tf820a054 \tst64bv0\tx0, x20, \\[x2\\]\n+.*:\tf820a056 \tst64bv0\tx0, x22, \\[x2\\]\n+.*:\td538d0a0 \tmrs\tx0, accdata_el1\n+.*:\td518d0a0 \tmsr\taccdata_el1, x0"
    },
    {
      "sha": "eb1607d0d26064e05b1bec003219f6fb7bf45516",
      "filename": "gas/testsuite/gas/aarch64/ls64.s",
      "status": "modified",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/testsuite/gas/aarch64/ls64.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4a3e3e228280ebbd6320743c1bc2f1401e70300c/gas/testsuite/gas/aarch64/ls64.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/aarch64/ls64.s?ref=4a3e3e228280ebbd6320743c1bc2f1401e70300c",
      "patch": "@@ -56,3 +56,8 @@\n \tst64bv0 x0, x18, [x2]\n \tst64bv0 x0, x20, [x2]\n \tst64bv0 x0, x22, [x2]\n+\n+.arch armv8-a\n+/* Accelerator Data system register.  */\n+\tmrs x0, accdata_el1\n+\tmsr accdata_el1, x0"
    },
    {
      "sha": "34b2b62d51facbc6a8efbfc36fd04d0fb342711b",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4a3e3e228280ebbd6320743c1bc2f1401e70300c/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4a3e3e228280ebbd6320743c1bc2f1401e70300c/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=4a3e3e228280ebbd6320743c1bc2f1401e70300c",
      "patch": "@@ -1,3 +1,7 @@\n+2020-11-09  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n+\n+\t* aarch64-opc.c: Add ACCDATA_EL1 system register\n+\n 2020-11-09  Przemyslaw Wirkus  <przemyslaw.wirkus@arm.com>\n \n \t* aarch64-opc.c (aarch64_print_operand): Support operand AARCH64_OPND_Rt_LS64"
    },
    {
      "sha": "0a01de77159cc3dfc13ab7e983737255baa1082b",
      "filename": "opcodes/aarch64-opc.c",
      "status": "modified",
      "additions": 2,
      "deletions": 0,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/4a3e3e228280ebbd6320743c1bc2f1401e70300c/opcodes/aarch64-opc.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/4a3e3e228280ebbd6320743c1bc2f1401e70300c/opcodes/aarch64-opc.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/aarch64-opc.c?ref=4a3e3e228280ebbd6320743c1bc2f1401e70300c",
      "patch": "@@ -4680,6 +4680,8 @@ const aarch64_sys_reg aarch64_sys_regs [] =\n   SR_CORE (\"brbinf30_el1\",  CPENC (2,1,C8,C14,4), F_REG_READ),\n   SR_CORE (\"brbinf31_el1\",  CPENC (2,1,C8,C15,4), F_REG_READ),\n \n+  SR_CORE (\"accdata_el1\",   CPENC (3,0,C13,C0,5), 0),\n+\n   { 0, CPENC (0,0,0,0,0), 0, 0 }\n };\n "
    }
  ]
}