
attach ./modelgen_1.so
options trace
verilog

`modelgen
module test_bug1 (a, c);
	parameter real rs= 0. from [0.:0.];
	
	inout a, c;
	electrical a, c;
	electrical ia;

endmodule

`endmodelgen


!make test_bug1.so > /dev/null
attach ./test_bug1.so

paramset invalid test_bug1
.rs = 1;
endparamset

module main()
invalid #() dut(1,0);
endmodule
main m()
dc
status notime
