{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722688234949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722688234949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 20:30:34 2024 " "Processing started: Sat Aug  3 20:30:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722688234949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688234949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bank_ticket_machine -c bank_ticket_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off bank_ticket_machine -c bank_ticket_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688234949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722688235157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722688235157 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bank_ticket_machine.v(118) " "Verilog HDL information at bank_ticket_machine.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722688239945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_ticket_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_ticket_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_ticket_machine " "Found entity 1: bank_ticket_machine" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722688239946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239946 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bank_ticket_machine " "Elaborating entity \"bank_ticket_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722688239958 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bank_ticket_machine.v(93) " "Verilog HDL Case Statement information at bank_ticket_machine.v(93): all case item expressions in this case statement are onehot" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722688239959 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239959 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ticket_display bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"ticket_display\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desk_display bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"desk_display\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "letter_display bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"letter_display\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_service_type bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"pre_service_type\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_officer_request bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"pre_officer_request\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ticket_number bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"ticket_number\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_desk bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"current_desk\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(131) " "Verilog HDL assignment warning at bank_ticket_machine.v(131): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(136) " "Verilog HDL assignment warning at bank_ticket_machine.v(136): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(141) " "Verilog HDL assignment warning at bank_ticket_machine.v(141): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(146) " "Verilog HDL assignment warning at bank_ticket_machine.v(146): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(149) " "Verilog HDL assignment warning at bank_ticket_machine.v(149): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_service_type\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_service_type\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_service_type\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_service_type\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[4\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[4\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[5\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[5\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[6\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[6\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[4\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[4\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[5\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[5\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[6\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[6\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[4\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[4\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[5\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[5\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[6\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[6\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HANDLE_REQUEST bank_ticket_machine.v(49) " "Inferred latch for \"next_state.HANDLE_REQUEST\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DISPENSE bank_ticket_machine.v(49) " "Inferred latch for \"next_state.DISPENSE\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE bank_ticket_machine.v(49) " "Inferred latch for \"next_state.IDLE\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688239960 "|bank_ticket_machine"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ticket_queue " "RAM logic \"ticket_queue\" is uninferred due to inappropriate RAM size" {  } { { "bank_ticket_machine.v" "ticket_queue" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1722688240102 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1722688240102 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "desk_display\[6\]\$latch desk_display\[3\]\$latch " "Duplicate LATCH primitive \"desk_display\[6\]\$latch\" merged with LATCH primitive \"desk_display\[3\]\$latch\"" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1722688240237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "letter_display\[4\]\$latch letter_display\[0\]\$latch " "Duplicate LATCH primitive \"letter_display\[4\]\$latch\" merged with LATCH primitive \"letter_display\[0\]\$latch\"" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1722688240237 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "letter_display\[2\]\$latch letter_display\[1\]\$latch " "Duplicate LATCH primitive \"letter_display\[2\]\$latch\" merged with LATCH primitive \"letter_display\[1\]\$latch\"" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1722688240237 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1722688240237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[0\] " "Latch pre_officer_request\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[0\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[0\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240237 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[1\] " "Latch pre_officer_request\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[1\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[1\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240237 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240237 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[2\] " "Latch pre_officer_request\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[2\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[2\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240238 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[3\] " "Latch pre_officer_request\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[3\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[3\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240238 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.HANDLE_REQUEST_2576 " "Latch next_state.HANDLE_REQUEST_2576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.HANDLE_REQUEST " "Ports D and ENA on the latch are fed by the same signal current_state.HANDLE_REQUEST" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240238 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.DISPENSE_2595 " "Latch next_state.DISPENSE_2595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DISPENSE " "Ports D and ENA on the latch are fed by the same signal current_state.DISPENSE" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240238 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240238 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.IDLE_2614 " "Latch next_state.IDLE_2614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722688240238 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722688240238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "handle_ticket_letter_display\[1\] VCC " "Pin \"handle_ticket_letter_display\[1\]\" is stuck at VCC" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722688240279 "|bank_ticket_machine|handle_ticket_letter_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "handle_ticket_letter_display\[2\] VCC " "Pin \"handle_ticket_letter_display\[2\]\" is stuck at VCC" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722688240279 "|bank_ticket_machine|handle_ticket_letter_display[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722688240279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722688240319 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intel_working/Final/Final/output_files/bank_ticket_machine.map.smsg " "Generated suppressed messages file C:/intel_working/Final/Final/output_files/bank_ticket_machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688240627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722688241032 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722688241032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722688241091 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722688241091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722688241091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722688241091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722688241110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 20:30:41 2024 " "Processing ended: Sat Aug  3 20:30:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722688241110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722688241110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722688241110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722688241110 ""}
