

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Wed Oct  2 10:35:25 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.306|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |   96|   96|         3|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|       26|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|       17|        9|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|       39|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       56|       71|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |window_fn_top_mulcud_U1  |window_fn_top_mulcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |coeff_tab1_U  |window_fn_top_coebkb  |        0|  17|   9|    0|    32|   17|     1|          544|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                      |        0|  17|   9|    0|    32|   17|     1|          544|
    +--------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_84_p2           |     +    |      0|  0|  15|           6|           1|
    |icmp_ln129_fu_78_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          12|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |i_0_i_reg_67  |   9|          2|    6|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  36|          7|    7|         17|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |coeff_tab1_load_reg_128  |  17|   0|   17|          0|
    |i_0_i_reg_67             |   6|   0|    6|          0|
    |i_reg_112                |   6|   0|    6|          0|
    |zext_ln131_reg_117       |   6|   0|   64|         58|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   97|         58|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_start            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_done             | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_idle             | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_ready            | out |    1| ap_ctrl_hs | window_fn_top | return value |
|outdata_V_address0  | out |    5|  ap_memory |   outdata_V   |     array    |
|outdata_V_ce0       | out |    1|  ap_memory |   outdata_V   |     array    |
|outdata_V_we0       | out |    1|  ap_memory |   outdata_V   |     array    |
|outdata_V_d0        | out |   24|  ap_memory |   outdata_V   |     array    |
|indata_V_address0   | out |    5|  ap_memory |    indata_V   |     array    |
|indata_V_ce0        | out |    1|  ap_memory |    indata_V   |     array    |
|indata_V_q0         |  in |    8|  ap_memory |    indata_V   |     array    |
+--------------------+-----+-----+------------+---------------+--------------+

