
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
Command: synth_design -top processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 317.988 ; gain = 76.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:3]
INFO: [Synth 8-638] synthesizing module 'addr_mux' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/addr_mux.v:2]
INFO: [Synth 8-256] done synthesizing module 'addr_mux' (1#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/addr_mux.v:2]
INFO: [Synth 8-638] synthesizing module 'UART_RX' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:3]
	Parameter CLOCKS_PER_BIT bound to: 1085 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA_RX bound to: 3'b010 
	Parameter STOP bound to: 3'b011 
	Parameter CLEANUP bound to: 3'b100 
	Parameter DELAY bound to: 1 - type: integer 
	Parameter END bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'UART_RX' (2#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:3]
INFO: [Synth 8-638] synthesizing module 'Baud_gen' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v:3]
	Parameter FACTOR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Baud_gen' (3#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v:3]
INFO: [Synth 8-638] synthesizing module 'A_Bus' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/A_Bus.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/A_Bus.v:8]
INFO: [Synth 8-256] done synthesizing module 'A_Bus' (4#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/A_Bus.v:2]
INFO: [Synth 8-638] synthesizing module 'IRAM' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IRAM.v:2]
INFO: [Synth 8-256] done synthesizing module 'IRAM' (5#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IRAM.v:2]
INFO: [Synth 8-638] synthesizing module 'DRAM_wrapper' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'DRAM' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM.v:13]
INFO: [Synth 8-638] synthesizing module 'DRAM_blk_mem_gen_0_0' [D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/.Xil/Vivado-7284-AquirePC/realtime/DRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DRAM_blk_mem_gen_0_0' (6#1) [D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/.Xil/Vivado-7284-AquirePC/realtime/DRAM_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DRAM' (7#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM.v:13]
INFO: [Synth 8-256] done synthesizing module 'DRAM_wrapper' (8#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/bd/DRAM/hdl/DRAM_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'Memory_Control' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Memory_Control.v:2]
INFO: [Synth 8-256] done synthesizing module 'Memory_Control' (9#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Memory_Control.v:2]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-256] done synthesizing module 'ALU' (10#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v:2]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Control_Unit.v:2]
	Parameter FETCH1 bound to: 16'b0000000000000001 
	Parameter FETCH2 bound to: 16'b0000000000000010 
	Parameter CLALL1 bound to: 16'b0000000000000011 
	Parameter CLALL2 bound to: 16'b0000000000000100 
	Parameter MVMARTR1 bound to: 16'b0000000000000101 
	Parameter MVMARTR2 bound to: 16'b0000000000000110 
	Parameter MVMARTR3 bound to: 16'b0000000000000111 
	Parameter LDAC1 bound to: 16'b0000000000001000 
	Parameter LDAC2 bound to: 16'b0000000000001001 
	Parameter LDAC3 bound to: 16'b0000000000001010 
	Parameter MVACR1 bound to: 16'b0000000000001011 
	Parameter MVACR2 bound to: 16'b0000000000001100 
	Parameter MVACR3 bound to: 16'b0000000000001101 
	Parameter MARINC1 bound to: 16'b0000000000001110 
	Parameter MUL1 bound to: 16'b0000000000001111 
	Parameter MUL2 bound to: 16'b0000000000010000 
	Parameter MUL3 bound to: 16'b0000000000010001 
	Parameter ADD1 bound to: 16'b0000000000010010 
	Parameter ADD2 bound to: 16'b0000000000010011 
	Parameter ADD3 bound to: 16'b0000000000010100 
	Parameter ADD4 bound to: 16'b0000000000010101 
	Parameter ADDMAR1 bound to: 16'b0000000000010110 
	Parameter ADDMAR2 bound to: 16'b0000000000010111 
	Parameter ADDMAR3 bound to: 16'b0000000000011000 
	Parameter DIV1 bound to: 16'b0000000000011001 
	Parameter DIV2 bound to: 16'b0000000000011010 
	Parameter DIV3 bound to: 16'b0000000000011011 
	Parameter STTR1 bound to: 16'b0000000000011100 
	Parameter STTR2 bound to: 16'b0000000000101010 
	Parameter STTR3 bound to: 16'b0000000000101011 
	Parameter SUB1 bound to: 16'b0000000000011101 
	Parameter SUB2 bound to: 16'b0000000000011110 
	Parameter SUB3 bound to: 16'b0000000000011111 
	Parameter INCR2 bound to: 16'b0000000000100000 
	Parameter JUMP1 bound to: 16'b0000000000100001 
	Parameter JUMP2 bound to: 16'b0000000000100010 
	Parameter JUMP3 bound to: 16'b0000000000100011 
	Parameter INCR3 bound to: 16'b0000000000100100 
	Parameter JMPNXT1 bound to: 16'b0000000000100101 
	Parameter JMPNXT2 bound to: 16'b0000000000100110 
	Parameter JMPNXT3 bound to: 16'b0000000000100111 
	Parameter NOP bound to: 16'b0000000000101000 
	Parameter END bound to: 16'b0000000000101001 
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (11#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Control_Unit.v:2]
INFO: [Synth 8-638] synthesizing module 'AC_Reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/AC_Reg.v:3]
INFO: [Synth 8-256] done synthesizing module 'AC_Reg' (12#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/AC_Reg.v:3]
INFO: [Synth 8-638] synthesizing module 'R16_bit' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit.v:2]
INFO: [Synth 8-256] done synthesizing module 'R16_bit' (13#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit.v:2]
INFO: [Synth 8-638] synthesizing module 'R8_bit' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v:2]
INFO: [Synth 8-256] done synthesizing module 'R8_bit' (14#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v:2]
INFO: [Synth 8-638] synthesizing module 'R16_bit_inc' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit_inc.v:2]
INFO: [Synth 8-256] done synthesizing module 'R16_bit_inc' (15#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit_inc.v:2]
INFO: [Synth 8-638] synthesizing module 'MAR_Reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v:2]
INFO: [Synth 8-256] done synthesizing module 'MAR_Reg' (16#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v:2]
INFO: [Synth 8-638] synthesizing module 'IR_Reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IR.v:2]
INFO: [Synth 8-256] done synthesizing module 'IR_Reg' (17#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/IR.v:2]
INFO: [Synth 8-256] done synthesizing module 'processor' (18#1) [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Processor.v:3]
WARNING: [Synth 8-3331] design UART_RX has unconnected port switch
WARNING: [Synth 8-3331] design processor has unconnected port MEMORY_ON
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 358.066 ; gain = 116.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 358.066 ; gain = 116.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/.Xil/Vivado-7284-AquirePC/dcp3/DRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'dram/DRAM_i/blk_mem_gen_0'
Finished Parsing XDC File [D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/.Xil/Vivado-7284-AquirePC/dcp3/DRAM_blk_mem_gen_0_0_in_context.xdc] for cell 'dram/DRAM_i/blk_mem_gen_0'
Parsing XDC File [D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 658.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dram/DRAM_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dram/DRAM_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_RX'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:37]
INFO: [Synth 8-5544] ROM "com_done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wea" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:134]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v:17]
INFO: [Synth 8-5546] ROM "iram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "C_bus" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'd_ram_reg' into 'addr_select_reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Control_Unit.v:94]
WARNING: [Synth 8-6014] Unused sequential element d_ram_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Control_Unit.v:94]
INFO: [Synth 8-5546] ROM "fetch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "process_over_led" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v:15]
WARNING: [Synth 8-6014] Unused sequential element d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit_inc.v:10]
WARNING: [Synth 8-6014] Unused sequential element d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v:12]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:37]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                   START |                            00010 |                              001
                 DATA_RX |                            00100 |                              010
                    STOP |                            01000 |                              011
                 CLEANUP |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UART_RX'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'd_out_reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/A_Bus.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'C_bus_reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'r2_flag_reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'r3_flag_reg' [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/ALU.v:27]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  43 Input     16 Bit        Muxes := 1     
	  44 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	  44 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  44 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 3     
	  44 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addr_mux 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module UART_RX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 2     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module Baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module A_Bus 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module IRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  43 Input     16 Bit        Muxes := 1     
Module Memory_Control 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module Control_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	  44 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  44 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  44 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  44 Input      1 Bit        Muxes := 7     
Module AC_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module R16_bit 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module R8_bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module R16_bit_inc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MAR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module IR_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "alu/C_bus" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rx/index_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Rx.v:134]
WARNING: [Synth 8-6014] Unused sequential element baud/counter_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/Baud_gen.v:17]
WARNING: [Synth 8-6014] Unused sequential element R2/d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v:15]
WARNING: [Synth 8-6014] Unused sequential element R3/d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R8_bit.v:15]
WARNING: [Synth 8-6014] Unused sequential element PC/d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/R16_bit_inc.v:10]
WARNING: [Synth 8-6014] Unused sequential element MAR/d_out_reg was removed.  [D:/GitHub/Image_Downsampling_Processor/Processor.srcs/sources_1/new/MAR.v:12]
WARNING: [Synth 8-3331] design processor has unconnected port MEMORY_ON
WARNING: [Synth 8-3331] design processor has unconnected port switch
INFO: [Synth 8-3886] merging instance 'cu/load_reg[4]' (FDE_1) to 'cu/load_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu/r3_inc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\alu/r3_flag_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\alu/r2_flag_reg )
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[12]' (FDE_1) to 'cu/NS_reg[15]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[11]' (FDE_1) to 'cu/NS_reg[15]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[13]' (FDE_1) to 'cu/NS_reg[15]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[15]' (FDE_1) to 'cu/NS_reg[14]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[14]' (FDE_1) to 'cu/NS_reg[10]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[6]' (FDE_1) to 'cu/NS_reg[10]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[7]' (FDE_1) to 'cu/NS_reg[10]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[8]' (FDE_1) to 'cu/NS_reg[10]'
INFO: [Synth 8-3886] merging instance 'cu/NS_reg[10]' (FDE_1) to 'cu/NS_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu/NS_reg[9] )
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[12]' (FD_1) to 'cu/PS_reg[6]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[11]' (FD_1) to 'cu/PS_reg[6]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[13]' (FD_1) to 'cu/PS_reg[6]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[15]' (FD_1) to 'cu/PS_reg[6]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[14]' (FD_1) to 'cu/PS_reg[6]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[6]' (FD_1) to 'cu/PS_reg[7]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[7]' (FD_1) to 'cu/PS_reg[8]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[8]' (FD_1) to 'cu/PS_reg[9]'
INFO: [Synth 8-3886] merging instance 'cu/PS_reg[10]' (FD_1) to 'cu/PS_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx/com_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cu/PS_reg[9] )
WARNING: [Synth 8-3332] Sequential element (alu/r2_flag_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (alu/r3_flag_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (cu/r3_inc_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (cu/PS_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (cu/NS_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (rx/com_done_reg) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |DRAM_blk_mem_gen_0_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |DRAM_blk_mem_gen_0_0 |     1|
|2     |BUFG                 |     2|
|3     |CARRY4               |    30|
|4     |LUT1                 |    75|
|5     |LUT2                 |    25|
|6     |LUT3                 |    93|
|7     |LUT4                 |    22|
|8     |LUT5                 |    51|
|9     |LUT6                 |   139|
|10    |MUXF7                |     2|
|11    |FDRE                 |   297|
|12    |LD                   |    32|
|13    |IBUF                 |     4|
|14    |OBUF                 |    19|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   807|
|2     |  MAR      |MAR_Reg        |    35|
|3     |  AC       |AC_Reg         |    16|
|4     |  IR       |IR_Reg         |     6|
|5     |  PC       |R16_bit_inc    |    41|
|6     |  R1       |R16_bit        |    26|
|7     |  R2       |R8_bit         |    17|
|8     |  R3       |R8_bit_0       |     8|
|9     |  TEM      |R16_bit_1      |    32|
|10    |  addr_mux |addr_mux       |    32|
|11    |  alu      |ALU            |    29|
|12    |  baud     |Baud_gen       |    22|
|13    |  busA     |A_Bus          |    59|
|14    |  cu       |Control_Unit   |   165|
|15    |  dram     |DRAM_wrapper   |    16|
|16    |    DRAM_i |DRAM           |    16|
|17    |  iram     |IRAM           |     6|
|18    |  mem_con  |Memory_Control |    67|
|19    |  rx       |UART_RX        |   205|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 658.270 ; gain = 116.309
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 658.270 ; gain = 416.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

90 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 658.270 ; gain = 421.320
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/Image_Downsampling_Processor/Processor.runs/synth_1/processor.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 658.270 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 17:11:47 2017...
