{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491947401043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491947401057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 14:49:45 2017 " "Processing started: Tue Apr 11 14:49:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491947401057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947401057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EE371_Lab1 -c EE371_Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EE371_Lab1 -c EE371_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947401057 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1491947403721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1491947403721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 3 3 " "Found 3 design units, including 3 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430084 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430084 ""} { "Info" "ISGN_ENTITY_NAME" "3 counterTestBench " "Found entity 3: counterTestBench" {  } { { "DE1_SoC.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DE1_SoC.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecounter.v 2 2 " "Found 2 design units, including 2 entities, in source file ripplecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleCounter " "Found entity 1: rippleCounter" {  } { { "rippleCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/rippleCounter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430136 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFlipFlop " "Found entity 2: DFlipFlop" {  } { { "rippleCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/rippleCounter.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430136 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an identifier syncrocounter.v(7) " "Verilog HDL syntax error at syncrocounter.v(7) near text: \";\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1491947430190 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "synchrocounter syncrocounter.v(4) " "Ignored design unit \"synchrocounter\" at syncrocounter.v(4) due to previous errors" {  } { { "syncrocounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/syncrocounter.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1491947430196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncrocounter.v 0 0 " "Found 0 design units, including 0 entities, in source file syncrocounter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounter.v 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 johnson " "Found entity 1: johnson" {  } { { "johnsonCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/johnsonCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430263 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "DFlipFlop DFlipFlop.v(1) " "Verilog HDL error at DFlipFlop.v(1): module \"DFlipFlop\" cannot be declared more than once" {  } { { "DFlipFlop.v" "" { Text "U:/EE-371-Lab1-4/Lab1/DFlipFlop.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1491947430316 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DFlipFlop rippleCounter.v(16) " "HDL info at rippleCounter.v(16): see declaration for object \"DFlipFlop\"" {  } { { "rippleCounter.v" "" { Text "U:/EE-371-Lab1-4/Lab1/rippleCounter.v" 16 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491947430323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 0 0 " "Found 0 design units, including 0 entities, in source file dflipflop.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schementrycounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schementrycounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SchemEntryCounter " "Found entity 1: SchemEntryCounter" {  } { { "SchemEntryCounter.bdf" "" { Schematic "U:/EE-371-Lab1-4/Lab1/SchemEntryCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491947430399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430399 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "834 " "Peak virtual memory: 834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491947430927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 11 14:50:30 2017 " "Processing ended: Tue Apr 11 14:50:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491947430927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491947430927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491947430927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491947430927 ""}
