// Seed: 362917521
module module_0;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7
);
  assign id_2 = 1;
  module_0();
  supply1 id_9 = id_3, id_10;
endmodule
module module_2 (
    output wand  id_0,
    output uwire id_1,
    output tri   id_2,
    output uwire id_3,
    output wand  id_4,
    input  tri1  id_5,
    input  tri0  id_6
);
  wire id_8;
  nand (id_0, id_5, id_6, id_8);
  module_0();
endmodule
