Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: singleport_memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "singleport_memory.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "singleport_memory"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : singleport_memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "T:\Lab3_3380\Lab3_memory\seven_seg.vhd" into library work
Parsing entity <senv_seg>.
Parsing architecture <Behavioral> of entity <senv_seg>.
Parsing VHDL file "T:\Lab3_3380\Lab3_memory\mem.vhd" into library work
Parsing entity <singlemem>.
Parsing architecture <Behavioural> of entity <singlemem>.
Parsing VHDL file "T:\Lab3_3380\Lab3_memory\singleport_memory.vhd" into library work
Parsing entity <singleport_memory>.
Parsing architecture <Behavioral> of entity <singleport_memory>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <singleport_memory> (architecture <Behavioral>) from library <work>.

Elaborating entity <singlemem> (architecture <Behavioural>) with generics from library <work>.

Elaborating entity <senv_seg> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "T:\Lab3_3380\Lab3_memory\seven_seg.vhd" Line 53. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <singleport_memory>.
    Related source file is "T:\Lab3_3380\Lab3_memory\singleport_memory.vhd".
    Found 5-bit register for signal <temp_DS>.
    Found 4-bit register for signal <temp_signal>.
    Found 16-bit register for signal <clkdiv>.
    Found finite state machine <FSM_0> for signal <temp_signal>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clkdiv<15> (rising_edge)                       |
    | Power Up State     | 1111                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <clkdiv[15]_GND_5_o_add_0_OUT> created at line 76.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <singleport_memory> synthesized.

Synthesizing Unit <singlemem>.
    Related source file is "T:\Lab3_3380\Lab3_memory\mem.vhd".
        Dwidth = 32
        Awidth = 4
    Set property "ram_style = distributed" for signal <memory>.
    Found 16x32-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 32-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <singlemem> synthesized.

Synthesizing Unit <senv_seg>.
    Related source file is "T:\Lab3_3380\Lab3_memory\seven_seg.vhd".
    Found 32x8-bit Read Only RAM for signal <Z>
    Summary:
	inferred   1 RAM(s).
Unit <senv_seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port RAM                             : 1
 32x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Registers                                            : 3
 16-bit register                                       : 1
 32-bit register                                       : 1
 5-bit register                                        : 1
# Multiplexers                                         : 7
 5-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <dout_20> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_21> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_22> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_23> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_24> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_25> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_26> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_27> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_28> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_29> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_30> of sequential type is unconnected in block <singleMemory>.
WARNING:Xst:2677 - Node <dout_31> of sequential type is unconnected in block <singleMemory>.

Synthesizing (advanced) Unit <senv_seg>.
INFO:Xst:3231 - The small RAM <Mram_Z> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Y>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Z>             |          |
    -----------------------------------------------------------------------
Unit <senv_seg> synthesized (advanced).

Synthesizing (advanced) Unit <singlemem>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_memory>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <singlemem> synthesized (advanced).

Synthesizing (advanced) Unit <singleport_memory>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <singleport_memory> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x32-bit single-port distributed RAM                 : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Multiplexers                                         : 7
 5-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <temp_signal[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 1111  | 00001
 1110  | 00010
 0111  | 00100
 1011  | 01000
 1101  | 10000
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch temp_signal_FSM_FFd5 hinder the constant cleaning in the block singleport_memory.
   You should achieve better results by setting this init to 0.

Optimizing unit <singlemem> ...

Optimizing unit <singleport_memory> ...
WARNING:Xst:2677 - Node <singleMemory/Mram_memory32> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory31> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory30> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory29> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory28> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory27> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory26> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory25> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory24> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory23> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory22> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/Mram_memory21> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_31> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_30> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_29> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_28> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_27> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_26> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_25> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_24> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_23> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_22> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_21> of sequential type is unconnected in block <singleport_memory>.
WARNING:Xst:2677 - Node <singleMemory/dout_20> of sequential type is unconnected in block <singleport_memory>.
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory20>, <singleMemory/Mram_memory19> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory18>, <singleMemory/Mram_memory17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory13> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory12> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory11> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory10> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <singleMemory/Mram_memory16>, <singleMemory/Mram_memory9> are equivalent, second RAM is removed
INFO:Xst:2261 - The FF/Latch <singleMemory/dout_15> in Unit <singleport_memory> is equivalent to the following 7 FFs/Latches, which will be removed : <singleMemory/dout_14> <singleMemory/dout_13> <singleMemory/dout_12> <singleMemory/dout_11> <singleMemory/dout_10> <singleMemory/dout_9> <singleMemory/dout_8> 
INFO:Xst:2261 - The FF/Latch <singleMemory/dout_17> in Unit <singleport_memory> is equivalent to the following FF/Latch, which will be removed : <singleMemory/dout_16> 
INFO:Xst:2261 - The FF/Latch <singleMemory/dout_19> in Unit <singleport_memory> is equivalent to the following FF/Latch, which will be removed : <singleMemory/dout_18> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block singleport_memory, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : singleport_memory.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 71
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 15
#      LUT2                        : 3
#      LUT4                        : 9
#      LUT6                        : 5
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 37
#      FD                          : 37
# RAMS                             : 11
#      RAM16X1S                    : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 4
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  18224     0%  
 Number of Slice LUTs:                   49  out of   9112     0%  
    Number used as Logic:                38  out of   9112     0%  
    Number used as Memory:               11  out of   2176     0%  
       Number used as RAM:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     52
   Number with an unused Flip Flop:      15  out of     52    28%  
   Number with an unused LUT:             3  out of     52     5%  
   Number of fully used LUT-FF pairs:    34  out of     52    65%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    232     7%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkdiv_15                          | NONE(temp_DS_0)        | 10    |
mclk                               | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.498ns (Maximum Frequency: 400.352MHz)
   Minimum input arrival time before clock: 3.275ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv_15'
  Clock period: 2.498ns (frequency: 400.352MHz)
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Delay:               2.498ns (Levels of Logic = 2)
  Source:            temp_signal_FSM_FFd5 (FF)
  Destination:       temp_DS_3 (FF)
  Source Clock:      clkdiv_15 rising
  Destination Clock: clkdiv_15 rising

  Data Path: temp_signal_FSM_FFd5 to temp_DS_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  temp_signal_FSM_FFd5 (temp_signal_FSM_FFd5)
     LUT2:I0->O            4   0.203   0.788  temp_signal_FSM_FFd4-In1 (temp_signal_FSM_FFd4-In)
     LUT6:I4->O            1   0.203   0.000  Mmux_temp_signal[3]_inp[4]_wide_mux_2_OUT<3> (temp_signal[3]_inp[4]_wide_mux_2_OUT<3>)
     FD:D                      0.102          temp_DS_3
    ----------------------------------------
    Total                      2.498ns (0.955ns logic, 1.543ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 1.952ns (frequency: 512.334MHz)
  Total number of paths / destination ports: 147 / 27
-------------------------------------------------------------------------
Delay:               1.952ns (Levels of Logic = 17)
  Source:            clkdiv_0 (FF)
  Destination:       clkdiv_15 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: clkdiv_0 to clkdiv_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  clkdiv_0 (clkdiv_0)
     INV:I->O              1   0.206   0.000  Mcount_clkdiv_lut<0>_INV_0 (Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_clkdiv_cy<0> (Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<1> (Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<2> (Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<3> (Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<4> (Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<5> (Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<6> (Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<7> (Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<8> (Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<9> (Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<10> (Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<11> (Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<12> (Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_clkdiv_cy<13> (Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_clkdiv_cy<14> (Mcount_clkdiv_cy<14>)
     XORCY:CI->O           1   0.180   0.000  Mcount_clkdiv_xor<15> (Result<15>)
     FD:D                      0.102          clkdiv_15
    ----------------------------------------
    Total                      1.952ns (1.373ns logic, 0.579ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 88 / 55
-------------------------------------------------------------------------
Offset:              3.275ns (Levels of Logic = 2)
  Source:            Si<3> (PAD)
  Destination:       singleMemory/dout_19 (FF)
  Destination Clock: mclk rising

  Data Path: Si<3> to singleMemory/dout_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   1.222   1.133  Si_3_IBUF (Si_3_IBUF)
     RAM16X1S:A3->O        1   0.205   0.579  singleMemory/Mram_memory1 (singleMemory/BUS_0034_din[31]_mux_2_OUT<0>)
     FD:D                      0.102          singleMemory/dout_0
    ----------------------------------------
    Total                      3.275ns (1.563ns logic, 1.712ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv_15'
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            temp_DS_1 (FF)
  Destination:       lights<6> (PAD)
  Source Clock:      clkdiv_15 rising

  Data Path: temp_DS_1 to lights<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  temp_DS_1 (temp_DS_1)
     LUT4:I0->O            1   0.203   0.579  decoder/Mram_Z61 (lights_6_OBUF)
     OBUF:I->O                 2.571          lights_6_OBUF (lights<6>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkdiv_15      |    2.498|         |         |         |
mclk           |    2.499|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    1.952|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.89 secs
 
--> 

Total memory usage is 258080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :   15 (   0 filtered)

