=====
SETUP
1.653
12.117
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[6] 
11.491
12.117
\cnt_Z[6] 
12.117
=====
SETUP
1.653
12.117
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[12] 
11.491
12.117
\cnt_Z[12] 
12.117
=====
SETUP
1.653
12.117
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[13] 
11.491
12.117
\cnt_Z[13] 
12.117
=====
SETUP
1.653
12.117
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[14] 
11.491
12.117
\cnt_Z[14] 
12.117
=====
SETUP
1.653
12.117
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[11] 
11.491
12.117
\cnt_Z[11] 
12.117
=====
SETUP
1.653
12.117
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[16] 
11.491
12.117
\cnt_Z[16] 
12.117
=====
SETUP
1.754
12.016
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[24] 
10.984
12.016
\cnt_Z[24] 
12.016
=====
SETUP
1.754
12.016
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[19] 
10.984
12.016
\cnt_Z[19] 
12.016
=====
SETUP
1.754
12.016
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[18] 
10.984
12.016
\cnt_Z[18] 
12.016
=====
SETUP
1.754
12.016
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[20] 
10.984
12.016
\cnt_Z[20] 
12.016
=====
SETUP
1.754
12.016
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[21] 
10.984
12.016
\cnt_Z[21] 
12.016
=====
SETUP
1.754
12.016
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.662
\cnt_3_cZ[22] 
10.984
12.016
\cnt_Z[22] 
12.016
=====
SETUP
2.582
11.544
14.126
clk_50M_ibuf
0.000
0.982
\cnt_Z[22] 
4.370
4.828
clk_led4_16_cZ
5.966
6.998
clk_led4_22_cZ
7.802
8.834
clk_led4_cZ
8.840
9.642
clk_led_Z
11.544
=====
SETUP
4.406
9.720
14.126
clk_50M_ibuf
5.000
5.984
\u_ao_top/u_ao_mem_ctrl/mem_mem_0_0 
9.720
=====
SETUP
4.475
9.295
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
7.877
un3_cnt_cry_8_0
7.877
7.934
un3_cnt_cry_9_0
7.934
7.991
un3_cnt_cry_10_0
7.991
8.048
un3_cnt_cry_11_0
8.048
8.105
un3_cnt_cry_12_0
8.105
8.162
un3_cnt_cry_13_0
8.162
8.219
un3_cnt_cry_14_0
8.219
8.276
un3_cnt_cry_15_0
8.276
8.333
un3_cnt_cry_16_0
8.333
8.390
un3_cnt_cry_17_0
8.390
8.447
un3_cnt_cry_18_0
8.447
8.504
un3_cnt_cry_19_0
8.504
8.561
un3_cnt_cry_20_0
8.561
8.618
un3_cnt_cry_21_0
8.618
8.675
un3_cnt_cry_22_0
8.675
8.732
un3_cnt_cry_23_0
8.732
9.295
\cnt_Z[23] 
9.295
=====
SETUP
4.817
8.953
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
7.877
un3_cnt_cry_8_0
7.877
7.934
un3_cnt_cry_9_0
7.934
7.991
un3_cnt_cry_10_0
7.991
8.048
un3_cnt_cry_11_0
8.048
8.105
un3_cnt_cry_12_0
8.105
8.162
un3_cnt_cry_13_0
8.162
8.219
un3_cnt_cry_14_0
8.219
8.276
un3_cnt_cry_15_0
8.276
8.333
un3_cnt_cry_16_0
8.333
8.390
un3_cnt_cry_17_0
8.390
8.953
\cnt_Z[17] 
8.953
=====
SETUP
4.931
8.839
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
7.877
un3_cnt_cry_8_0
7.877
7.934
un3_cnt_cry_9_0
7.934
7.991
un3_cnt_cry_10_0
7.991
8.048
un3_cnt_cry_11_0
8.048
8.105
un3_cnt_cry_12_0
8.105
8.162
un3_cnt_cry_13_0
8.162
8.219
un3_cnt_cry_14_0
8.219
8.276
un3_cnt_cry_15_0
8.276
8.839
\cnt_Z[15] 
8.839
=====
SETUP
5.216
8.554
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
7.877
un3_cnt_cry_8_0
7.877
7.934
un3_cnt_cry_9_0
7.934
7.991
un3_cnt_cry_10_0
7.991
8.554
\cnt_Z[10] 
8.554
=====
SETUP
5.273
8.497
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
7.877
un3_cnt_cry_8_0
7.877
7.934
un3_cnt_cry_9_0
7.934
8.497
\cnt_Z[9] 
8.497
=====
SETUP
5.330
8.440
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
7.877
un3_cnt_cry_8_0
7.877
8.440
\cnt_Z[8] 
8.440
=====
SETUP
5.387
8.383
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[6] 
4.370
4.828
un3_cnt_cry_6_0
6.775
7.820
un3_cnt_cry_7_0
7.820
8.383
\cnt_Z[7] 
8.383
=====
SETUP
6.824
6.946
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_cry_1_0
5.167
6.212
un3_cnt_cry_2_0
6.212
6.269
un3_cnt_cry_3_0
6.269
6.326
un3_cnt_cry_4_0
6.326
6.383
un3_cnt_cry_5_0
6.383
6.946
\cnt_Z[5] 
6.946
=====
SETUP
6.881
6.889
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_cry_1_0
5.167
6.212
un3_cnt_cry_2_0
6.212
6.269
un3_cnt_cry_3_0
6.269
6.326
un3_cnt_cry_4_0
6.326
6.889
\cnt_Z[4] 
6.889
=====
SETUP
6.938
6.832
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_cry_1_0
5.167
6.212
un3_cnt_cry_2_0
6.212
6.269
un3_cnt_cry_3_0
6.269
6.832
\cnt_Z[3] 
6.832
=====
SETUP
6.995
6.775
13.770
clk_50M_ibuf
0.000
0.982
\cnt_Z[1] 
4.370
4.828
un3_cnt_cry_1_0
5.167
6.212
un3_cnt_cry_2_0
6.212
6.775
\cnt_Z[2] 
6.775
=====
HOLD
0.708
4.067
3.359
clk_50M_ibuf
0.000
0.844
clk_led_Z
3.359
3.693
clk_led_i_i_cZ
3.695
4.067
clk_led_Z
4.067
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[8] 
3.359
3.693
un3_cnt_cry_8_0
3.695
4.212
\cnt_Z[8] 
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[0] 
3.359
3.693
un3_cnt_cry_0_0
3.695
4.212
\cnt_Z[0] 
4.212
=====
HOLD
0.853
4.212
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[2] 
3.359
3.693
un3_cnt_cry_2_0
3.695
4.212
\cnt_Z[2] 
4.212
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[23] 
3.359
3.693
un3_cnt_cry_23_0
3.927
4.444
\cnt_Z[23] 
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[10] 
3.359
3.693
un3_cnt_cry_10_0
3.927
4.444
\cnt_Z[10] 
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[17] 
3.359
3.693
un3_cnt_cry_17_0
3.927
4.444
\cnt_Z[17] 
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[4] 
3.359
3.693
un3_cnt_cry_4_0
3.927
4.444
\cnt_Z[4] 
4.444
=====
HOLD
1.085
4.444
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[5] 
3.359
3.693
un3_cnt_cry_5_0
3.927
4.444
\cnt_Z[5] 
4.444
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[9] 
3.359
3.693
un3_cnt_cry_9_0
3.930
4.447
\cnt_Z[9] 
4.447
=====
HOLD
1.088
4.447
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[1] 
3.359
3.693
un3_cnt_cry_1_0
3.930
4.447
\cnt_Z[1] 
4.447
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[7] 
3.359
3.693
un3_cnt_cry_7_0
3.935
4.452
\cnt_Z[7] 
4.452
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[15] 
3.359
3.693
un3_cnt_cry_15_0
3.935
4.452
\cnt_Z[15] 
4.452
=====
HOLD
1.093
4.452
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[3] 
3.359
3.693
un3_cnt_cry_3_0
3.935
4.452
\cnt_Z[3] 
4.452
=====
HOLD
-0.079
3.367
3.445
clk_50M_ibuf
0.000
0.844
\u_ao_top/u_ao_mem_ctrl/mem_mem_0_0 
3.367
=====
HOLD
2.486
5.846
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[21] 
3.359
3.693
un3_cnt_cry_21_0
4.223
4.761
\cnt_3_cZ[21] 
5.290
5.846
\cnt_Z[21] 
5.846
=====
HOLD
2.565
5.924
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[24] 
3.359
3.693
un3_cnt_s_24_0
4.264
4.781
\cnt_3_cZ[24] 
5.368
5.924
\cnt_Z[24] 
5.924
=====
HOLD
2.608
5.967
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[19] 
3.359
3.693
un3_cnt_cry_19_0
4.528
5.066
\cnt_3_cZ[19] 
5.595
5.967
\cnt_Z[19] 
5.967
=====
HOLD
2.657
6.016
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[18] 
3.359
3.693
un3_cnt_cry_18_0
4.225
4.763
\cnt_3_cZ[18] 
5.292
6.016
\cnt_Z[18] 
6.016
=====
HOLD
2.692
6.052
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[13] 
3.359
3.693
un3_cnt_cry_13_0
4.242
4.780
\cnt_3_cZ[13] 
5.328
6.052
\cnt_Z[13] 
6.052
=====
HOLD
2.751
6.110
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[8] 
3.359
3.693
un3_cnt_cry_8_0
3.695
4.369
un3_cnt_cry_9_0
4.369
4.400
un3_cnt_cry_10_0
4.400
4.431
un3_cnt_cry_11_0
4.431
4.462
un3_cnt_cry_12_0
4.462
4.493
un3_cnt_cry_13_0
4.493
4.524
un3_cnt_cry_14_0
4.524
5.006
\cnt_3_cZ[14] 
5.554
6.110
\cnt_Z[14] 
6.110
=====
HOLD
2.889
6.249
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[22] 
3.359
3.693
un3_cnt_cry_22_0
4.458
4.996
\cnt_3_cZ[22] 
5.525
6.249
\cnt_Z[22] 
6.249
=====
HOLD
2.892
6.251
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[20] 
3.359
3.693
un3_cnt_cry_20_0
4.460
4.998
\cnt_3_cZ[20] 
5.527
6.251
\cnt_Z[20] 
6.251
=====
HOLD
2.939
6.298
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[16] 
3.359
3.693
un3_cnt_cry_16_0
4.242
4.780
\cnt_3_cZ[16] 
5.572
6.298
\cnt_Z[16] 
6.298
=====
HOLD
2.994
6.354
3.359
clk_50M_ibuf
0.000
0.844
\cnt_Z[2] 
3.359
3.693
un3_cnt_cry_2_0
3.695
4.369
un3_cnt_cry_3_0
4.369
4.400
un3_cnt_cry_4_0
4.400
4.431
un3_cnt_cry_5_0
4.431
4.462
un3_cnt_cry_6_0
4.462
4.944
\cnt_3_cZ[6] 
5.798
6.354
\cnt_Z[6] 
6.354
