<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>51</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper SobelFilter_RAM_2560X8_1</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>132</source_line>
		<phase>sched</phase>
		<order>52</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>132</source_line>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<resource>
		<res_id>206</res_id>
		<opcode>224</opcode>
		<opcode>225</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2560X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>207</res_id>
		<opcode>226</opcode>
		<opcode>227</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2560X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>208</res_id>
		<opcode>228</opcode>
		<opcode>229</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2560X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>125</res_id>
		<opcode>143</opcode>
		<latency>0</latency>
		<delay>0.1949</delay>
		<module_name>SobelFilter_Add2i1u9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>57.8151</unit_area>
		<comb_area>57.8151</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>SobelFilter_LtiLLs11_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>122</res_id>
		<opcode>140</opcode>
		<latency>0</latency>
		<delay>0.0720</delay>
		<module_name>SobelFilter_Add2i1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>SobelFilter_Lti4s4_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>124</res_id>
		<opcode>142</opcode>
		<latency>0</latency>
		<delay>0.3582</delay>
		<module_name>SobelFilter_Add3u9u2Cati0u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(d + (b + a))</label>
		<unit_area>66.3480</unit_area>
		<comb_area>66.3480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>115</res_id>
		<opcode>133</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>SobelFilter_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>205</res_id>
		<opcode>223</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>128</res_id>
		<opcode>146</opcode>
		<latency>0</latency>
		<delay>0.9031</delay>
		<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
		<unit_area>679.5540</unit_area>
		<comb_area>679.5540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>129</res_id>
		<opcode>147</opcode>
		<latency>0</latency>
		<delay>2.7099</delay>
		<module_name>SobelFilter_Div_8U_29_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>653.5962</unit_area>
		<comb_area>653.5962</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>117</res_id>
		<opcode>135</opcode>
		<latency>0</latency>
		<delay>0.6424</delay>
		<module_name>SobelFilter_Add2Mul2s8u8s8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
		<unit_area>318.3336</unit_area>
		<comb_area>318.3336</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>131</res_id>
		<opcode>149</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Add_2U_10_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>116</res_id>
		<opcode>134</opcode>
		<latency>0</latency>
		<delay>0.0360</delay>
		<module_name>SobelFilter_Lti3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>5.2497</unit_area>
		<comb_area>5.2497</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>119</res_id>
		<opcode>137</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Add2n128s8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000003_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>20985</id>
			<opcode>225</opcode>
			<source_loc>17166</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20986</id>
			<opcode>227</opcode>
			<source_loc>17172</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20987</id>
			<opcode>229</opcode>
			<source_loc>17178</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20813</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2340</sub_loc>
		</source_loc>
		<op>
			<id>20814</id>
			<opcode>143</opcode>
			<source_loc>2340</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20815</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2312,2311</sub_loc>
		</source_loc>
		<op>
			<id>20816</id>
			<opcode>11</opcode>
			<source_loc>2312,2311</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20817</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2343</sub_loc>
		</source_loc>
		<op>
			<id>20818</id>
			<opcode>140</opcode>
			<source_loc>2343</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20819</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2307,2306</sub_loc>
		</source_loc>
		<op>
			<id>20820</id>
			<opcode>2</opcode>
			<source_loc>2307,2306</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20821</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17216</sub_loc>
		</source_loc>
		<op>
			<id>20822</id>
			<opcode>18</opcode>
			<source_loc>17216</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20988</id>
			<opcode>225</opcode>
			<source_loc>17216</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20823</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17221</sub_loc>
		</source_loc>
		<op>
			<id>20824</id>
			<opcode>18</opcode>
			<source_loc>17221</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20989</id>
			<opcode>227</opcode>
			<source_loc>17221</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20825</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17226</sub_loc>
		</source_loc>
		<op>
			<id>20826</id>
			<opcode>18</opcode>
			<source_loc>17226</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20990</id>
			<opcode>229</opcode>
			<source_loc>17226</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20827</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2377</sub_loc>
		</source_loc>
		<op>
			<id>20828</id>
			<opcode>143</opcode>
			<source_loc>2377</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20829</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2350,2349</sub_loc>
		</source_loc>
		<op>
			<id>20830</id>
			<opcode>11</opcode>
			<source_loc>2350,2349</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6709</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17259,17283,17307</sub_loc>
		</source_loc>
		<source_loc>
			<id>20831</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18810,18813,6709</sub_loc>
		</source_loc>
		<op>
			<id>20832</id>
			<opcode>142</opcode>
			<source_loc>18810,18813,6709</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20991</id>
			<opcode>224</opcode>
			<source_loc>17259,17283,17307</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17253,17277,17301</sub_loc>
		</source_loc>
		<source_loc>
			<id>20834</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18832,18833,6727</sub_loc>
		</source_loc>
		<op>
			<id>20835</id>
			<opcode>142</opcode>
			<source_loc>18832,18833,6727</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20992</id>
			<opcode>226</opcode>
			<source_loc>17253,17277,17301</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6751</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17247,17271,17295</sub_loc>
		</source_loc>
		<source_loc>
			<id>20837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18852,18853,6751</sub_loc>
		</source_loc>
		<op>
			<id>20838</id>
			<opcode>142</opcode>
			<source_loc>18852,18853,6751</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20993</id>
			<opcode>228</opcode>
			<source_loc>17247,17271,17295</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6759</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17242,17266,17290</sub_loc>
		</source_loc>
		<source_loc>
			<id>20840</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18865,18868,6759</sub_loc>
		</source_loc>
		<op>
			<id>20841</id>
			<opcode>133</opcode>
			<source_loc>18865,18868,6759</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20994</id>
			<opcode>223</opcode>
			<source_loc>17242,17266,17290</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2432,2422,2421,2420,2412,2411,2431,2430</sub_loc>
		</source_loc>
		<op>
			<id>20844</id>
			<opcode>146</opcode>
			<source_loc>2432,2422,2421,2420,2412,2411,2431,2430</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20845</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2434,2433</sub_loc>
		</source_loc>
		<op>
			<id>20846</id>
			<opcode>147</opcode>
			<source_loc>2434,2433</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20847</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2441,2440</sub_loc>
		</source_loc>
		<op>
			<id>20848</id>
			<opcode>135</opcode>
			<source_loc>2441,2440</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20849</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2471,2461,2460,2459,2451,2450,2470,2469</sub_loc>
		</source_loc>
		<op>
			<id>20850</id>
			<opcode>146</opcode>
			<source_loc>2471,2461,2460,2459,2451,2450,2470,2469</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20851</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2473,2472</sub_loc>
		</source_loc>
		<op>
			<id>20852</id>
			<opcode>147</opcode>
			<source_loc>2473,2472</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20853</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2480,2479</sub_loc>
		</source_loc>
		<op>
			<id>20854</id>
			<opcode>135</opcode>
			<source_loc>2480,2479</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20855</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2510,2500,2499,2498,2490,2489,2509,2508</sub_loc>
		</source_loc>
		<op>
			<id>20856</id>
			<opcode>146</opcode>
			<source_loc>2510,2500,2499,2498,2490,2489,2509,2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20857</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2512,2511</sub_loc>
		</source_loc>
		<op>
			<id>20858</id>
			<opcode>147</opcode>
			<source_loc>2512,2511</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20859</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2519,2518</sub_loc>
		</source_loc>
		<op>
			<id>20860</id>
			<opcode>135</opcode>
			<source_loc>2519,2518</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20861</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2520</sub_loc>
		</source_loc>
		<op>
			<id>20862</id>
			<opcode>149</opcode>
			<source_loc>2520</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20863</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2397,2396</sub_loc>
		</source_loc>
		<op>
			<id>20864</id>
			<opcode>134</opcode>
			<source_loc>2397,2396</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20865</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2523</sub_loc>
		</source_loc>
		<op>
			<id>20866</id>
			<opcode>149</opcode>
			<source_loc>2523</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2392,2391</sub_loc>
		</source_loc>
		<op>
			<id>20868</id>
			<opcode>134</opcode>
			<source_loc>2392,2391</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20869</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2529,995</sub_loc>
		</source_loc>
		<op>
			<id>20870</id>
			<opcode>137</opcode>
			<source_loc>2529,995</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20871</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2534,995</sub_loc>
		</source_loc>
		<op>
			<id>20872</id>
			<opcode>137</opcode>
			<source_loc>2534,995</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2539,995</sub_loc>
		</source_loc>
		<op>
			<id>20874</id>
			<opcode>137</opcode>
			<source_loc>2539,995</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20875</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2564</sub_loc>
		</source_loc>
		<op>
			<id>20876</id>
			<opcode>143</opcode>
			<source_loc>2564</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20877</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2383,2382</sub_loc>
		</source_loc>
		<op>
			<id>20878</id>
			<opcode>11</opcode>
			<source_loc>2383,2382</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20879</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17422</sub_loc>
		</source_loc>
		<op>
			<id>20880</id>
			<opcode>14</opcode>
			<source_loc>17422</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20995</id>
			<opcode>224</opcode>
			<source_loc>17422</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20996</id>
			<opcode>225</opcode>
			<source_loc>17418</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17430</sub_loc>
		</source_loc>
		<op>
			<id>20883</id>
			<opcode>14</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20997</id>
			<opcode>226</opcode>
			<source_loc>17430</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20998</id>
			<opcode>227</opcode>
			<source_loc>17426</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20885</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17438</sub_loc>
		</source_loc>
		<op>
			<id>20886</id>
			<opcode>14</opcode>
			<source_loc>17438</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>20999</id>
			<opcode>228</opcode>
			<source_loc>17438</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21000</id>
			<opcode>229</opcode>
			<source_loc>17434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20888</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17446</sub_loc>
		</source_loc>
		<op>
			<id>20889</id>
			<opcode>16</opcode>
			<source_loc>17446</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20890</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17442</sub_loc>
		</source_loc>
		<op>
			<id>20891</id>
			<opcode>14</opcode>
			<source_loc>17442</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21001</id>
			<opcode>224</opcode>
			<source_loc>17446</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21002</id>
			<opcode>225</opcode>
			<source_loc>17442</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20893</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17454</sub_loc>
		</source_loc>
		<op>
			<id>20894</id>
			<opcode>16</opcode>
			<source_loc>17454</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20895</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17450</sub_loc>
		</source_loc>
		<op>
			<id>20896</id>
			<opcode>14</opcode>
			<source_loc>17450</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21003</id>
			<opcode>226</opcode>
			<source_loc>17454</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21004</id>
			<opcode>227</opcode>
			<source_loc>17450</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20898</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17462</sub_loc>
		</source_loc>
		<op>
			<id>20899</id>
			<opcode>16</opcode>
			<source_loc>17462</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20900</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17458</sub_loc>
		</source_loc>
		<op>
			<id>20901</id>
			<opcode>14</opcode>
			<source_loc>17458</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21005</id>
			<opcode>228</opcode>
			<source_loc>17462</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21006</id>
			<opcode>229</opcode>
			<source_loc>17458</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20903</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17470</sub_loc>
		</source_loc>
		<op>
			<id>20904</id>
			<opcode>15</opcode>
			<source_loc>17470</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20905</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17466</sub_loc>
		</source_loc>
		<op>
			<id>20906</id>
			<opcode>16</opcode>
			<source_loc>17466</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21007</id>
			<opcode>224</opcode>
			<source_loc>17470</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21008</id>
			<opcode>225</opcode>
			<source_loc>17466</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20908</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17478</sub_loc>
		</source_loc>
		<op>
			<id>20909</id>
			<opcode>15</opcode>
			<source_loc>17478</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20910</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17474</sub_loc>
		</source_loc>
		<op>
			<id>20911</id>
			<opcode>16</opcode>
			<source_loc>17474</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21009</id>
			<opcode>226</opcode>
			<source_loc>17478</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21010</id>
			<opcode>227</opcode>
			<source_loc>17474</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17486</sub_loc>
		</source_loc>
		<op>
			<id>20914</id>
			<opcode>15</opcode>
			<source_loc>17486</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17482</sub_loc>
		</source_loc>
		<op>
			<id>20916</id>
			<opcode>16</opcode>
			<source_loc>17482</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21011</id>
			<opcode>228</opcode>
			<source_loc>17486</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21012</id>
			<opcode>229</opcode>
			<source_loc>17482</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17494</sub_loc>
		</source_loc>
		<op>
			<id>20919</id>
			<opcode>18</opcode>
			<source_loc>17494</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20920</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17490</sub_loc>
		</source_loc>
		<op>
			<id>20921</id>
			<opcode>15</opcode>
			<source_loc>17490</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21013</id>
			<opcode>224</opcode>
			<source_loc>17494</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21014</id>
			<opcode>225</opcode>
			<source_loc>17490</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6715</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17502,17518</sub_loc>
		</source_loc>
		<source_loc>
			<id>20923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18825,6715</sub_loc>
		</source_loc>
		<op>
			<id>20924</id>
			<opcode>18</opcode>
			<source_loc>18825,6715</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17498</sub_loc>
		</source_loc>
		<op>
			<id>20926</id>
			<opcode>15</opcode>
			<source_loc>17498</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21015</id>
			<opcode>226</opcode>
			<source_loc>17502,17518</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21016</id>
			<opcode>227</opcode>
			<source_loc>17498</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>6733</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17510,17514</sub_loc>
		</source_loc>
		<source_loc>
			<id>20928</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18845,6733</sub_loc>
		</source_loc>
		<op>
			<id>20929</id>
			<opcode>18</opcode>
			<source_loc>18845,6733</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17506</sub_loc>
		</source_loc>
		<op>
			<id>20931</id>
			<opcode>15</opcode>
			<source_loc>17506</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21017</id>
			<opcode>228</opcode>
			<source_loc>17510,17514</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21018</id>
			<opcode>229</opcode>
			<source_loc>17506</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20933</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18845,6733</sub_loc>
		</source_loc>
		<op>
			<id>20934</id>
			<opcode>18</opcode>
			<source_loc>18845,6733</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21019</id>
			<opcode>229</opcode>
			<source_loc>17510,17514</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20935</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17522</sub_loc>
		</source_loc>
		<op>
			<id>20936</id>
			<opcode>18</opcode>
			<source_loc>17522</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21020</id>
			<opcode>225</opcode>
			<source_loc>17522</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18825,6715</sub_loc>
		</source_loc>
		<op>
			<id>20938</id>
			<opcode>18</opcode>
			<source_loc>18825,6715</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21021</id>
			<opcode>227</opcode>
			<source_loc>17502,17518</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>20939</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2708</sub_loc>
		</source_loc>
		<op>
			<id>20940</id>
			<opcode>143</opcode>
			<source_loc>2708</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>20941</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2570,2569</sub_loc>
		</source_loc>
		<op>
			<id>20942</id>
			<opcode>11</opcode>
			<source_loc>2570,2569</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>200</res_id>
		<opcode>218</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>SobelFilter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>21040</id>
			<opcode>218</opcode>
			<source_loc>12648,12647,12646,12645,18874,12677,12678,12679,12681,12680,6124,12675,12708,12711,12710,12709,12707,12720,12721,12723,12722</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>130</res_id>
		<opcode>148</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>SobelFilter_N_Muxb_1_2_23_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>21041</id>
			<opcode>148</opcode>
			<source_loc>18876</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>201</res_id>
		<opcode>219</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>21042</id>
			<opcode>219</opcode>
			<source_loc>11761</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>21043</id>
			<opcode>148</opcode>
			<source_loc>18877</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>202</res_id>
		<opcode>220</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>21044</id>
			<opcode>220</opcode>
			<source_loc>10610</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>21045</id>
			<opcode>219</opcode>
			<source_loc>10418</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>203</res_id>
		<opcode>221</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>21046</id>
			<opcode>221</opcode>
			<source_loc>10328</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>204</res_id>
		<opcode>222</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>21047</id>
			<opcode>222</opcode>
			<source_loc>9988</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>21048</id>
			<opcode>220</opcode>
			<source_loc>9984</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>21049</id>
			<opcode>219</opcode>
			<source_loc>9792</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>21050</id>
			<opcode>221</opcode>
			<source_loc>9702</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>21051</id>
			<opcode>222</opcode>
			<source_loc>9362</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_2</thread>
		<op>
			<id>21052</id>
			<opcode>220</opcode>
			<source_loc>9358</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_2</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_2</thread>
		<op>
			<id>21053</id>
			<opcode>219</opcode>
			<source_loc>8862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_2</thread>
		<op>
			<id>21054</id>
			<opcode>221</opcode>
			<source_loc>8711</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_2</thread>
		<op>
			<id>21055</id>
			<opcode>222</opcode>
			<source_loc>8063</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2560 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>57</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2560 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>58</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2560 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2560 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2560 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2560 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../SobelFilter.h</source_path>
		<source_line>19</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_r.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_g.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result_b.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_2</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_2</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_2</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_2</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_2</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>22</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>23</value>
	</sched_order>
	<source_loc>
		<id>21068</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10315</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>21069</id>
			<source_loc>10312</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>o_result_r.m_req.m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21070</id>
			<source_loc>10316</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>o_result_r.m_req.m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21071</id>
			<source_loc>21068</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>21071</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>21070</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>21069</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>21075</id>
			<source_loc>21069</source_loc>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21076</id>
			<source_loc>21071</source_loc>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_r_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>94</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17875</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>94</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6137</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21077</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9689</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>21078</id>
			<source_loc>9686</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>o_result_g.m_req.m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21079</id>
			<source_loc>9690</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>o_result_g.m_req.m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21080</id>
			<source_loc>21077</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>21080</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>21079</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>21078</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>21084</id>
			<source_loc>21078</source_loc>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21085</id>
			<source_loc>21080</source_loc>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_g_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>113</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17883</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>113</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6146</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21086</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8698</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_2</thread>
		<io_op>
			<id>21087</id>
			<source_loc>8695</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>o_result_b.m_req.m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21088</id>
			<source_loc>8699</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>o_result_b.m_req.m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21089</id>
			<source_loc>21086</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_2</thread>
		<timing_path>
			<name>gen_prev_trig_reg_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>21089</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>21088</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>21087</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_2</thread>
		<timing_path>
			<name>gen_prev_trig_reg_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
		<reg_op>
			<id>21093</id>
			<source_loc>21087</source_loc>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21094</id>
			<source_loc>21089</source_loc>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_b_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>8</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>132</id>
			<thread>gen_prev_trig_reg_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>17891</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>132</id>
			<thread>gen_prev_trig_reg_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6155</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21095</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10320,10320</sub_loc>
	</source_loc>
	<source_loc>
		<id>21096</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13416</opcode>
		<sub_loc>10320,10320</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>21099</id>
			<source_loc>10326</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21100</id>
			<source_loc>10327</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_r_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21101</id>
			<source_loc>21046</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>221</opcode>
			<label>^</label>
			<op>
				<id>11</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21102</id>
			<source_loc>21096</source_loc>
			<order>4</order>
			<sig_name>o_result_r_m_req_active_s</sig_name>
			<label>o_result_r.m_req_active:o_result_r_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21100</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21102</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21099</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21102</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21100</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21099</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>91</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17874</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>91</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6136</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21105</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10607,10607</sub_loc>
	</source_loc>
	<source_loc>
		<id>21106</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13278</opcode>
		<sub_loc>10607,10607</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>110</res_id>
		<opcode>128</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>21109</id>
			<source_loc>10608</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>o_result_r.m_unacked_req:o_result_r_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21110</id>
			<source_loc>10609</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_req_active_s</sig_name>
			<label>m_req_active:o_result_r_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21111</id>
			<source_loc>21044</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>220</opcode>
			<label>|</label>
			<op>
				<id>17</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21112</id>
			<source_loc>21106</source_loc>
			<order>4</order>
			<sig_name>o_result_r_vld</sig_name>
			<label>o_result_r.vld:o_result_r_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>18</id>
				<op_kind>output</op_kind>
				<object>o_result_r_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21110</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21110</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
				<state>3</state>
				<source_loc>21112</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21109</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
				<state>3</state>
				<source_loc>21112</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21109</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_r_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>82</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17870</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>82</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6131</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21118</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9986,9986</sub_loc>
	</source_loc>
	<source_loc>
		<id>21119</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13363</opcode>
		<sub_loc>9986,9986</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>21121</id>
			<source_loc>9987</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>21</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21122</id>
			<source_loc>21047</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<opcode>222</opcode>
			<label>!</label>
			<op>
				<id>22</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21123</id>
			<source_loc>21119</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_next_trig_req</sig_name>
			<label>o_result_r.m_req.m_next_trig_req:o_result_r_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21121</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>21123</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21121</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>99</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17877</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>99</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6139</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21126</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9694,9694</sub_loc>
	</source_loc>
	<source_loc>
		<id>21127</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13441</opcode>
		<sub_loc>9694,9694</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>21130</id>
			<source_loc>9700</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21131</id>
			<source_loc>9701</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_g_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21132</id>
			<source_loc>21050</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>221</opcode>
			<label>^</label>
			<op>
				<id>27</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21133</id>
			<source_loc>21127</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_req_active_s</sig_name>
			<label>o_result_g.m_req_active:o_result_g_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21131</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21133</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21130</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21133</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21131</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21130</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>110</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17882</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>110</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6145</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21136</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9981,9981</sub_loc>
	</source_loc>
	<source_loc>
		<id>21137</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13275</opcode>
		<sub_loc>9981,9981</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>21140</id>
			<source_loc>9982</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>o_result_g.m_unacked_req:o_result_g_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21141</id>
			<source_loc>9983</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_req_active_s</sig_name>
			<label>m_req_active:o_result_g_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>32</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21142</id>
			<source_loc>21048</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>220</opcode>
			<label>|</label>
			<op>
				<id>33</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21143</id>
			<source_loc>21137</source_loc>
			<order>4</order>
			<sig_name>o_result_g_vld</sig_name>
			<label>o_result_g.vld:o_result_g_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>o_result_g_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21141</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21141</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
				<state>3</state>
				<source_loc>21143</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21140</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
				<state>3</state>
				<source_loc>21143</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21140</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_g_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>101</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17878</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>101</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6140</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21149</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9360,9360</sub_loc>
	</source_loc>
	<source_loc>
		<id>21150</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13379</opcode>
		<sub_loc>9360,9360</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>21152</id>
			<source_loc>9361</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>37</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21153</id>
			<source_loc>21051</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<opcode>222</opcode>
			<label>!</label>
			<op>
				<id>38</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21154</id>
			<source_loc>21150</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_req_m_next_trig_req</sig_name>
			<label>o_result_g.m_req.m_next_trig_req:o_result_g_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21152</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>21154</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21152</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17885</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6148</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21157</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8703,8703</sub_loc>
	</source_loc>
	<source_loc>
		<id>21158</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13466</opcode>
		<sub_loc>8703,8703</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_active_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_2</thread>
		<io_op>
			<id>21161</id>
			<source_loc>8709</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21162</id>
			<source_loc>8710</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_b_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21163</id>
			<source_loc>21054</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<opcode>221</opcode>
			<label>^</label>
			<op>
				<id>43</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21164</id>
			<source_loc>21158</source_loc>
			<order>4</order>
			<sig_name>o_result_b_m_req_active_s</sig_name>
			<label>o_result_b.m_req_active:o_result_b_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_active_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_2</thread>
		<timing_path>
			<name>gen_active_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21162</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21164</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21161</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21164</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21162</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21161</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_2</thread>
		<timing_path>
			<name>gen_active_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>129</id>
			<thread>gen_active_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>17890</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>129</id>
			<thread>gen_active_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6154</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21167</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9355,9355</sub_loc>
	</source_loc>
	<source_loc>
		<id>21168</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13272</opcode>
		<sub_loc>9355,9355</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_vld_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_2</thread>
		<io_op>
			<id>21171</id>
			<source_loc>9356</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>o_result_b.m_unacked_req:o_result_b_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21172</id>
			<source_loc>9357</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_req_active_s</sig_name>
			<label>m_req_active:o_result_b_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>48</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21173</id>
			<source_loc>21052</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<opcode>220</opcode>
			<label>|</label>
			<op>
				<id>49</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21174</id>
			<source_loc>21168</source_loc>
			<order>4</order>
			<sig_name>o_result_b_vld</sig_name>
			<label>o_result_b.vld:o_result_b_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>50</id>
				<op_kind>output</op_kind>
				<object>o_result_b_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_vld_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_2</thread>
		<timing_path>
			<name>gen_vld_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21172</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21172</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
				<state>3</state>
				<source_loc>21174</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21171</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
				<state>3</state>
				<source_loc>21174</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21171</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_2</thread>
		<timing_path>
			<name>gen_vld_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_b_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_vld_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>17886</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_vld_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6149</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21180</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8061,8061</sub_loc>
	</source_loc>
	<source_loc>
		<id>21181</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13395</opcode>
		<sub_loc>8061,8061</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_2</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_2</thread>
		<io_op>
			<id>21183</id>
			<source_loc>8062</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21184</id>
			<source_loc>21055</source_loc>
			<order>2</order>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<opcode>222</opcode>
			<label>!</label>
			<op>
				<id>54</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21185</id>
			<source_loc>21181</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_req_m_next_trig_req</sig_name>
			<label>o_result_b.m_req.m_next_trig_req:o_result_b_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_2</thread>
		<timing_path>
			<name>gen_next_trig_reg_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21183</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>21185</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21183</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_2</thread>
		<timing_path>
			<name>gen_next_trig_reg_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>137</id>
			<thread>gen_next_trig_reg_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>17893</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>137</id>
			<thread>gen_next_trig_reg_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6157</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21188</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12601,12601</sub_loc>
	</source_loc>
	<source_loc>
		<id>21189</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13398</opcode>
		<sub_loc>12601,12601</sub_loc>
	</source_loc>
	<source_loc>
		<id>21191</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18364</sub_loc>
	</source_loc>
	<source_loc>
		<id>21190</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18364</sub_loc>
	</source_loc>
	<source_loc>
		<id>21193</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12601</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>24</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_23_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>21203</id>
			<opcode>28</opcode>
			<source_loc>18876</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>21196</id>
			<source_loc>12573</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21197</id>
			<source_loc>18364</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21198</id>
			<source_loc>21193</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21199</id>
			<source_loc>12587</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>60</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21200</id>
			<source_loc>12598</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21201</id>
			<source_loc>21041</source_loc>
			<order>6</order>
			<instance_name>SobelFilter_N_Muxb_1_2_23_4_10</instance_name>
			<opcode>28</opcode>
			<label>MUX(2)</label>
			<op>
				<id>62</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21202</id>
			<source_loc>21189</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>21200</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>21199</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>12601</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>21202</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>21192</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>21196</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>21210</id>
			<source_loc>21196</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21211</id>
			<source_loc>21202</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>66</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>17864</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>66</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6125</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21213</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11758,11758</sub_loc>
	</source_loc>
	<source_loc>
		<id>21214</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13346</opcode>
		<sub_loc>11758,11758</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>109</res_id>
		<opcode>127</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>21222</id>
			<opcode>127</opcode>
			<source_loc>11761</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>21217</id>
			<source_loc>11751</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>67</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21218</id>
			<source_loc>11759</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>68</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21219</id>
			<source_loc>11760</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>69</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21220</id>
			<source_loc>21042</source_loc>
			<order>4</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_11</instance_name>
			<opcode>127</opcode>
			<label>&amp;</label>
			<op>
				<id>70</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21221</id>
			<source_loc>21214</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>71</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>21219</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>21218</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>21221</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>21217</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>21228</id>
			<source_loc>21217</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21229</id>
			<source_loc>21221</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>71</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>74</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>17867</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6128</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>90</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>111</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>6799</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17621,13421</sub_loc>
	</source_loc>
	<source_loc>
		<id>6800</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17625,13432</sub_loc>
	</source_loc>
	<source_loc>
		<id>6801</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17626,13466</sub_loc>
	</source_loc>
	<source_loc>
		<id>6802</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17629,13505</sub_loc>
	</source_loc>
	<source_loc>
		<id>6803</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17632,13544</sub_loc>
	</source_loc>
	<source_loc>
		<id>21263</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2274,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>21265</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21263</sub_loc>
	</source_loc>
	<source_loc>
		<id>21264</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21263</sub_loc>
	</source_loc>
	<source_loc>
		<id>21267</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>21269</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21267</sub_loc>
	</source_loc>
	<source_loc>
		<id>21268</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21267</sub_loc>
	</source_loc>
	<source_loc>
		<id>21271</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>21273</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21271</sub_loc>
	</source_loc>
	<source_loc>
		<id>21272</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21271</sub_loc>
	</source_loc>
	<source_loc>
		<id>21275</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2344</sub_loc>
	</source_loc>
	<source_loc>
		<id>21277</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21275</sub_loc>
	</source_loc>
	<source_loc>
		<id>21276</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21275</sub_loc>
	</source_loc>
	<source_loc>
		<id>21247</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2273,2339</sub_loc>
	</source_loc>
	<source_loc>
		<id>21249</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21247</sub_loc>
	</source_loc>
	<source_loc>
		<id>21248</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21247</sub_loc>
	</source_loc>
	<source_loc>
		<id>21251</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>21253</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21251</sub_loc>
	</source_loc>
	<source_loc>
		<id>21252</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21251</sub_loc>
	</source_loc>
	<source_loc>
		<id>21255</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2331</sub_loc>
	</source_loc>
	<source_loc>
		<id>21257</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21255</sub_loc>
	</source_loc>
	<source_loc>
		<id>21256</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21255</sub_loc>
	</source_loc>
	<source_loc>
		<id>21259</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2337</sub_loc>
	</source_loc>
	<source_loc>
		<id>21261</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21259</sub_loc>
	</source_loc>
	<source_loc>
		<id>21260</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21259</sub_loc>
	</source_loc>
	<source_loc>
		<id>6812</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17621,13619</sub_loc>
	</source_loc>
	<source_loc>
		<id>21231</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4581,17978</sub_loc>
	</source_loc>
	<source_loc>
		<id>21232</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,21231</sub_loc>
	</source_loc>
	<source_loc>
		<id>6815</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2742,17978</sub_loc>
	</source_loc>
	<source_loc>
		<id>6817</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17621,13708</sub_loc>
	</source_loc>
	<source_loc>
		<id>6874</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_16</label>
		<file_id>1</file_id>
		<line>95</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>6789</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,13763</sub_loc>
	</source_loc>
	<source_loc>
		<id>6875</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_17</label>
		<file_id>1</file_id>
		<line>96</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>6876</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_18</label>
		<file_id>1</file_id>
		<line>97</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>21395</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2710</sub_loc>
	</source_loc>
	<source_loc>
		<id>21397</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21395</sub_loc>
	</source_loc>
	<source_loc>
		<id>21396</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21395</sub_loc>
	</source_loc>
	<source_loc>
		<id>21399</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2710</sub_loc>
	</source_loc>
	<source_loc>
		<id>21401</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21399</sub_loc>
	</source_loc>
	<source_loc>
		<id>21400</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21399</sub_loc>
	</source_loc>
	<source_loc>
		<id>21403</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2710</sub_loc>
	</source_loc>
	<source_loc>
		<id>21405</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21403</sub_loc>
	</source_loc>
	<source_loc>
		<id>21404</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21403</sub_loc>
	</source_loc>
	<source_loc>
		<id>21323</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2439</sub_loc>
	</source_loc>
	<source_loc>
		<id>21407</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2710</sub_loc>
	</source_loc>
	<source_loc>
		<id>21409</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21407</sub_loc>
	</source_loc>
	<source_loc>
		<id>21408</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21407</sub_loc>
	</source_loc>
	<source_loc>
		<id>21279</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2362</sub_loc>
	</source_loc>
	<source_loc>
		<id>21281</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21279</sub_loc>
	</source_loc>
	<source_loc>
		<id>21280</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21279</sub_loc>
	</source_loc>
	<source_loc>
		<id>21283</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2368</sub_loc>
	</source_loc>
	<source_loc>
		<id>21285</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21283</sub_loc>
	</source_loc>
	<source_loc>
		<id>21284</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21283</sub_loc>
	</source_loc>
	<source_loc>
		<id>21287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2374</sub_loc>
	</source_loc>
	<source_loc>
		<id>21289</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21287</sub_loc>
	</source_loc>
	<source_loc>
		<id>21288</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21287</sub_loc>
	</source_loc>
	<source_loc>
		<id>21291</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2273,2376</sub_loc>
	</source_loc>
	<source_loc>
		<id>21293</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21291</sub_loc>
	</source_loc>
	<source_loc>
		<id>21292</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21291</sub_loc>
	</source_loc>
	<source_loc>
		<id>6823</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17621,13841</sub_loc>
	</source_loc>
	<source_loc>
		<id>21233</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4581,18040</sub_loc>
	</source_loc>
	<source_loc>
		<id>21234</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>967,21233</sub_loc>
	</source_loc>
	<source_loc>
		<id>6825</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2742,18040</sub_loc>
	</source_loc>
	<source_loc>
		<id>6830</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17621,13930</sub_loc>
	</source_loc>
	<source_loc>
		<id>6835</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,13985</sub_loc>
	</source_loc>
	<source_loc>
		<id>21359</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2565</sub_loc>
	</source_loc>
	<source_loc>
		<id>21295</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2410</sub_loc>
	</source_loc>
	<source_loc>
		<id>21361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21359</sub_loc>
	</source_loc>
	<source_loc>
		<id>21360</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21359</sub_loc>
	</source_loc>
	<source_loc>
		<id>21363</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2565</sub_loc>
	</source_loc>
	<source_loc>
		<id>21299</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2419</sub_loc>
	</source_loc>
	<source_loc>
		<id>21365</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21363</sub_loc>
	</source_loc>
	<source_loc>
		<id>21364</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21363</sub_loc>
	</source_loc>
	<source_loc>
		<id>21367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2565</sub_loc>
	</source_loc>
	<source_loc>
		<id>21303</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2429</sub_loc>
	</source_loc>
	<source_loc>
		<id>21369</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21367</sub_loc>
	</source_loc>
	<source_loc>
		<id>21368</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21367</sub_loc>
	</source_loc>
	<source_loc>
		<id>21371</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2277,2563</sub_loc>
	</source_loc>
	<source_loc>
		<id>21373</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21371</sub_loc>
	</source_loc>
	<source_loc>
		<id>21372</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21371</sub_loc>
	</source_loc>
	<source_loc>
		<id>21375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2565</sub_loc>
	</source_loc>
	<source_loc>
		<id>21377</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21375</sub_loc>
	</source_loc>
	<source_loc>
		<id>21376</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21375</sub_loc>
	</source_loc>
	<source_loc>
		<id>21327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21329</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21327</sub_loc>
	</source_loc>
	<source_loc>
		<id>21328</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21327</sub_loc>
	</source_loc>
	<source_loc>
		<id>21331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21333</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21331</sub_loc>
	</source_loc>
	<source_loc>
		<id>21332</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21331</sub_loc>
	</source_loc>
	<source_loc>
		<id>21335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21337</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21335</sub_loc>
	</source_loc>
	<source_loc>
		<id>21336</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21335</sub_loc>
	</source_loc>
	<source_loc>
		<id>21339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2268,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21339</sub_loc>
	</source_loc>
	<source_loc>
		<id>21340</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21339</sub_loc>
	</source_loc>
	<source_loc>
		<id>21343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2267,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21345</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21343</sub_loc>
	</source_loc>
	<source_loc>
		<id>21344</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21343</sub_loc>
	</source_loc>
	<source_loc>
		<id>21347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2266,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21349</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21347</sub_loc>
	</source_loc>
	<source_loc>
		<id>21348</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21347</sub_loc>
	</source_loc>
	<source_loc>
		<id>21351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2262,2524</sub_loc>
	</source_loc>
	<source_loc>
		<id>21353</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21351</sub_loc>
	</source_loc>
	<source_loc>
		<id>21352</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21351</sub_loc>
	</source_loc>
	<source_loc>
		<id>21355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2525</sub_loc>
	</source_loc>
	<source_loc>
		<id>21357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21355</sub_loc>
	</source_loc>
	<source_loc>
		<id>21356</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21355</sub_loc>
	</source_loc>
	<source_loc>
		<id>21297</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21295</sub_loc>
	</source_loc>
	<source_loc>
		<id>21296</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21295</sub_loc>
	</source_loc>
	<source_loc>
		<id>21301</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21299</sub_loc>
	</source_loc>
	<source_loc>
		<id>21300</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21299</sub_loc>
	</source_loc>
	<source_loc>
		<id>21305</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21303</sub_loc>
	</source_loc>
	<source_loc>
		<id>21304</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21303</sub_loc>
	</source_loc>
	<source_loc>
		<id>21307</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2268,2481</sub_loc>
	</source_loc>
	<source_loc>
		<id>21309</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21307</sub_loc>
	</source_loc>
	<source_loc>
		<id>21308</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21307</sub_loc>
	</source_loc>
	<source_loc>
		<id>21311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2267,2442</sub_loc>
	</source_loc>
	<source_loc>
		<id>21313</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21311</sub_loc>
	</source_loc>
	<source_loc>
		<id>21312</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21311</sub_loc>
	</source_loc>
	<source_loc>
		<id>21315</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2266,2403</sub_loc>
	</source_loc>
	<source_loc>
		<id>21317</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21315</sub_loc>
	</source_loc>
	<source_loc>
		<id>21316</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21315</sub_loc>
	</source_loc>
	<source_loc>
		<id>21319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2263,2521</sub_loc>
	</source_loc>
	<source_loc>
		<id>21321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21319</sub_loc>
	</source_loc>
	<source_loc>
		<id>21320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21319</sub_loc>
	</source_loc>
	<source_loc>
		<id>21325</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21323</sub_loc>
	</source_loc>
	<source_loc>
		<id>21324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21323</sub_loc>
	</source_loc>
	<source_loc>
		<id>6804</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,14221</sub_loc>
	</source_loc>
	<source_loc>
		<id>21235</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3905,14240</sub_loc>
	</source_loc>
	<source_loc>
		<id>21236</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,21235</sub_loc>
	</source_loc>
	<source_loc>
		<id>6837</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17626,14241</sub_loc>
	</source_loc>
	<source_loc>
		<id>21237</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5363,18148</sub_loc>
	</source_loc>
	<source_loc>
		<id>21238</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>968,21237</sub_loc>
	</source_loc>
	<source_loc>
		<id>6839</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2742,18148</sub_loc>
	</source_loc>
	<source_loc>
		<id>6805</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>979,14483</sub_loc>
	</source_loc>
	<source_loc>
		<id>21239</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3905,14502</sub_loc>
	</source_loc>
	<source_loc>
		<id>21240</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,21239</sub_loc>
	</source_loc>
	<source_loc>
		<id>6843</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17629,14503</sub_loc>
	</source_loc>
	<source_loc>
		<id>21241</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5363,18210</sub_loc>
	</source_loc>
	<source_loc>
		<id>21242</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,21241</sub_loc>
	</source_loc>
	<source_loc>
		<id>6845</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2742,18210</sub_loc>
	</source_loc>
	<source_loc>
		<id>6806</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>982,14745</sub_loc>
	</source_loc>
	<source_loc>
		<id>21243</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3905,14764</sub_loc>
	</source_loc>
	<source_loc>
		<id>21244</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,21243</sub_loc>
	</source_loc>
	<source_loc>
		<id>6849</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>17632,14765</sub_loc>
	</source_loc>
	<source_loc>
		<id>21245</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5363,18272</sub_loc>
	</source_loc>
	<source_loc>
		<id>21246</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>970,21245</sub_loc>
	</source_loc>
	<source_loc>
		<id>6851</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2742,18272</sub_loc>
	</source_loc>
	<source_loc>
		<id>21379</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2270,2695</sub_loc>
	</source_loc>
	<source_loc>
		<id>21381</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21379</sub_loc>
	</source_loc>
	<source_loc>
		<id>21380</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21379</sub_loc>
	</source_loc>
	<source_loc>
		<id>21383</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2271,2680</sub_loc>
	</source_loc>
	<source_loc>
		<id>21385</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21383</sub_loc>
	</source_loc>
	<source_loc>
		<id>21384</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21383</sub_loc>
	</source_loc>
	<source_loc>
		<id>21387</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2272,2690</sub_loc>
	</source_loc>
	<source_loc>
		<id>21389</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21387</sub_loc>
	</source_loc>
	<source_loc>
		<id>21388</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21387</sub_loc>
	</source_loc>
	<source_loc>
		<id>21391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2280,2707</sub_loc>
	</source_loc>
	<source_loc>
		<id>21393</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21391</sub_loc>
	</source_loc>
	<source_loc>
		<id>21392</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>21391</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>185</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>84</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>SobelFilter_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.4415</delay>
		<module_name>SobelFilter_Add2i1u9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>SobelFilter_Add_2U_10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.8021</delay>
		<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(d + (b + a))</label>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>SobelFilter_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>1.9864</delay>
		<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
		<unit_area>474.0120</unit_area>
		<comb_area>474.0120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>5.3314</delay>
		<module_name>SobelFilter_Div_8U_29_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>379.6200</unit_area>
		<comb_area>379.6200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.9368</delay>
		<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
		<unit_area>216.1440</unit_area>
		<comb_area>216.1440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>SobelFilter_Add2n128s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>21604</id>
			<opcode>20</opcode>
			<source_loc>2432,2422,2421,2420,2412,2411,2431,2430</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21610</id>
			<opcode>22</opcode>
			<source_loc>2434,2433</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21606</id>
			<opcode>20</opcode>
			<source_loc>2471,2461,2460,2459,2451,2450,2470,2469</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21616</id>
			<opcode>5</opcode>
			<source_loc>2441,2440</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21612</id>
			<opcode>22</opcode>
			<source_loc>2473,2472</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21608</id>
			<opcode>20</opcode>
			<source_loc>2510,2500,2499,2498,2490,2489,2509,2508</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21618</id>
			<opcode>5</opcode>
			<source_loc>2480,2479</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21614</id>
			<opcode>22</opcode>
			<source_loc>2512,2511</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21620</id>
			<opcode>5</opcode>
			<source_loc>2519,2518</source_loc>
			<port>
				<name>in3</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>21419</id>
			<source_loc>6799</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21420</id>
			<source_loc>6800</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21421</id>
			<source_loc>6801</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21422</id>
			<source_loc>6802</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21423</id>
			<source_loc>6803</source_loc>
			<order>5</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>22</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>21424</id>
			<source_loc>17134</source_loc>
			<order>6</order>
			<sig_name>y</sig_name>
			<label>y:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>79</id>
				<op_kind>wire</op_kind>
				<object>y</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21622</id>
			<source_loc>21265</source_loc>
			<order>7</order>
			<sig_name>lp_ctrl</sig_name>
			<label>y:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>259</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21425</id>
			<source_loc>21263</source_loc>
			<order>8</order>
			<sig_name>y_u0</sig_name>
			<label>y:y_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>80</id>
				<op_kind>wire</op_kind>
				<object>y_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21426</id>
			<source_loc>21267</source_loc>
			<order>9</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21427</id>
			<source_loc>21271</source_loc>
			<order>10</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21428</id>
			<source_loc>21275</source_loc>
			<order>11</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21429</id>
			<source_loc>17136</source_loc>
			<order>12</order>
			<sig_name>x</sig_name>
			<label>x:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>x</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21624</id>
			<source_loc>21249</source_loc>
			<order>13</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>x:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>261</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21430</id>
			<source_loc>21247</source_loc>
			<order>14</order>
			<sig_name>x_u1</sig_name>
			<label>x:x_u1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>x_u1</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21431</id>
			<source_loc>21251</source_loc>
			<order>15</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21432</id>
			<source_loc>21255</source_loc>
			<order>16</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21433</id>
			<source_loc>21259</source_loc>
			<order>17</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21434</id>
			<source_loc>6812</source_loc>
			<order>18</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>89</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>39</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21435</id>
			<source_loc>21232</source_loc>
			<order>19</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>90</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21436</id>
			<source_loc>6815</source_loc>
			<order>20</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21437</id>
			<source_loc>6817</source_loc>
			<order>21</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>21443</id>
			<source_loc>6876</source_loc>
			<order>22</order>
			<sig_name>CynTemp_18</sig_name>
			<label>CynTemp_18:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_18</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21441</id>
			<source_loc>6875</source_loc>
			<order>23</order>
			<sig_name>CynTemp_17</sig_name>
			<label>CynTemp_17:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_17</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21439</id>
			<source_loc>6874</source_loc>
			<order>24</order>
			<sig_name>CynTemp_16</sig_name>
			<label>CynTemp_16:wire</label>
			<datatype W="11">sc_uint</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>CynTemp_16</object>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21448</id>
			<source_loc>20818</source_loc>
			<order>25</order>
			<instance_name>SobelFilter_Add2i1u2_4_12</instance_name>
			<opcode>140</opcode>
			<label>+</label>
			<op>
				<id>103</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21445</id>
			<source_loc>20814</source_loc>
			<order>26</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>143</opcode>
			<label>+</label>
			<op>
				<id>100</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21438</id>
			<source_loc>6789</source_loc>
			<order>27</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>93</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21446</id>
			<source_loc>20816</source_loc>
			<order>28</order>
			<instance_name>SobelFilter_LtiLLs11_4_14</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>101</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21440</id>
			<source_loc>20985</source_loc>
			<order>29</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>95</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21442</id>
			<source_loc>20986</source_loc>
			<order>30</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>97</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21444</id>
			<source_loc>20987</source_loc>
			<order>31</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>99</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21625</id>
			<source_loc>21248</source_loc>
			<order>32</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>x:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>262</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21449</id>
			<source_loc>20820</source_loc>
			<order>33</order>
			<instance_name>SobelFilter_Lti4s4_4_15</instance_name>
			<opcode>2</opcode>
			<label>&lt;</label>
			<op>
				<id>104</id>
				<op_kind>lt</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21623</id>
			<source_loc>21264</source_loc>
			<order>34</order>
			<sig_name>lp_ctrl</sig_name>
			<label>y:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21455</id>
			<source_loc>17186</source_loc>
			<order>35</order>
			<sig_name>x_u0</sig_name>
			<label>x:x_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>x_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21451</id>
			<source_loc>21395</source_loc>
			<order>36</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21452</id>
			<source_loc>21399</source_loc>
			<order>37</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>107</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21453</id>
			<source_loc>21403</source_loc>
			<order>38</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21454</id>
			<source_loc>21407</source_loc>
			<order>39</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>109</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21626</id>
			<source_loc>21293</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>x:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>263</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21456</id>
			<source_loc>21279</source_loc>
			<order>41</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<cycle_id>51</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21457</id>
			<source_loc>21283</source_loc>
			<order>42</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>112</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<cycle_id>51</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21458</id>
			<source_loc>21287</source_loc>
			<order>43</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<cycle_id>51</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21459</id>
			<source_loc>21291</source_loc>
			<order>44</order>
			<sig_name>x_u0_u0</sig_name>
			<label>x:x_u0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>x_u0_u0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<cycle_id>51</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21460</id>
			<source_loc>6823</source_loc>
			<order>45</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>39</cycle_id>
			<cycle_id>83</cycle_id>
			<cycle_id>51</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21461</id>
			<source_loc>21234</source_loc>
			<order>46</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>116</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21462</id>
			<source_loc>6825</source_loc>
			<order>47</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21465</id>
			<source_loc>20822</source_loc>
			<order>48</order>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>120</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21467</id>
			<source_loc>20824</source_loc>
			<order>49</order>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>122</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21469</id>
			<source_loc>20826</source_loc>
			<order>50</order>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>124</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21463</id>
			<source_loc>6830</source_loc>
			<order>51</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21471</id>
			<source_loc>20828</source_loc>
			<order>52</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>143</opcode>
			<label>+</label>
			<op>
				<id>126</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21464</id>
			<source_loc>6835</source_loc>
			<order>53</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>119</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21472</id>
			<source_loc>20830</source_loc>
			<order>54</order>
			<instance_name>SobelFilter_LtiLLs11_4_20</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>127</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21466</id>
			<source_loc>20988</source_loc>
			<order>55</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>121</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21468</id>
			<source_loc>20989</source_loc>
			<order>56</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>123</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21470</id>
			<source_loc>20990</source_loc>
			<order>57</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>125</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21474</id>
			<source_loc>17232</source_loc>
			<order>58</order>
			<sig_name>x0</sig_name>
			<label>x:x0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>x0</object>
			</op>
			<cycle_id>51</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21627</id>
			<source_loc>21292</source_loc>
			<order>59</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>x:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>264</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>51</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21628</id>
			<source_loc>21373</source_loc>
			<order>60</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>x:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>265</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>51</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21483</id>
			<source_loc>17237</source_loc>
			<order>61</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21482</id>
			<source_loc>17236</source_loc>
			<order>62</order>
			<sig_name>R</sig_name>
			<label>R:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
				<object>R</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21481</id>
			<source_loc>17235</source_loc>
			<order>63</order>
			<sig_name>G</sig_name>
			<label>G:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>136</id>
				<op_kind>wire</op_kind>
				<object>G</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21480</id>
			<source_loc>17234</source_loc>
			<order>64</order>
			<sig_name>B</sig_name>
			<label>B:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
				<object>B</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21475</id>
			<source_loc>21359</source_loc>
			<order>65</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21476</id>
			<source_loc>21363</source_loc>
			<order>66</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21477</id>
			<source_loc>21367</source_loc>
			<order>67</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21478</id>
			<source_loc>21371</source_loc>
			<order>68</order>
			<sig_name>x0_u0</sig_name>
			<label>x:x0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>133</id>
				<op_kind>wire</op_kind>
				<object>x0_u0</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21479</id>
			<source_loc>21375</source_loc>
			<order>69</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>134</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21542</id>
			<source_loc>20876</source_loc>
			<order>70</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>143</opcode>
			<label>+</label>
			<op>
				<id>197</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<chain_time>0.3704000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21630</id>
			<source_loc>21341</source_loc>
			<order>71</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>B:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>267</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21492</id>
			<source_loc>17239</source_loc>
			<order>72</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>147</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21484</id>
			<source_loc>21327</source_loc>
			<order>73</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21485</id>
			<source_loc>21331</source_loc>
			<order>74</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21486</id>
			<source_loc>21335</source_loc>
			<order>75</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21487</id>
			<source_loc>21339</source_loc>
			<order>76</order>
			<sig_name>B</sig_name>
			<label>B:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>142</id>
				<op_kind>wire</op_kind>
				<object>B</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21488</id>
			<source_loc>21343</source_loc>
			<order>77</order>
			<sig_name>G</sig_name>
			<label>G:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>G</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21489</id>
			<source_loc>21347</source_loc>
			<order>78</order>
			<sig_name>R</sig_name>
			<label>R:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
				<object>R</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21490</id>
			<source_loc>21351</source_loc>
			<order>79</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21491</id>
			<source_loc>21355</source_loc>
			<order>80</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21521</id>
			<source_loc>20866</source_loc>
			<order>81</order>
			<instance_name>SobelFilter_Add_2U_10_4_22</instance_name>
			<opcode>149</opcode>
			<label>+</label>
			<op>
				<id>176</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.2463000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21632</id>
			<source_loc>21309</source_loc>
			<order>82</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>B:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>269</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21493</id>
			<source_loc>21295</source_loc>
			<order>83</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>148</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21494</id>
			<source_loc>21299</source_loc>
			<order>84</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>149</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21495</id>
			<source_loc>21303</source_loc>
			<order>85</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>150</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21496</id>
			<source_loc>21307</source_loc>
			<order>86</order>
			<sig_name>B_u1</sig_name>
			<label>B:B_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>151</id>
				<op_kind>wire</op_kind>
				<object>B_u1</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21497</id>
			<source_loc>21311</source_loc>
			<order>87</order>
			<sig_name>G_u1</sig_name>
			<label>G:G_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>152</id>
				<op_kind>wire</op_kind>
				<object>G_u1</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21498</id>
			<source_loc>21315</source_loc>
			<order>88</order>
			<sig_name>R_u1</sig_name>
			<label>R:R_u1:wire</label>
			<datatype W="8">sc_int</datatype>
			<op>
				<id>153</id>
				<op_kind>wire</op_kind>
				<object>R_u1</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21499</id>
			<source_loc>21319</source_loc>
			<order>89</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>154</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21500</id>
			<source_loc>21323</source_loc>
			<order>90</order>
			<sig_name>filter2</sig_name>
			<label>filter2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>155</id>
				<op_kind>wire</op_kind>
				<object>filter2</object>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21518</id>
			<source_loc>20862</source_loc>
			<order>91</order>
			<instance_name>SobelFilter_Add_2U_10_4_23</instance_name>
			<opcode>149</opcode>
			<label>+</label>
			<op>
				<id>173</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.2463000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21501</id>
			<source_loc>20832</source_loc>
			<order>92</order>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_24</instance_name>
			<opcode>142</opcode>
			<label>
d + (b + a)			</label>
			<op>
				<id>156</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5337000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21503</id>
			<source_loc>20835</source_loc>
			<order>93</order>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_24</instance_name>
			<opcode>142</opcode>
			<label>
d + (b + a)			</label>
			<op>
				<id>158</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5337000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21505</id>
			<source_loc>20838</source_loc>
			<order>94</order>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_24</instance_name>
			<opcode>142</opcode>
			<label>
d + (b + a)			</label>
			<op>
				<id>160</id>
				<op_kind>add</op_kind>
				<in_widths>2 2 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.5337000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21507</id>
			<source_loc>20841</source_loc>
			<order>95</order>
			<instance_name>SobelFilter_Add2u2Mul2i3u2_4_27</instance_name>
			<opcode>133</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>162</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>51</cycle_id>
			<cycle_id>7</cycle_id>
			<cycle_id>57</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21519</id>
			<source_loc>20864</source_loc>
			<order>96</order>
			<instance_name>SobelFilter_Lti3u2_4_28</instance_name>
			<opcode>134</opcode>
			<label>&lt;</label>
			<op>
				<id>174</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21502</id>
			<source_loc>20991</source_loc>
			<order>97</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>224</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>157</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.5992000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21504</id>
			<source_loc>20992</source_loc>
			<order>98</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>226</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>159</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.5992000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21506</id>
			<source_loc>20993</source_loc>
			<order>99</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>228</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.5992000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21509</id>
			<source_loc>20844</source_loc>
			<order>100</order>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</instance_name>
			<opcode>20</opcode>
			<label>
c*299 + b*587 + a*144			</label>
			<op>
				<id>164</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>2.1004000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21508</id>
			<source_loc>20994</source_loc>
			<order>101</order>
			<instance_name>filter2</instance_name>
			<opcode>223</opcode>
			<label>filter2:read</label>
			<op>
				<id>163</id>
				<op_kind>array_read</op_kind>
				<object>filter2</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.5075000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21510</id>
			<source_loc>20846</source_loc>
			<order>102</order>
			<instance_name>SobelFilter_Div_8U_29_4_30</instance_name>
			<opcode>22</opcode>
			<label>/</label>
			<op>
				<id>165</id>
				<op_kind>div</op_kind>
				<in_widths>16</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>7.4318000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21512</id>
			<source_loc>20850</source_loc>
			<order>103</order>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</instance_name>
			<opcode>20</opcode>
			<label>
c*299 + b*587 + a*144			</label>
			<op>
				<id>167</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>2.1004000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21511</id>
			<source_loc>20848</source_loc>
			<order>104</order>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_32</instance_name>
			<opcode>5</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>166</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>8.3686000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21513</id>
			<source_loc>20852</source_loc>
			<order>105</order>
			<instance_name>SobelFilter_Div_8U_29_4_30</instance_name>
			<opcode>22</opcode>
			<label>/</label>
			<op>
				<id>168</id>
				<op_kind>div</op_kind>
				<in_widths>16</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>7.4318000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21515</id>
			<source_loc>20856</source_loc>
			<order>106</order>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</instance_name>
			<opcode>20</opcode>
			<label>
c*299 + b*587 + a*144			</label>
			<op>
				<id>170</id>
				<op_kind>wire</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>2.1004000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21514</id>
			<source_loc>20854</source_loc>
			<order>107</order>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_35</instance_name>
			<opcode>5</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>169</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>8.3686000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21516</id>
			<source_loc>20858</source_loc>
			<order>108</order>
			<instance_name>SobelFilter_Div_8U_29_4_30</instance_name>
			<opcode>22</opcode>
			<label>/</label>
			<op>
				<id>171</id>
				<op_kind>div</op_kind>
				<in_widths>16</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>7.4318000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21517</id>
			<source_loc>20860</source_loc>
			<order>109</order>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_37</instance_name>
			<opcode>5</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>172</id>
				<op_kind>add</op_kind>
				<in_widths>8 8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>8.3686000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21633</id>
			<source_loc>21308</source_loc>
			<order>110</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>B:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21522</id>
			<source_loc>20868</source_loc>
			<order>111</order>
			<instance_name>SobelFilter_Lti3u2_4_38</instance_name>
			<opcode>134</opcode>
			<label>&lt;</label>
			<op>
				<id>177</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21631</id>
			<source_loc>21340</source_loc>
			<order>112</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>B:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>268</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>57</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21524</id>
			<source_loc>20870</source_loc>
			<order>113</order>
			<instance_name>SobelFilter_Add2n128s8_4_39</instance_name>
			<opcode>137</opcode>
			<label>+</label>
			<op>
				<id>179</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>63</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21527</id>
			<source_loc>6804</source_loc>
			<order>114</order>
			<sig_name>o_result_r_data</sig_name>
			<label>o_result_r.data:o_result_r_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>182</id>
				<op_kind>output</op_kind>
				<object>o_result_r_data</object>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21528</id>
			<source_loc>21236</source_loc>
			<order>115</order>
			<sig_name>o_result_r_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_r_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>183</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21529</id>
			<source_loc>6837</source_loc>
			<order>116</order>
			<sig_name>o_result_r_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_r_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>184</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<cycle_id>63</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21530</id>
			<source_loc>21238</source_loc>
			<order>117</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>o_result_r.m_stalling:o_result_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>185</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21531</id>
			<source_loc>6839</source_loc>
			<order>118</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>186</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21525</id>
			<source_loc>20872</source_loc>
			<order>119</order>
			<instance_name>SobelFilter_Add2n128s8_4_40</instance_name>
			<opcode>137</opcode>
			<label>+</label>
			<op>
				<id>180</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21532</id>
			<source_loc>6805</source_loc>
			<order>120</order>
			<sig_name>o_result_g_data</sig_name>
			<label>o_result_g.data:o_result_g_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>187</id>
				<op_kind>output</op_kind>
				<object>o_result_g_data</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21533</id>
			<source_loc>21240</source_loc>
			<order>121</order>
			<sig_name>o_result_g_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_g_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>188</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21534</id>
			<source_loc>6843</source_loc>
			<order>122</order>
			<sig_name>o_result_g_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_g_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>189</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21535</id>
			<source_loc>21242</source_loc>
			<order>123</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>o_result_g.m_stalling:o_result_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>190</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21536</id>
			<source_loc>6845</source_loc>
			<order>124</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>191</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21526</id>
			<source_loc>20874</source_loc>
			<order>125</order>
			<instance_name>SobelFilter_Add2n128s8_4_41</instance_name>
			<opcode>137</opcode>
			<label>+</label>
			<op>
				<id>181</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21537</id>
			<source_loc>6806</source_loc>
			<order>126</order>
			<sig_name>o_result_b_data</sig_name>
			<label>o_result_b.data:o_result_b_data:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>192</id>
				<op_kind>output</op_kind>
				<object>o_result_b_data</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21538</id>
			<source_loc>21244</source_loc>
			<order>127</order>
			<sig_name>o_result_b_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_b_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>193</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21539</id>
			<source_loc>6849</source_loc>
			<order>128</order>
			<sig_name>o_result_b_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_b_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>194</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21540</id>
			<source_loc>21246</source_loc>
			<order>129</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>o_result_b.m_stalling:o_result_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>195</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21541</id>
			<source_loc>6851</source_loc>
			<order>130</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>196</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>21545</id>
			<source_loc>17416</source_loc>
			<order>131</order>
			<sig_name>x1</sig_name>
			<label>x:x1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>200</id>
				<op_kind>wire</op_kind>
				<object>x1</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21543</id>
			<source_loc>20878</source_loc>
			<order>132</order>
			<instance_name>SobelFilter_LtiLLs11_4_42</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>198</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21629</id>
			<source_loc>21372</source_loc>
			<order>133</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>x:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>266</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21634</id>
			<source_loc>21393</source_loc>
			<order>134</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>x:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>7</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21546</id>
			<source_loc>21379</source_loc>
			<order>135</order>
			<sig_name>from_tb_r</sig_name>
			<label>from_tb_r:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
				<object>from_tb_r</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21547</id>
			<source_loc>21383</source_loc>
			<order>136</order>
			<sig_name>from_tb_g</sig_name>
			<label>from_tb_g:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>from_tb_g</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21548</id>
			<source_loc>21387</source_loc>
			<order>137</order>
			<sig_name>from_tb_b</sig_name>
			<label>from_tb_b:wire</label>
			<datatype>
				<array>2560</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>from_tb_b</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21549</id>
			<source_loc>21391</source_loc>
			<order>138</order>
			<sig_name>x1_u0</sig_name>
			<label>x:x1_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>x1_u0</object>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>21550</id>
			<source_loc>20880</source_loc>
			<order>139</order>
			<instance_name>SobelFilter_gen000003_4_43</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>205</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21553</id>
			<source_loc>20883</source_loc>
			<order>140</order>
			<instance_name>SobelFilter_gen000003_4_43</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>208</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21556</id>
			<source_loc>20886</source_loc>
			<order>141</order>
			<instance_name>SobelFilter_gen000003_4_43</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>211</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>7</cycle_id>
			<cycle_id>83</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21551</id>
			<source_loc>20995</source_loc>
			<order>142</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>224</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>206</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21554</id>
			<source_loc>20997</source_loc>
			<order>143</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>226</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>209</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21557</id>
			<source_loc>20999</source_loc>
			<order>144</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>228</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>212</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21559</id>
			<source_loc>20889</source_loc>
			<order>145</order>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>214</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21563</id>
			<source_loc>20894</source_loc>
			<order>146</order>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>218</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21567</id>
			<source_loc>20899</source_loc>
			<order>147</order>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>222</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>76</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21552</id>
			<source_loc>20996</source_loc>
			<order>148</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>207</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21555</id>
			<source_loc>20998</source_loc>
			<order>149</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>210</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21558</id>
			<source_loc>21000</source_loc>
			<order>150</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>213</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>75</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21560</id>
			<source_loc>20891</source_loc>
			<order>151</order>
			<instance_name>SobelFilter_gen000003_4_49</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>215</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21564</id>
			<source_loc>20896</source_loc>
			<order>152</order>
			<instance_name>SobelFilter_gen000003_4_49</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>219</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21568</id>
			<source_loc>20901</source_loc>
			<order>153</order>
			<instance_name>SobelFilter_gen000003_4_49</instance_name>
			<opcode>14</opcode>
			<label>+</label>
			<op>
				<id>223</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21561</id>
			<source_loc>21001</source_loc>
			<order>154</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>224</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>216</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21565</id>
			<source_loc>21003</source_loc>
			<order>155</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>226</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>220</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21569</id>
			<source_loc>21005</source_loc>
			<order>156</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>228</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>224</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21571</id>
			<source_loc>20904</source_loc>
			<order>157</order>
			<instance_name>SobelFilter_gen000002_4_54</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>226</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21575</id>
			<source_loc>20909</source_loc>
			<order>158</order>
			<instance_name>SobelFilter_gen000002_4_54</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21579</id>
			<source_loc>20914</source_loc>
			<order>159</order>
			<instance_name>SobelFilter_gen000002_4_54</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>234</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>78</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21562</id>
			<source_loc>21002</source_loc>
			<order>160</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>217</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21566</id>
			<source_loc>21004</source_loc>
			<order>161</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>221</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21570</id>
			<source_loc>21006</source_loc>
			<order>162</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>225</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>11 8 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>77</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21572</id>
			<source_loc>20906</source_loc>
			<order>163</order>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>227</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21576</id>
			<source_loc>20911</source_loc>
			<order>164</order>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>231</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21580</id>
			<source_loc>20916</source_loc>
			<order>165</order>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<opcode>16</opcode>
			<label>+</label>
			<op>
				<id>235</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21573</id>
			<source_loc>21007</source_loc>
			<order>166</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>224</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>228</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21577</id>
			<source_loc>21009</source_loc>
			<order>167</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>226</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>232</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21581</id>
			<source_loc>21011</source_loc>
			<order>168</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>228</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>236</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21583</id>
			<source_loc>20919</source_loc>
			<order>169</order>
			<instance_name>SobelFilter_Add2iLLu9_4_65</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>238</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21587</id>
			<source_loc>20924</source_loc>
			<order>170</order>
			<instance_name>SobelFilter_Add2iLLu9_4_65</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>242</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21591</id>
			<source_loc>20929</source_loc>
			<order>171</order>
			<instance_name>SobelFilter_Add2iLLu9_4_65</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>246</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21574</id>
			<source_loc>21008</source_loc>
			<order>172</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>229</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21578</id>
			<source_loc>21010</source_loc>
			<order>173</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>233</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21582</id>
			<source_loc>21012</source_loc>
			<order>174</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>237</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 8 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>79</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21584</id>
			<source_loc>20921</source_loc>
			<order>175</order>
			<instance_name>SobelFilter_gen000002_4_54</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>239</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21588</id>
			<source_loc>20926</source_loc>
			<order>176</order>
			<instance_name>SobelFilter_gen000002_4_54</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>243</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21592</id>
			<source_loc>20931</source_loc>
			<order>177</order>
			<instance_name>SobelFilter_gen000002_4_54</instance_name>
			<opcode>15</opcode>
			<label>+</label>
			<op>
				<id>247</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21585</id>
			<source_loc>21013</source_loc>
			<order>178</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>224</opcode>
			<label>from_tb_r:read</label>
			<op>
				<id>240</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21589</id>
			<source_loc>21015</source_loc>
			<order>179</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>226</opcode>
			<label>from_tb_g:read</label>
			<op>
				<id>244</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21593</id>
			<source_loc>21017</source_loc>
			<order>180</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>228</opcode>
			<label>from_tb_b:read</label>
			<op>
				<id>248</id>
				<op_kind>array_read</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21601</id>
			<source_loc>20940</source_loc>
			<order>181</order>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<opcode>143</opcode>
			<label>+</label>
			<op>
				<id>256</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21595</id>
			<source_loc>20934</source_loc>
			<order>182</order>
			<instance_name>SobelFilter_Add2iLLu9_4_65</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>250</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21597</id>
			<source_loc>20936</source_loc>
			<order>183</order>
			<instance_name>SobelFilter_Add2iLLu9_4_65</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>252</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21599</id>
			<source_loc>20938</source_loc>
			<order>184</order>
			<instance_name>SobelFilter_Add2iLLu9_4_65</instance_name>
			<opcode>18</opcode>
			<label>+</label>
			<op>
				<id>254</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21586</id>
			<source_loc>21014</source_loc>
			<order>185</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>241</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 8 1     </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21590</id>
			<source_loc>21016</source_loc>
			<order>186</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>245</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 8 1     </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21594</id>
			<source_loc>21018</source_loc>
			<order>187</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>249</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 8 1     </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>81</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21602</id>
			<source_loc>20942</source_loc>
			<order>188</order>
			<instance_name>SobelFilter_LtiLLs11_4_68</instance_name>
			<opcode>11</opcode>
			<label>&lt;</label>
			<op>
				<id>257</id>
				<op_kind>lt</op_kind>
				<in_widths>11</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>21596</id>
			<source_loc>21019</source_loc>
			<order>189</order>
			<instance_name>from_tb_b</instance_name>
			<opcode>229</opcode>
			<label>from_tb_b:write</label>
			<op>
				<id>251</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_b</object>
				<in_widths>12 1     </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21598</id>
			<source_loc>21020</source_loc>
			<order>190</order>
			<instance_name>from_tb_r</instance_name>
			<opcode>225</opcode>
			<label>from_tb_r:write</label>
			<op>
				<id>253</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_r</object>
				<in_widths>12 1     </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>21600</id>
			<source_loc>21021</source_loc>
			<order>191</order>
			<instance_name>from_tb_g</instance_name>
			<opcode>227</opcode>
			<label>from_tb_g:write</label>
			<op>
				<id>255</id>
				<op_kind>array_write</op_kind>
				<object>from_tb_g</object>
				<in_widths>12 1     </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21635</id>
			<source_loc>21392</source_loc>
			<order>192</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>x:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21447</id>
			<source_loc>18020</source_loc>
			<order>193</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>102</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21450</id>
			<source_loc>18027</source_loc>
			<order>194</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>105</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>39</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21473</id>
			<source_loc>18082</source_loc>
			<order>195</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>51</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21520</id>
			<source_loc>18086</source_loc>
			<order>196</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21523</id>
			<source_loc>18093</source_loc>
			<order>197</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>57</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21544</id>
			<source_loc>18293</source_loc>
			<order>198</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21603</id>
			<source_loc>18297</source_loc>
			<order>199</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
				<state>48</state>
				<source_loc>21538</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
				<state>45</state>
				<source_loc>21533</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
				<state>42</state>
				<source_loc>21528</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>50</state>
				<source_loc>21540</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>47</state>
				<source_loc>21535</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>44</state>
				<source_loc>21530</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>28</state>
				<source_loc>21461</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>15</state>
				<source_loc>21435</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4956</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.4956</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_b_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_g_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_r_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>from_tb_b</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.9864</delay>
				<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.3314</delay>
				<instance_name>SobelFilter_Div_8U_29_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9368</delay>
				<instance_name>SobelFilter_Add2Mul2s8u8s8_4_35</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.6094</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>from_tb_g</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.9864</delay>
				<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>5.3314</delay>
				<instance_name>SobelFilter_Div_8U_29_4_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.9368</delay>
				<instance_name>SobelFilter_Add2Mul2s8u8s8_4_35</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>8.6094</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21502</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21509</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21510</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21511</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21489</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21498</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21504</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21509</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21510</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21511</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21489</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21498</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21502</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21515</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21516</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21517</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21487</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21496</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21502</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21512</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21513</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21514</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21488</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21497</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21504</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21512</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21513</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21514</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21488</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21497</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21504</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21515</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21516</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21517</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21487</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21496</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21506</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21509</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21510</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21511</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21489</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21498</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21506</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21512</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21513</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21514</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21488</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21497</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>8.5571</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>21506</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.9864</delay>
				<source_loc>21515</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>5.3314</delay>
				<source_loc>21516</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.9368</delay>
				<source_loc>21517</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21487</source_loc>
				<state>36</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>21496</source_loc>
				<state>37</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5096</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3301</delay>
				<source_loc>21524</source_loc>
				<state>42</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>21527</source_loc>
				<state>42</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>21643</id>
			<source_loc>21419</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,39</livein>
			<liveout>1,39</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21644</id>
			<source_loc>21434</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,39</livein>
			<liveout>1,39</liveout>
			<reg_deffed>1,39</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>89</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21645</id>
			<source_loc>21437</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,39,51,83</livein>
			<liveout>1,2,39,83</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21646</id>
			<source_loc>21460</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,39,51,83</livein>
			<liveout>39,51,83</liveout>
			<reg_deffed>39,51,83</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21647</id>
			<source_loc>21463</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>3,7,51,57</livein>
			<liveout>3,7,51,57</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21649</id>
			<source_loc>21425</source_loc>
			<name>y_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>1,2,39</livein>
			<liveout>1,2,39</liveout>
			<reg_deffed>1,39</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>80</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21650</id>
			<source_loc>21496</source_loc>
			<name>B_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51,57</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21651</id>
			<source_loc>21517</source_loc>
			<name>B_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>4,5,7,51,57,62,63</livein>
			<liveout>4,5,7,51,57,62,63</liveout>
			<reg_deffed>57</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>172</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21652</id>
			<source_loc>21537</source_loc>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_result_b_data</instance_name>
			<op>
				<id>192</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21654</id>
			<source_loc>21423</source_loc>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,39</livein>
			<liveout>1,39</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_req_m_trig_req</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21655</id>
			<source_loc>21539</source_loc>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>5,6,7</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_result_b_m_req_m_trig_req</instance_name>
			<op>
				<id>194</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21657</id>
			<source_loc>21448</source_loc>
			<name>y_mi18</name>
			<datatype W="4">sc_int</datatype>
			<livein>39</livein>
			<liveout>2,39</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21658</id>
			<source_loc>21497</source_loc>
			<name>G_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51,57</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21659</id>
			<source_loc>21514</source_loc>
			<name>G_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>4,7,51,57,62,63</livein>
			<liveout>4,7,51,57,62,63</liveout>
			<reg_deffed>57</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21660</id>
			<source_loc>21532</source_loc>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_result_g_data</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21662</id>
			<source_loc>21422</source_loc>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,39</livein>
			<liveout>1,39</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_req_m_trig_req</instance_name>
			<op>
				<id>77</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21663</id>
			<source_loc>21534</source_loc>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_result_g_m_req_m_trig_req</instance_name>
			<op>
				<id>189</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21665</id>
			<source_loc>21498</source_loc>
			<name>R_u1</name>
			<datatype W="8">sc_int</datatype>
			<livein>57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51,57</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>153</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21666</id>
			<source_loc>21511</source_loc>
			<name>R_mi37</name>
			<datatype W="8">sc_int</datatype>
			<livein>7,51,57,62,63</livein>
			<liveout>7,51,57,62,63</liveout>
			<reg_deffed>57</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>166</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21667</id>
			<source_loc>21527</source_loc>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,63</livein>
			<liveout>4,63</liveout>
			<reg_deffed>63</reg_deffed>
			<instance_name>o_result_r_data</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21669</id>
			<source_loc>21421</source_loc>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,39</livein>
			<liveout>1,39</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_req_m_trig_req</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21670</id>
			<source_loc>21529</source_loc>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,63</livein>
			<liveout>4,63</liveout>
			<reg_deffed>63</reg_deffed>
			<instance_name>o_result_r_m_req_m_trig_req</instance_name>
			<op>
				<id>184</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21672</id>
			<source_loc>21430</source_loc>
			<name>x_u1</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,2,39</livein>
			<liveout>1,2,39</liveout>
			<reg_deffed>1,39</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21673</id>
			<source_loc>21445</source_loc>
			<name>x_mi18</name>
			<datatype W="11">sc_int</datatype>
			<livein>39</livein>
			<liveout>2,39</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>100</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21674</id>
			<source_loc>21459</source_loc>
			<name>x_u0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>3,39,51,83</livein>
			<liveout>3,39,51,83</liveout>
			<reg_deffed>39,51,83</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21675</id>
			<source_loc>21471</source_loc>
			<name>x_u0_mi31</name>
			<datatype W="11">sc_int</datatype>
			<livein>51</livein>
			<liveout>3,51</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>126</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21676</id>
			<source_loc>21542</source_loc>
			<name>x0_mi35</name>
			<datatype W="11">sc_int</datatype>
			<livein>4,5,6,7,51,57,62,63</livein>
			<liveout>4,5,6,7,51,57,62,63</liveout>
			<reg_deffed>7,51</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>197</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21677</id>
			<source_loc>21549</source_loc>
			<name>x1_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>75,76,77,78,79,80,81,82</livein>
			<liveout>7,75,76,77,78,79,80,81,83</liveout>
			<reg_deffed>7,83</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21678</id>
			<source_loc>21601</source_loc>
			<name>x1_mi56</name>
			<datatype W="11">sc_int</datatype>
			<livein>83</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_29</instance_name>
			<op>
				<id>256</id>
				<op_kind>reg</op_kind>
				<object>s_reg_29</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21680</id>
			<source_loc>21478</source_loc>
			<name>x0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>7,51,57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51</reg_deffed>
			<instance_name>s_reg_30</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>s_reg_30</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21682</id>
			<source_loc>21490</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>7,51,57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51,57</reg_deffed>
			<instance_name>s_reg_31</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>s_reg_31</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21684</id>
			<source_loc>21521</source_loc>
			<name>v_mi36</name>
			<datatype W="2">sc_uint</datatype>
			<livein>7,51,57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51,57</reg_deffed>
			<instance_name>s_reg_32</instance_name>
			<op>
				<id>176</id>
				<op_kind>reg</op_kind>
				<object>s_reg_32</object>
			</op>
		</reg_op>
		<reg_op>
			<id>21686</id>
			<source_loc>21518</source_loc>
			<name>u_mi37</name>
			<datatype W="2">sc_uint</datatype>
			<livein>57</livein>
			<liveout>7,51,57</liveout>
			<reg_deffed>7,51,57</reg_deffed>
			<instance_name>s_reg_33</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>s_reg_33</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>55</res_id>
		<opcode>72</opcode>
		<opcode>73</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2560X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>78</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>133</res_id>
		<opcode>151</opcode>
		<latency>0</latency>
		<delay>0.2573</delay>
		<module_name>SobelFilter_LessThan_11Sx11S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>60.5340</unit_area>
		<comb_area>60.5340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>178</res_id>
		<opcode>196</opcode>
		<latency>0</latency>
		<delay>0.3301</delay>
		<module_name>SobelFilter_Add_12Sx12S_13S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>182.4741</unit_area>
		<comb_area>182.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>27</id>
			<thread>do_filter</thread>
			<loop_iterations>4</loop_iterations>
			<source_path>../SobelFilter.cpp</source_path>
			<source_line>83</source_line>
			<source_loc>2344</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>2</max_path>
			<latency>4096</latency>
			<loop>
				<id>26</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>85</source_line>
				<source_loc>2341</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4096</latency>
			</loop>
		</loop>
		<loop>
			<id>61</id>
			<thread>do_filter</thread>
			<source_path>../SobelFilter.cpp</source_path>
			<source_line>102</source_line>
			<source_loc>2710</source_loc>
			<start_cycle>3</start_cycle>
			<max_path>18</max_path>
			<latency>13312</latency>
			<loop>
				<id>37</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>105</source_line>
				<source_loc>2378</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>1024</latency>
			</loop>
			<loop>
				<id>59</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>122</source_line>
				<source_loc>2565</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>7</max_path>
				<latency>7680</latency>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../SobelFilter.cpp</source_path>
					<source_line>125</source_line>
					<source_loc>2525</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>4608</latency>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../SobelFilter.cpp</source_path>
						<source_line>127</source_line>
						<source_loc>2522</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>1</max_path>
						<latency>4608</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>60</id>
				<thread>do_filter</thread>
				<loop_iterations>512</loop_iterations>
				<source_path>../SobelFilter.cpp</source_path>
				<source_line>160</source_line>
				<source_loc>2709</source_loc>
				<start_cycle>9</start_cycle>
				<max_path>9</max_path>
				<latency>4608</latency>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>lat00</name>
		<constr_id>97</constr_id>
		<min>0</min>
		<max>1</max>
		<value>1</value>
		<source_loc>2402</source_loc>
		<source_path>../SobelFilter.cpp</source_path>
		<source_line>131</source_line>
		<thread>do_filter</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2301</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>27</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>26</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>13678</source_loc>
					<start_cycle>0</start_cycle>
					<latency>2049</latency>
				</cycle>
				<cycle>
					<cycle_id>39</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>4097</latency>
				</cycle>
			</loop>
		</loop>
		<loop>
			<id>61</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>37</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>13900</source_loc>
					<start_cycle>0</start_cycle>
					<latency>4609</latency>
				</cycle>
				<cycle>
					<cycle_id>51</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>5121</latency>
				</cycle>
			</loop>
			<loop>
				<id>59</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>62</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>10241</latency>
				</cycle>
				<cycle>
					<cycle_id>63</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>10753</latency>
				</cycle>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>14272</source_loc>
					<start_cycle>3</start_cycle>
					<latency>11265</latency>
				</cycle>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>14534</source_loc>
					<start_cycle>4</start_cycle>
					<latency>11777</latency>
				</cycle>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>14796</source_loc>
					<start_cycle>5</start_cycle>
					<latency>12289</latency>
				</cycle>
				<cycle>
					<cycle_id>7</cycle_id>
					<cyn_protocol/>
					<source_loc>2561</source_loc>
					<start_cycle>6</start_cycle>
					<latency>12801</latency>
				</cycle>
				<loop>
					<id>39</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>38</id>
						<thread>do_filter</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>57</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>9729</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>60</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>75</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>13313</latency>
				</cycle>
				<cycle>
					<cycle_id>76</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>13825</latency>
				</cycle>
				<cycle>
					<cycle_id>77</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>14337</latency>
				</cycle>
				<cycle>
					<cycle_id>78</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>14849</latency>
				</cycle>
				<cycle>
					<cycle_id>79</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>15361</latency>
				</cycle>
				<cycle>
					<cycle_id>80</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>15873</latency>
				</cycle>
				<cycle>
					<cycle_id>81</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>16385</latency>
				</cycle>
				<cycle>
					<cycle_id>82</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>16897</latency>
				</cycle>
				<cycle>
					<cycle_id>83</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>17409</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>21778</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10417</sub_loc>
	</source_loc>
	<source_loc>
		<id>21776</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10415,10415</sub_loc>
	</source_loc>
	<source_loc>
		<id>21777</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13351</opcode>
		<sub_loc>10415,10415</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>21784</id>
			<opcode>127</opcode>
			<source_loc>10418</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>21780</id>
			<source_loc>21778</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_r_vld_prev</sig_name>
			<label>o_result_r.vld:gen_stalling_0_o_result_r_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>522</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_r_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21781</id>
			<source_loc>10416</source_loc>
			<order>2</order>
			<sig_name>o_result_r_busy</sig_name>
			<label>o_result_r.busy:o_result_r_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>523</id>
				<op_kind>input</op_kind>
				<object>o_result_r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21782</id>
			<source_loc>21045</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_69</instance_name>
			<opcode>127</opcode>
			<label>&amp;</label>
			<op>
				<id>524</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21783</id>
			<source_loc>21777</source_loc>
			<order>4</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>m_stalling:o_result_r_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>525</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_r_vld</port_name>
				<state>4</state>
				<source_loc>10417</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_busy</port_name>
				<state>5</state>
				<source_loc>21781</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_r_vld</port_name>
				<state>4</state>
				<source_loc>10417</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>5</state>
				<source_loc>21783</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_busy</port_name>
				<state>5</state>
				<source_loc>21781</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>5</state>
				<source_loc>21783</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_r_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_r_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_r_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_69</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17872</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6133</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21789</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10597</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>21790</id>
			<source_loc>10590</source_loc>
			<order>1</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_r_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>528</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21791</id>
			<source_loc>10598</source_loc>
			<order>2</order>
			<sig_name>o_result_r_m_stalling</sig_name>
			<label>m_stalling:o_result_r_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>529</id>
				<op_kind>input</op_kind>
				<object>o_result_r_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21792</id>
			<source_loc>21789</source_loc>
			<order>3</order>
			<sig_name>o_result_r_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_r_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>530</id>
				<op_kind>output</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>21792</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
				<state>11</state>
				<source_loc>21791</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>21790</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_r_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>21794</id>
			<source_loc>21790</source_loc>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_r_m_unacked_req</instance_name>
			<op>
				<id>528</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21795</id>
			<source_loc>21792</source_loc>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_r_m_unacked_req</instance_name>
			<op>
				<id>530</id>
				<op_kind>reg</op_kind>
				<object>o_result_r_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>85</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17871</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>85</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6132</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21798</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9791</sub_loc>
	</source_loc>
	<source_loc>
		<id>21796</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9789,9789</sub_loc>
	</source_loc>
	<source_loc>
		<id>21797</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13367</opcode>
		<sub_loc>9789,9789</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>21804</id>
			<opcode>127</opcode>
			<source_loc>9792</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>21800</id>
			<source_loc>21798</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_result_g_vld_prev</sig_name>
			<label>o_result_g.vld:gen_stalling_1_o_result_g_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>531</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_result_g_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21801</id>
			<source_loc>9790</source_loc>
			<order>2</order>
			<sig_name>o_result_g_busy</sig_name>
			<label>o_result_g.busy:o_result_g_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>532</id>
				<op_kind>input</op_kind>
				<object>o_result_g_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21802</id>
			<source_loc>21049</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_70</instance_name>
			<opcode>127</opcode>
			<label>&amp;</label>
			<op>
				<id>533</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21803</id>
			<source_loc>21797</source_loc>
			<order>4</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>m_stalling:o_result_g_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>534</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_g_vld</port_name>
				<state>4</state>
				<source_loc>9791</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_busy</port_name>
				<state>5</state>
				<source_loc>21801</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_g_vld</port_name>
				<state>4</state>
				<source_loc>9791</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>5</state>
				<source_loc>21803</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_busy</port_name>
				<state>5</state>
				<source_loc>21801</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>5</state>
				<source_loc>21803</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_g_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_g_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_g_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_70</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>106</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17880</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>106</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6142</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21809</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9971</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>21810</id>
			<source_loc>9964</source_loc>
			<order>1</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_g_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>537</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21811</id>
			<source_loc>9972</source_loc>
			<order>2</order>
			<sig_name>o_result_g_m_stalling</sig_name>
			<label>m_stalling:o_result_g_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>538</id>
				<op_kind>input</op_kind>
				<object>o_result_g_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21812</id>
			<source_loc>21809</source_loc>
			<order>3</order>
			<sig_name>o_result_g_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_g_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>539</id>
				<op_kind>output</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>21812</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
				<state>11</state>
				<source_loc>21811</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>21810</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_g_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>21814</id>
			<source_loc>21810</source_loc>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_g_m_unacked_req</instance_name>
			<op>
				<id>537</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21815</id>
			<source_loc>21812</source_loc>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_g_m_unacked_req</instance_name>
			<op>
				<id>539</id>
				<op_kind>reg</op_kind>
				<object>o_result_g_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>104</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17879</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>104</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6141</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21818</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8861</sub_loc>
	</source_loc>
	<source_loc>
		<id>21816</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8859,8859</sub_loc>
	</source_loc>
	<source_loc>
		<id>21817</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13383</opcode>
		<sub_loc>8859,8859</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_stalling_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_2</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_2</thread>
		<op>
			<id>21824</id>
			<opcode>127</opcode>
			<source_loc>8862</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_2</thread>
		<io_op>
			<id>21820</id>
			<source_loc>21818</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_2_o_result_b_vld_prev</sig_name>
			<label>o_result_b.vld:gen_stalling_2_o_result_b_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>540</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_2_o_result_b_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21821</id>
			<source_loc>8860</source_loc>
			<order>2</order>
			<sig_name>o_result_b_busy</sig_name>
			<label>o_result_b.busy:o_result_b_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>541</id>
				<op_kind>input</op_kind>
				<object>o_result_b_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21822</id>
			<source_loc>21053</source_loc>
			<order>3</order>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_71</instance_name>
			<opcode>127</opcode>
			<label>&amp;</label>
			<op>
				<id>542</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21823</id>
			<source_loc>21817</source_loc>
			<order>4</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>m_stalling:o_result_b_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>543</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_stalling_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_2</thread>
		<timing_path>
			<name>gen_stalling_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_b_vld</port_name>
				<state>4</state>
				<source_loc>8861</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_busy</port_name>
				<state>5</state>
				<source_loc>21821</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_b_vld</port_name>
				<state>4</state>
				<source_loc>8861</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>5</state>
				<source_loc>21823</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_busy</port_name>
				<state>5</state>
				<source_loc>21821</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>5</state>
				<source_loc>21823</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_2</thread>
		<timing_path>
			<name>gen_stalling_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_b_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_b_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_71</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_b_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>SobelFilter_And_1Ux1U_1U_4_71</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>125</id>
			<thread>gen_stalling_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>17888</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>125</id>
			<thread>gen_stalling_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6151</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21829</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9343</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_2</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_2</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_2</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_2</thread>
		<io_op>
			<id>21830</id>
			<source_loc>9336</source_loc>
			<order>1</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_b_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>546</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21831</id>
			<source_loc>9344</source_loc>
			<order>2</order>
			<sig_name>o_result_b_m_stalling</sig_name>
			<label>m_stalling:o_result_b_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>547</id>
				<op_kind>input</op_kind>
				<object>o_result_b_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21832</id>
			<source_loc>21829</source_loc>
			<order>3</order>
			<sig_name>o_result_b_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_b_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>548</id>
				<op_kind>output</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_2</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_2</thread>
		<timing_path>
			<name>gen_unacked_req_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>21832</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
				<state>11</state>
				<source_loc>21831</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>21830</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_2</thread>
		<timing_path>
			<name>gen_unacked_req_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_b_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
		<reg_op>
			<id>21834</id>
			<source_loc>21830</source_loc>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_b_m_unacked_req</instance_name>
			<op>
				<id>546</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21835</id>
			<source_loc>21832</source_loc>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_b_m_unacked_req</instance_name>
			<op>
				<id>548</id>
				<op_kind>reg</op_kind>
				<object>o_result_b_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_unacked_req_2</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>17887</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_unacked_req_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6150</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21836</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11094,11094</sub_loc>
	</source_loc>
	<source_loc>
		<id>21837</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13397</opcode>
		<sub_loc>11094,11094</sub_loc>
	</source_loc>
	<source_loc>
		<id>21839</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18506</sub_loc>
	</source_loc>
	<source_loc>
		<id>21838</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18506</sub_loc>
	</source_loc>
	<source_loc>
		<id>21841</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11094</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>21852</id>
			<opcode>28</opcode>
			<source_loc>18877</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>21845</id>
			<source_loc>11084</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>549</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21846</id>
			<source_loc>18506</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>550</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21847</id>
			<source_loc>21841</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>551</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21848</id>
			<source_loc>11091</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>552</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21849</id>
			<source_loc>11095</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>553</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21850</id>
			<source_loc>21043</source_loc>
			<order>6</order>
			<instance_name>SobelFilter_N_Muxb_1_2_23_4_72</instance_name>
			<opcode>28</opcode>
			<label>MUX(2)</label>
			<op>
				<id>554</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21851</id>
			<source_loc>21837</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>555</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>21848</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>21849</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>11094</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>21851</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>21840</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>21845</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>21858</id>
			<source_loc>21845</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>549</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21859</id>
			<source_loc>21851</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>555</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>80</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>17869</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>80</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6130</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21864</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12721</sub_loc>
	</source_loc>
	<source_loc>
		<id>21865</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12721</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.22</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>108</res_id>
		<opcode>126</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>21866</id>
			<source_loc>18874</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>559</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21867</id>
			<source_loc>12678</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>560</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21868</id>
			<source_loc>12679</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>561</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21869</id>
			<source_loc>21040</source_loc>
			<order>4</order>
			<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			<opcode>218</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>562</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>21870</id>
			<source_loc>12677</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>563</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21871</id>
			<source_loc>12708</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>564</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>21872</id>
			<source_loc>21864</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>565</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>21873</id>
			<source_loc>12695</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>566</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21874</id>
			<source_loc>12698</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>567</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21875</id>
			<source_loc>12718</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>568</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21876</id>
			<source_loc>21865</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>569</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.22</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21866</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21873</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21867</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21873</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21868</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>21873</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21866</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21875</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21867</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21875</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21868</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>21875</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21866</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21876</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>21867</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21876</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>21868</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>21876</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>21866</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>21874</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>SobelFilter_gen_busy_r_4_73</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6092</source_loc>
		<loop>
			<id>63</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>17863</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>63</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6124</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_r_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_r_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_r_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_r_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_g_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_g_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_g_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_b_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_b_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_b_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 23 threads, 292 ops.</summary>
	</phase_summary>
</tool_log>
