

================================================================
== Vivado HLS Report for 'max_pool_16_16_s'
================================================================
* Date:           Sun Oct 29 21:11:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn_reshape.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.588 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050| 20.500 us | 20.500 us |  2050|  2050|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_MP_M_LOOP_MP_X_LOOP_MP_Y  |     2048|     2048|         3|          2|          1|  1024|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    186|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    171|    -|
|Register         |        -|      -|     119|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     119|    357|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln114_fu_426_p2        |     +    |      0|  0|  15|           8|           8|
    |add_ln97_fu_200_p2         |     +    |      0|  0|  13|           1|          11|
    |add_ln99_fu_348_p2         |     +    |      0|  0|  15|           1|           8|
    |m_fu_206_p2                |     +    |      0|  0|  15|           1|           5|
    |x_fu_244_p2                |     +    |      0|  0|  13|           1|           4|
    |y_fu_437_p2                |     +    |      0|  0|  13|           1|           4|
    |and_ln110_fu_238_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_232_p2       |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln97_fu_194_p2        |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln99_fu_212_p2        |   icmp   |      0|  0|  11|           8|           7|
    |or_ln110_10_fu_270_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln110_5_fu_188_p2       |    or    |      0|  0|   4|           4|           1|
    |or_ln110_6_fu_409_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_7_fu_462_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_8_fu_468_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_9_fu_250_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln110_fu_331_p2         |    or    |      0|  0|   4|           4|           1|
    |select_ln110_10_fu_364_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln110_11_fu_286_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln110_12_fu_294_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln110_13_fu_315_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln110_14_fu_323_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln110_8_fu_354_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln110_9_fu_256_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln110_fu_218_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln99_fu_442_p3      |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln110_fu_226_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 186|          64|          98|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten21_phi_fu_130_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_153_p4    |   9|          2|    8|         16|
    |ap_phi_mux_m_0_phi_fu_141_p4               |   9|          2|    5|         10|
    |ap_phi_mux_x_0_phi_fu_164_p4               |   9|          2|    4|          8|
    |ap_phi_mux_y_0_phi_fu_175_p4               |   9|          2|    4|          8|
    |indvar_flatten21_reg_126                   |   9|          2|   11|         22|
    |indvar_flatten_reg_149                     |   9|          2|    8|         16|
    |input_r_address0                           |  15|          3|    8|         24|
    |input_r_address1                           |  15|          3|    8|         24|
    |m_0_reg_137                                |   9|          2|    5|         10|
    |output_r_address0                          |  15|          3|    6|         18|
    |x_0_reg_160                                |   9|          2|    4|          8|
    |y_0_reg_171                                |   9|          2|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 171|         36|   88|        201|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln97_reg_487          |  11|   0|   11|          0|
    |add_ln99_reg_550          |   8|   0|    8|          0|
    |and_ln110_reg_508         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln97_reg_483         |   1|   0|    1|          0|
    |icmp_ln99_reg_497         |   1|   0|    1|          0|
    |indvar_flatten21_reg_126  |  11|   0|   11|          0|
    |indvar_flatten_reg_149    |   8|   0|    8|          0|
    |m_0_reg_137               |   5|   0|    5|          0|
    |m_reg_492                 |   5|   0|    5|          0|
    |or_ln110_6_reg_582        |   1|   0|    1|          0|
    |or_ln110_reg_540          |   3|   0|    4|          1|
    |output_addr_reg_587       |   6|   0|    6|          0|
    |select_ln110_10_reg_567   |   4|   0|    4|          0|
    |select_ln110_14_reg_534   |   3|   0|    4|          1|
    |select_ln110_8_reg_555    |   5|   0|    5|          0|
    |select_ln110_9_reg_518    |   4|   0|    4|          0|
    |select_ln110_reg_503      |   4|   0|    4|          0|
    |select_ln99_reg_597       |   8|   0|    8|          0|
    |trunc_ln110_reg_524       |   3|   0|    3|          0|
    |x_0_reg_160               |   4|   0|    4|          0|
    |x_reg_513                 |   4|   0|    4|          0|
    |y_0_reg_171               |   4|   0|    4|          0|
    |y_reg_592                 |   4|   0|    4|          0|
    |zext_ln110_reg_560        |   5|   0|    6|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 119|   0|  122|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pool<16, 16> | return value |
|input_r_address0   | out |    8|  ap_memory |      input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |      input_r     |     array    |
|input_r_address1   | out |    8|  ap_memory |      input_r     |     array    |
|input_r_ce1        | out |    1|  ap_memory |      input_r     |     array    |
|input_r_q1         |  in |   16|  ap_memory |      input_r     |     array    |
|output_r_address0  | out |    6|  ap_memory |     output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r     |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r     |     array    |
|output_r_q0        |  in |   16|  ap_memory |     output_r     |     array    |
+-------------------+-----+-----+------------+------------------+--------------+

