 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Wed Feb  3 10:08:19 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          1.17
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.25
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               3141
  Buf/Inv Cell Count:             310
  Buf Cell Count:                   2
  Inv Cell Count:                 308
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2897
  Sequential Cell Count:          244
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7695.480297
  Noncombinational Area:  1623.980211
  Buf/Inv Area:            409.425985
  Total Buffer Area:             5.85
  Total Inverter Area:         403.58
  Macro/Black Box Area:      0.000000
  Net Area:               2079.240449
  -----------------------------------
  Cell Area:              9319.460507
  Design Area:           11398.700956


  Design Rules
  -----------------------------------
  Total Number of Nets:          3579
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi022

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.76
  Logic Optimization:                  6.68
  Mapping Optimization:               34.40
  -----------------------------------------
  Overall Compile Time:               72.05
  Overall Compile Wall Clock Time:    75.92

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
