{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 23 14:06:31 2014 " "Info: Processing started: Thu Oct 23 14:06:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S1 Carry_out 14.900 ns Longest " "Info: Longest tpd from source pin \"S1\" to destination pin \"Carry_out\" is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns S1 1 PIN PIN_6 91 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_6; Fanout = 91; PIN Node = 'S1'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "arithcircuit4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/arithcircuit4bits.bdf" { { -136 -72 96 -120 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns fulladder1bit:inst\|inst4~6 2 COMB LC17 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC17; Fanout = 1; COMB Node = 'fulladder1bit:inst\|inst4~6'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { S1 fulladder1bit:inst|inst4~6 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 5.300 ns fulladder1bit:inst\|inst4~12 3 COMB LC18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 5.300 ns; Loc. = LC18; Fanout = 1; COMB Node = 'fulladder1bit:inst\|inst4~12'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { fulladder1bit:inst|inst4~6 fulladder1bit:inst|inst4~12 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 7.100 ns fulladder1bit:inst\|inst4~5 4 COMB LC19 5 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 7.100 ns; Loc. = LC19; Fanout = 5; COMB Node = 'fulladder1bit:inst\|inst4~5'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { fulladder1bit:inst|inst4~12 fulladder1bit:inst|inst4~5 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 11.100 ns fulladder1bit:inst5\|inst4~9 5 COMB LC4 1 " "Info: 5: + IC(1.000 ns) + CELL(3.000 ns) = 11.100 ns; Loc. = LC4; Fanout = 1; COMB Node = 'fulladder1bit:inst5\|inst4~9'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { fulladder1bit:inst|inst4~5 fulladder1bit:inst5|inst4~9 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 12.900 ns fulladder1bit:inst5\|inst4~5 6 COMB LC5 1 " "Info: 6: + IC(0.000 ns) + CELL(1.800 ns) = 12.900 ns; Loc. = LC5; Fanout = 1; COMB Node = 'fulladder1bit:inst5\|inst4~5'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { fulladder1bit:inst5|inst4~9 fulladder1bit:inst5|inst4~5 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 14.900 ns Carry_out 7 PIN PIN_17 0 " "Info: 7: + IC(0.000 ns) + CELL(2.000 ns) = 14.900 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'Carry_out'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { fulladder1bit:inst5|inst4~5 Carry_out } "NODE_NAME" } } { "arithcircuit4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/arithcircuit4bits.bdf" { { 624 712 888 640 "Carry_out" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.900 ns ( 86.58 % ) " "Info: Total cell delay = 12.900 ns ( 86.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 13.42 % ) " "Info: Total interconnect delay = 2.000 ns ( 13.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { S1 fulladder1bit:inst|inst4~6 fulladder1bit:inst|inst4~12 fulladder1bit:inst|inst4~5 fulladder1bit:inst5|inst4~9 fulladder1bit:inst5|inst4~5 Carry_out } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { S1 {} S1~out {} fulladder1bit:inst|inst4~6 {} fulladder1bit:inst|inst4~12 {} fulladder1bit:inst|inst4~5 {} fulladder1bit:inst5|inst4~9 {} fulladder1bit:inst5|inst4~5 {} Carry_out {} } { 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns } { 0.000ns 0.500ns 3.000ns 0.800ns 1.800ns 3.000ns 1.800ns 2.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 23 14:06:32 2014 " "Info: Processing ended: Thu Oct 23 14:06:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
