<article class="ng-scope">
<h3><a href="http://www.hoti.org/" target="_blank">Hot Interconnects Tutorial</a></h3><br><br>
<h4>
	Hands-on with the NetFPGA to build a Gigabit-rate Router
</h4>
<p>
	Presented by <a href="http://www.stanford.edu/~nickm/" target="_blank">Nick McKeown</a>,
	<a href="http://www.stanford.edu/~jwlockwd/" target="_blank">John W. Lockwood</a>,
	Jad Naous, Glen Gibb, <a href="http://www.altusfidelitas.org" target="_blank">Adam Covington</a>
</p><br>
<p><b>Date:</b> Friday, August 24, 2007</p>
<p><b>Time:</b> 9am - 5pm</p>
<p>
	<b>Location:</b> <a href="http://www.stanford.edu/" target="_blank">Stanford University</a>,
	Gates Building, Room 104.
</p><br><br>

<h4>Abstract</h4><br>
<p>
	An open platform called the <a href="http://www.NetFPGA.org/">NetFPGA</a>
	has been developed at Stanford University.
	The NetFPGA platform enables researchers and instructors to 
	build high-speed, hardware-accelerated networking systems. 
	The platform can be used in the classroom to teach students how to build 
	Ethernet switches and Internet Prototcol (IP) routers using hardware 
	rather than software. The platform can be used by researchers to prototype 
	advanced services for next-generation networks.
</p><br>
<p>
	By using Field Programmable Gate Arrays (FPGAs), 
	the NetFPGA enables new types of packet routing circuits to be 
	implemented and detailed measurements of network traffic to be obtained. 
	During the tutorial, we will use the NetFPGA to determine
	the amount of memory needed to buffer TCP/IP data streaming through 
	the Gigabit/second router.
	Hardware circuits within the NetFPGA will be implemented
	to measure and plot the occupancy of buffers.  
	Circuits will be downloaded into reconfigurable hardware and tested with live, 
	streaming Internet video traffic.
</p><br>


<h4>Background</h4><br>
<p>
Attendees will utilize a Linux-based PC equipped with NetFPGA hardware.
A basic understanding of Ethernet switching and network routing is expected.
Past experience with Verilog is useful but not required.  

	
	This full-day tutorial extends the material presented at 
	the half-day SIGMETRICS tutorial on June 12, 2007. 
</p><br>

<div class="centeredImage"><img src="https://lh6.googleusercontent.com/-5nju2_9gAks/T4SnRuMRRLI/AAAAAAAAACw/SJW9KjZnQqU/s967/P1020198.JPG" width="100%" alt="NetFPGA Tutorial"></div><br><br>

<h4>Outline</h4><br>

<div class="ulWrapper">
	<ul>
		<li>
			<p>Function of an Internet Router</p>
			<ul>
				<li>
					<p>Control plane</p>
					<ul>
						<li>Routing protocols
						</li><li>Routing table
						</li><li>Management and Command Line Interface (CLI)
					</li></ul>
				</li>
				<li>
					<p>Datapath</p>
					<ul>
						<li>
							<p>Address lookup</p>
								<ul>
									<li>Longest prefix match
									</li><li>Classless Interdomain Routing (CIDR)
								</li></ul>
						</li><li>Header update
						</li><li>Packet buffer
					</li></ul>
				</li>
				<li>
					<p>NetFPGA Router</p>
					<ul>
						<li>
							<p>Hardware</p>
							<ul>
								<li>Gigabit Ethernet interfaces
								</li><li>PCI host interface
								</li><li>Field Programmable Gate Array (FPGA) Logic 
								</li><li>Random Access Memory (RAM)
							</li></ul>
						</li>
						<li>
							<p>Software</p>
							<ul>
								<li>Kernel-space driver
								</li><li>User-space applications
							</li></ul>
						</li><li>System configuration</li>
					</ul>
				</li>
				<li>
					<p>Demonstration Topology</p>
					<ul>
						<li>
							<p>Hardware</p>
							<ul>
								<li>Network of ten routers
								</li><li>Ethernet switch 
								</li><li>Video server
								</li><li>High Definition (HD) video client
							</li></ul>
						</li>
						<li>
							<p>Software</p>
							<ul>
								<li>PW-OSPF
								</li><li>Routing tables
								</li><li>Dynamic re-routing
							</li></ul>
						</li>
					</ul>
				</li>
				<li>
					<p>Integrated Circuit Design</p>
					<ul>
						<li>
							<p>Technologies</p>
							<ul>
								<li>Look-Up Tables (LUTs)
								</li><li>Configurable Logic Blocks (CLBs)
								</li><li>Field Programmable Gate Arrays (FPGAs)
							</li></ul>
							</li><li>
								<p>Verilog Hardware Description Langauge (HDL)</p>
								<ul>
									<li>Registers, integers, arrays
									</li><li>Multiplexers
									</li><li>Synchronous storage elements
									</li><li>Finite State Machines (FSMs)
								</li></ul>
							</li><li>
								<p>Hardware Debug</p>
								<ul>
									<li>Waveform monitor
									</li><li>In-circuit logic emulation 
								</li></ul>
							</li>
						
					</ul>
				</li>
				<li>
					<p>NetFPGA System Components</p>
					<ul>
						<li>Synthesis of tutorial router</li>
						<li>
							<p>Java-based Graphical User Interface (GUI)</p>
							<ul>
								<li>Configuration 
								</li><li>Statistics
							</li></ul>
						</li>
						<li>
							<p>Router architecture</p>
							<ul>
								<li>Pipeline 
								</li><li>Queues
							</li></ul>
						</li>
					</ul>
				</li>
				<li>
					<p>Buffer Size Experiment</p>
					<ul>
						<li>
							<p>Experiment with TCP/IP flows</p>
							<ul>
								<li>Rule-of-thumb for the buffer size 
								</li><li>Round-trip propation delay 
								</li><li>Capacity of bottlneck link
								</li><li>Number of active flows
							</li></ul>
						</li>
						<li>Lower delay with smaller queues</li>
					</ul>
				</li>
				<li>
					<p>Enhanced Router</p>
					<ul>
						<li>
							<p>Additional hardware</p>
							<ul>
								<li>Event capture module
								</li><li>Rate limiter
								</li><li>Delay module
							</li></ul>
						</li><li>
							<p>Experiments</p>
							<ul>
								<li>Netperf
								</li><li>HD video transport
							</li></ul>
						</li><li>
							<p>Life of packet through the system</p>
							<ul>
								<li>Description of blocks
								</li><li>Waveforms from logic analyzer
							</li></ul>
						</li>
					</ul>
				</li>
			</ul>
		</li></ul></div><br><br>


<h4>About the presentors</h4><br>
<div class="ulWrapper">
	<ul>
		<li><p class="presentorHead"><a target="_blank" href="http://www.stanford.edu/~nickm/">Nick McKeown</a></p>
<p class="presentorDescription">
	Nick McKeown is a Professor of Electrical Engineering and Computer Science and Faculty
	Director of the Clean Slate Program at Stanford University. He received his Phd from the
	University of California at Berkeley in 1995. From 1986-1989, he worked for Hewlett-Packard
	Labs in their network and communications research group in Bristol, England. During the
	Spring of 1995, he worked briefly for Cisco Systems where he helped architect their GSR
	12000 router. In 1997 Nick co-founded Abrizio Inc., where he was CTO. Abrizio is now part of
	PMC-Sierra. He was co-founder and CEO of Nemo Systems, which is now part of Cisco Systems. 
</p><br>
<p class="presentorDescription">
	Nick McKeown is the STMicroelectronics Faculty Scholar, the Robert Noyce Faculty Fellow,
	a Fellow of the Powell Foundation and the Alfred P. Sloan Foundation, and recipient of a
	CAREER award from the National Science Foundation. In 2000, he received the IEEE Rice Award
	for the best paper in communications theory. Nick is a Fellow of the Royal Academy of Engineering
	(UK), and a Fellow of the IEEE and the ACM, and British Computer Society Lovelace Medal Winner,
	2005. He served as an Editor for the IEEE Transactions on Communications and ACM/IEEE Transactions
	on Networking, and as a Guest Editor for IEEE Journal on Selected Areas on Communications, IEEE
	Networks Magazine and IEEE Communications Magazine, and chaired the Technical Advisory Committee
	for ACM Sigcomm. Nick's research interests include the architecture of the future Internet, the
	architecture, analysis and design of high performance switches and Internet routers, IP lookup
	and classification algorithms, scheduling algorithms, congestion control, routing protocols and
	network processors.
</p><br><br>
</li>
		<li><p class="presentorHead">
	<a href="http://www.stanford.edu/~jwlockwd/" target="_blank">John W. Lockwood</a>
</p>
<p class="presentorDescription">
	John W. Lockwood is a Consulting Associate Professor at Stanford University. At Stanford, 
	he leads the NetFPGA Alpha and Beta release programs and organizes the worldwide tutorial
	program. Lockwood was granted tenure in the Department of Computer Science and Engineering
	at Washington University in Saint Louis in 2006. At Washington University in St. Louis,
	Lockwood led the Reconfigurable Network Group (RNG) to develop the Field programmable Port
	Extender (FPX) to enable rapid prototype of extensible network modules in Field Programmable
	Gate Array (FPGA) technology. Lockwood's research interests include reconfigurable hardware,
	Internet security, and content processing technologies. Dr. Lockwood earned his Ph.D from
	the Department of Electrical and Computer Engineering at the University of Illinois.
</p><br>
<p class="presentorDescription">
	John Lockwood has served as the principal investigator on grants from the National Science
	Foundation, Xilinx, Altera, Nortel Networks, Rockwell Collins, and Boeing. He has worked
	in industry for AT&amp;T Bell Laboratories, IBM, Science Applications International
	Corporation (SAIC), and the National Center for Supercomputing Applications (NCSA). He
	served as a co-founder of Global Velocity, a networking startup company focused on high-speed
	data security. He is a member of IEEE, ACM, Tau Beta Pi, and Eta Kappa Nu. 
</p><br><br>
</li>
		<li><p class="presentorHead">Jad Naous</p>
<p class="presentorDescription">
	Jad Naous received his B.Eng. degree in Computer Engineering from McGill University
	in 2005, and his M.S.E.E. degree from Stanford University in 2007. He is currently pursuing
	a doctorate in Electrical Engineering at Stanford University. He has previously worked as
	a Graduate Intern for Sun Microsystems Labs in 2006, where he worked on the next generation
	switch project. In 2007, he joined Agilent Technologies Labs as a Graduate Intern where he
	helped implement special devices for the IEEE1588 Precision Time Protocol using NetFPGA. 
</p><br><br>
</li>
		<li><p class="presentorHead">Glen Gibb</p>
<p class="presentorDescription">
	Glen is a PhD candidate in Electrical Engineering at Stanford University. He received
	his Master of Science in Electrical Engineering from Stanford University and a Bachelor
	of Science and a Bachelor of Engineering from The University of Melbourne in Australia.
	He has been working on the NetFPGA platform since 2004 and was the lead designer for the
	current hardware version.
</p><br><br>
</li>
		<li><p class="presentorHead"><a href="http://www.altusfidelitas.org" target="_blank">Adam Covington</a></p>
<p class="presentorDescription">
Adam is a Research Associate of the High-Performance Network Group (HPN) at Stanford University.  He is currently working on the NetFPGA project, which enables researchers and instructors to build hardware-accelerated networking systems. Previously, he was a Research Associate with the Reconfigurable Network Group (RNG) at Washington University in St. Louis. While at Washington University he designed, and implemented clustering algorithms on FPGAs and supported a hardware accelerated classification system on the FPX platform.  Adamâ€™s current research interests include reconfigurable systems, artificial intelligence (clustering and classification), and applications of artificial intelligence algorithms.  Adam completed a Bachelor of Science degree in Computer Engineering from Western Michigan University in April 2003 and accepted a Distinguished Masters of Science Fellowship from Washington University.  He completed his Masters of Science degree in Computer Science and Engineering from Washington University in December 2006.  Adam continues to provide support for the NetFPGA project which includes helping users worldwide as well as arranging and presenting tutorials.
</p><br><br>
</li>
	</ul>
</div>

<!--
<h4>Presentation Slides</h4>
=======
<h4>Presentation Slides</h4><br>
>>>>>>> 1766ba28c05778e88cb1576fc9584a9b7b6ed761
<div class="ulWrapper">
	<ul>
		<li><a href="HotI-NetFPGA_Tutorial-Ver_2-2007_08_24.pdf">Adobe Acrobat (PDF)</a></li> 
		<li><a href="HotI-NetFPGA_Tutorial-Ver_2-2007_08_24.ppt">PowerPoint (PPT)</a></li>
	</ul>
</div><br><br>

<h4>Video Demonstrations</h4><br>
<div class="ulWrapper">
	<ul>
		<li>
			<p>NetFPGA-hosted Video Servers on the local 192.168.X.Y network</p>
			<ul>
				<li>Primary Server: X.Y = <a href="http://192.168.28.1/video/">28.1</a></li>
				<li>Other Servers: X.Y =
					<a href="http://192.168.25.1/video/">25.1</a>,
					<a href="http://192.168.22.1/video/">22.1</a>,
					<a href="http://192.168.19.1/video/">19.1</a>,
					<a href="http://192.168.16.1/video/">16.1</a>,
					<a href="http://192.168.13.1/video/">13.1</a>,
					<a href="http://192.168.10.1/video/">10.1</a>,
					<a href="http://192.168.7.1/video/">7.1</a>,
					<a href="http://192.168.4.1/video/">4.1</a>,
					<a href="http://192.168.1.1/video/">1.1</a>
				</li>
				<li>Note X.Y label appears on front and back of each nf-test PC</li>
			</ul>
		</li>
	</ul>
</div> -->
</article>