#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat May 11 09:23:34 2024
# Process ID: 28420
# Current directory: C:/Users/gusta/Documents/SEP_projects/state_init
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17144 C:\Users\gusta\Documents\SEP_projects\state_init\state_init.xpr
# Log file: C:/Users/gusta/Documents/SEP_projects/state_init/vivado.log
# Journal file: C:/Users/gusta/Documents/SEP_projects/state_init\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gusta/Documents/SEP_projects/state_init/state_init.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file mkdir C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/constrs_1
file mkdir C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/constrs_1/new
close [ open C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/constrs_1/new/Zybo-Z7-Master.xdc w ]
add_files -fileset constrs_1 C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/constrs_1/new/Zybo-Z7-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property board_part digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/state_init.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/state_init.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
close_hw_manager
close_design
ipx::open_ipxact_file {C:\Users\gusta\Documents\SEP_projects\state_init\state_init.srcs\sources_1\new\component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::package_project -root_dir c:/users/gusta/documents/sep_projects/state_init/state_init.srcs -vendor xilinx.com -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {c:/users/gusta/documents/sep_projects/state_init/state_init.srcs c:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/new} [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:state_init:1.0 state_init_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/sm_state]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/active]
endgroup
delete_bd_objs [get_bd_nets state_init_0_active] [get_bd_ports active_0]
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/leds]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {0}] [get_bd_cells vio_0]
set_property location {2.5 543 -81} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins state_init_0/active] [get_bd_pins vio_0/probe_in0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins vio_0/clk]
set_property name clk [get_bd_ports clk_0]
set_property name sm_state [get_bd_ports sm_state_0]
set_property name leds [get_bd_ports leds_0]
save_bd_design
make_wrapper -files [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
open_bd_design {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd}
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/gusta/documents/sep_projects/state_init/state_init.srcs
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:state_init:1.0 [get_ips  design_1_state_init_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_state_init_0_0] -no_script -sync -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top state_init [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/gusta/documents/sep_projects/state_init/state_init.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/gusta/documents/sep_projects/state_init/state_init.srcs
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:user:state_init:1.0 [get_ips  design_1_state_init_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_state_init_0_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets state_init_0_active]
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/gusta/documents/sep_projects/state_init/state_init.srcs
ipx::unload_core c:/users/gusta/documents/sep_projects/state_init/state_init.srcs/component.xml
save_bd_design
export_ip_user_files -of_objects  [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
export_ip_user_files -of_objects  [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd
close_hw_manager
update_compile_order -fileset sources_1
ipx::package_project -root_dir c:/users/gusta/documents/sep_projects/state_init/state_init.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/gusta/documents/sep_projects/state_init/state_init.srcs
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:state_init:1.0 state_init_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/sm_state]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/active]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/leds]
endgroup
set_property name clk [get_bd_ports clk_0]
set_property name sm_state [get_bd_ports sm_state_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:state_init:1.0 state_init_1
endgroup
delete_bd_objs [get_bd_cells state_init_1]
export_ip_user_files -of_objects  [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_2"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:state_init:1.0 state_init_0
endgroup
export_ip_user_files -of_objects  [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_2/design_2.bd] -no_script -reset -force -quiet
remove_files  C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_2/design_2.bd
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/users/gusta/documents/sep_projects/state_init/state_init.srcs
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:state_init:1.0 state_init_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/sm_state]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/rgb]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins state_init_0/leds]
endgroup
set_property name clk [get_bd_ports clk_0]
set_property name sm_state [get_bd_ports sm_state_0]
set_property name rgb [get_bd_ports rgb_0]
set_property name leds [get_bd_ports leds_0]
save_bd_design
make_wrapper -files [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
close_hw_manager
make_wrapper -files [get_files C:/Users/gusta/Documents/SEP_projects/state_init/state_init.srcs/sources_1/bd/design_1/design_1.bd] -top
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top state_init [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/state_init.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/gusta/Documents/SEP_projects/state_init/state_init.runs/impl_1/state_init.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
