-- VHDL for IBM SMS ALD page 11.10.12.1
-- Title: LOGIC GATE RING C-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 6/7/2020 2:11:06 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_LOGIC_RING_ON_ADVANCE_1:	 in STD_LOGIC;
		PS_LOGIC_GATE_B:	 in STD_LOGIC;
		PS_LOGIC_RING_OFF_ADVANCE_1:	 in STD_LOGIC;
		MS_LOGIC_GATE_B:	 in STD_LOGIC;
		MS_PROGRAM_RESET_3:	 in STD_LOGIC;
		MS_LOGIC_GATE_C:	 out STD_LOGIC;
		PS_LOGIC_GATE_C:	 out STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 out STD_LOGIC;
		MS_LOGIC_GATE_C_1:	 out STD_LOGIC;
		LAMP_15A1C06:	 out STD_LOGIC);
end ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC;

architecture behavioral of ALD_11_10_12_1_LOGIC_GATE_RING_C_ACC is 

	signal OUT_2A_B: STD_LOGIC;
	signal OUT_4B_F: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_1D_A: STD_LOGIC;
	signal OUT_1H_R: STD_LOGIC;
begin
	OUT_2A_B <= NOT OUT_3B_D;
	LAMP_15A1C06 <= OUT_2A_B;

	SMS_DEY_4B: entity SMS_DEY
	    port map (
		FPGA_CLK => FPGA_CLK,
		GATEON => PS_LOGIC_GATE_B,	-- Pin K
		ACSET => PS_LOGIC_RING_ON_ADVANCE_1,	-- Pin H
		GATEOFF => MS_LOGIC_GATE_B,	-- Pin E
		ACRESET => PS_LOGIC_RING_OFF_ADVANCE_1,	-- Pin A
		DCRESET => MS_PROGRAM_RESET_3,	-- Pin P
		OUTON => OUT_4B_F,
		OUTOFF => OUT_4B_B,
		GROUND => OPEN,
		DCSFORCE => OPEN,
		DCRFORCE => OPEN );

	OUT_3B_D <= NOT OUT_4B_F;
	OUT_3C_C <= NOT OUT_4B_B;

	SMS_AEK_1D: entity SMS_AEK
	    port map (
		IN1 => OUT_3B_D,	-- Pin F
		OUT1 => OUT_1D_A,
		IN2 => OPEN );

	OUT_1H_R <= NOT OUT_3C_C;

	MS_LOGIC_GATE_C <= OUT_3B_D;
	PS_LOGIC_GATE_C <= OUT_3C_C;
	PS_LOGIC_GATE_C_1 <= OUT_1D_A;
	MS_LOGIC_GATE_C_1 <= OUT_1H_R;


end;
