#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000012cccb5c650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000012cccb67270 .scope module, "tb_regfile" "tb_regfile" 3 2;
 .timescale -9 -12;
v0000012cccb64a00_0 .var "clk", 0 0;
v0000012cccb646e0_0 .var "rd", 4 0;
v0000012cccb64aa0_0 .net "rd1", 31 0, L_0000012cccc1a4e0;  1 drivers
v0000012cccb641e0_0 .net "rd2", 31 0, L_0000012cccc1bac0;  1 drivers
v0000012cccb64e60_0 .var "rs1", 4 0;
v0000012cccb640a0_0 .var "rs2", 4 0;
v0000012cccb64780_0 .var "wd", 31 0;
v0000012cccb64820_0 .var "we", 0 0;
S_0000012cccb67400 .scope module, "dut" "RegFile" 3 8, 4 2 0, S_0000012cccb67270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0000012cccbc2018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012cccb32b30_0 .net/2u *"_ivl_0", 4 0, L_0000012cccbc2018;  1 drivers
L_0000012cccbc20a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012cccb328d0_0 .net *"_ivl_11", 1 0, L_0000012cccbc20a8;  1 drivers
L_0000012cccbc20f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012cccb32d50_0 .net/2u *"_ivl_14", 4 0, L_0000012cccbc20f0;  1 drivers
v0000012cccb67590_0 .net *"_ivl_16", 0 0, L_0000012cccc1b020;  1 drivers
L_0000012cccbc2138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012cccb67630_0 .net/2u *"_ivl_18", 31 0, L_0000012cccbc2138;  1 drivers
v0000012cccb5f2d0_0 .net *"_ivl_2", 0 0, L_0000012cccb64280;  1 drivers
v0000012cccb64960_0 .net *"_ivl_20", 31 0, L_0000012cccc1a6c0;  1 drivers
v0000012cccb64f00_0 .net *"_ivl_22", 6 0, L_0000012cccc1b660;  1 drivers
L_0000012cccbc2180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012cccb643c0_0 .net *"_ivl_25", 1 0, L_0000012cccbc2180;  1 drivers
L_0000012cccbc2060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012cccb64140_0 .net/2u *"_ivl_4", 31 0, L_0000012cccbc2060;  1 drivers
v0000012cccb64460_0 .net *"_ivl_6", 31 0, L_0000012cccc1b340;  1 drivers
v0000012cccb64be0_0 .net *"_ivl_8", 6 0, L_0000012cccc1af80;  1 drivers
v0000012cccb645a0_0 .net "clk", 0 0, v0000012cccb64a00_0;  1 drivers
v0000012cccb64b40_0 .var/i "i", 31 0;
v0000012cccb648c0_0 .net "rd", 4 0, v0000012cccb646e0_0;  1 drivers
v0000012cccb64c80_0 .net "rd1", 31 0, L_0000012cccc1a4e0;  alias, 1 drivers
v0000012cccb64fa0_0 .net "rd2", 31 0, L_0000012cccc1bac0;  alias, 1 drivers
v0000012cccb64d20 .array "regs", 31 0, 31 0;
v0000012cccb64320_0 .net "rs1", 4 0, v0000012cccb64e60_0;  1 drivers
v0000012cccb64500_0 .net "rs2", 4 0, v0000012cccb640a0_0;  1 drivers
v0000012cccb64640_0 .net "wd", 31 0, v0000012cccb64780_0;  1 drivers
v0000012cccb64dc0_0 .net "we", 0 0, v0000012cccb64820_0;  1 drivers
E_0000012cccb5a800 .event posedge, v0000012cccb645a0_0;
L_0000012cccb64280 .cmp/eq 5, v0000012cccb64e60_0, L_0000012cccbc2018;
L_0000012cccc1b340 .array/port v0000012cccb64d20, L_0000012cccc1af80;
L_0000012cccc1af80 .concat [ 5 2 0 0], v0000012cccb64e60_0, L_0000012cccbc20a8;
L_0000012cccc1a4e0 .functor MUXZ 32, L_0000012cccc1b340, L_0000012cccbc2060, L_0000012cccb64280, C4<>;
L_0000012cccc1b020 .cmp/eq 5, v0000012cccb640a0_0, L_0000012cccbc20f0;
L_0000012cccc1a6c0 .array/port v0000012cccb64d20, L_0000012cccc1b660;
L_0000012cccc1b660 .concat [ 5 2 0 0], v0000012cccb640a0_0, L_0000012cccbc2180;
L_0000012cccc1bac0 .functor MUXZ 32, L_0000012cccc1a6c0, L_0000012cccbc2138, L_0000012cccc1b020, C4<>;
    .scope S_0000012cccb67400;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012cccb64b40_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000012cccb64b40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000012cccb64b40_0;
    %store/vec4a v0000012cccb64d20, 4, 0;
    %load/vec4 v0000012cccb64b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012cccb64b40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000012cccb64d20, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000012cccb67400;
T_1 ;
    %wait E_0000012cccb5a800;
    %load/vec4 v0000012cccb64dc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0000012cccb648c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000012cccb64640_0;
    %load/vec4 v0000012cccb648c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012cccb64d20, 0, 4;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012cccb64d20, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012cccb67270;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012cccb64a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012cccb64820_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012cccb64e60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012cccb640a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012cccb646e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012cccb64780_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0000012cccb67270;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0000012cccb64a00_0;
    %inv;
    %store/vec4 v0000012cccb64a00_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012cccb67270;
T_4 ;
    %vpi_call/w 3 14 "$display", "=== Teste RegFile ===" {0 0 0};
    %wait E_0000012cccb5a800;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012cccb64820_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012cccb646e0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000012cccb64780_0, 0, 32;
    %wait E_0000012cccb5a800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012cccb64820_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012cccb646e0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012cccb64780_0, 0, 32;
    %wait E_0000012cccb5a800;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012cccb64820_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012cccb646e0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000012cccb64780_0, 0, 32;
    %wait E_0000012cccb5a800;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012cccb64820_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000012cccb64e60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000012cccb640a0_0, 0, 5;
    %delay 1000, 0;
    %vpi_call/w 3 26 "$display", "x1=%h (esperado 0000000A), x0=%h (esperado 00000000)", v0000012cccb64aa0_0, v0000012cccb641e0_0 {0 0 0};
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\tb_regfile.v";
    ".\src\regfile.v";
