{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606306718722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606306718729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 13:18:38 2020 " "Processing started: Wed Nov 25 13:18:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606306718729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306718729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off system_top -c system_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306718729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606306720082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606306720082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system-rtl " "Found design unit 1: nios2_system-rtl" {  } { { "nios2_system/synthesis/nios2_system.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731088 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system " "Found entity 1: nios2_system" {  } { { "nios2_system/synthesis/nios2_system.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_rst_controller-rtl " "Found design unit 1: nios2_system_rst_controller-rtl" {  } { { "nios2_system/synthesis/nios2_system_rst_controller.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731100 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_rst_controller " "Found entity 1: nios2_system_rst_controller" {  } { { "nios2_system/synthesis/nios2_system_rst_controller.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/nios2_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/nios2_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_system_rst_controller_001-rtl " "Found design unit 1: nios2_system_rst_controller_001-rtl" {  } { { "nios2_system/synthesis/nios2_system_rst_controller_001.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731110 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_rst_controller_001 " "Found entity 1: nios2_system_rst_controller_001" {  } { { "nios2_system/synthesis/nios2_system_rst_controller_001.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_irq_mapper " "Found entity 1: nios2_system_irq_mapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0 " "Found entity 1: nios2_system_mm_interconnect_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731211 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_system_mm_interconnect_0_rsp_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_mux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_system_mm_interconnect_0_cmd_demux" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731297 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_003 " "Found entity 2: nios2_system_mm_interconnect_0_router_003" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731304 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_002 " "Found entity 2: nios2_system_mm_interconnect_0_router_002" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731317 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router_001 " "Found entity 2: nios2_system_mm_interconnect_0_router_001" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731317 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606306731328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_system_mm_interconnect_0_router_default_decode" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731330 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_mm_interconnect_0_router " "Found entity 2: nios2_system_mm_interconnect_0_router" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sysid " "Found entity 1: nios2_system_sysid" {  } { { "nios2_system/synthesis/submodules/nios2_system_sysid.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sys_clk_timer " "Found entity 1: nios2_system_sys_clk_timer" {  } { { "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_sw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_sw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_sw_pio " "Found entity 1: nios2_system_sw_pio" {  } { { "nios2_system/synthesis/submodules/nios2_system_sw_pio.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_sw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_onchip_mem " "Found entity 1: nios2_system_onchip_mem" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_led_pio " "Found entity 1: nios2_system_led_pio" {  } { { "nios2_system/synthesis/submodules/nios2_system_led_pio.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios2_system_jtag_uart_sim_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731472 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_jtag_uart_scfifo_w " "Found entity 2: nios2_system_jtag_uart_scfifo_w" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731472 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios2_system_jtag_uart_sim_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731472 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_jtag_uart_scfifo_r " "Found entity 4: nios2_system_jtag_uart_scfifo_r" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731472 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_jtag_uart " "Found entity 5: nios2_system_jtag_uart" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_interrupt_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_interrupt_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_interrupt_pio " "Found entity 1: nios2_system_interrupt_pio" {  } { { "nios2_system/synthesis/submodules/nios2_system_interrupt_pio.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_interrupt_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_avalon_mm_if-memoryRW " "Found design unit 1: i2c_avalon_mm_if-memoryRW" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731490 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_avalon_mm_if " "Found entity 1: i2c_avalon_mm_if" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_system/synthesis/submodules/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "nios2_system/synthesis/submodules/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_master.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731501 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "nios2_system/synthesis/submodules/i2c_master.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu " "Found entity 1: nios2_system_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_register_bank_a_module " "Found entity 1: nios2_system_cpu_cpu_register_bank_a_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_system_cpu_cpu_register_bank_b_module " "Found entity 2: nios2_system_cpu_cpu_register_bank_b_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 3: nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_system_cpu_cpu_nios2_oci_break " "Found entity 4: nios2_system_cpu_cpu_nios2_oci_break" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 5: nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 6: nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 7: nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 8: nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 9: nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 13: nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 14: nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_system_cpu_cpu_nios2_oci_im " "Found entity 15: nios2_system_cpu_cpu_nios2_oci_im" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 16: nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 17: nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 18: nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_system_cpu_cpu_nios2_ocimem " "Found entity 19: nios2_system_cpu_cpu_nios2_ocimem" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_system_cpu_cpu_nios2_oci " "Found entity 20: nios2_system_cpu_cpu_nios2_oci" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_system_cpu_cpu " "Found entity 21: nios2_system_cpu_cpu" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_system_cpu_cpu_debug_slave_tck" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_system_cpu_cpu_test_bench " "Found entity 1: nios2_system_cpu_cpu_test_bench" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/system_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_top-top_level " "Found design unit 1: system_top-top_level" {  } { { "src/system_top.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/src/system_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731620 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "src/system_top.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/src/system_top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306731620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306731620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606306731763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system nios2_system:u0 " "Elaborating entity \"nios2_system\" for hierarchy \"nios2_system:u0\"" {  } { { "src/system_top.vhd" "u0" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/src/system_top.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306731833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu nios2_system:u0\|nios2_system_cpu:cpu " "Elaborating entity \"nios2_system_cpu\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "cpu" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306731883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu " "Elaborating entity \"nios2_system_cpu_cpu\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu.v" "cpu" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306731907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_test_bench nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_test_bench:the_nios2_system_cpu_cpu_test_bench " "Elaborating entity \"nios2_system_cpu_cpu_test_bench\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_test_bench:the_nios2_system_cpu_cpu_test_bench\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_test_bench" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_register_bank_a_module nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_system_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_register_bank_a" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732327 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306732327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306732409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306732409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_a_module:nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_register_bank_b_module nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_system_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_register_bank_b_module:nios2_system_cpu_cpu_register_bank_b\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_register_bank_b" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_debug nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_debug" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_debug:the_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306732664 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306732664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_break nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_break:the_nios2_system_cpu_cpu_nios2_oci_break\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_break" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_xbrk nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_xbrk:the_nios2_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_xbrk:the_nios2_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_dbrk nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dbrk:the_nios2_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dbrk:the_nios2_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_itrace nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_itrace:the_nios2_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_itrace:the_nios2_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_dtrace nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_td_mode nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace\|nios2_system_cpu_cpu_nios2_oci_td_mode:nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_dtrace:the_nios2_system_cpu_cpu_nios2_oci_dtrace\|nios2_system_cpu_cpu_nios2_oci_td_mode:nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_fifo nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_fifo:the_nios2_system_cpu_cpu_nios2_oci_fifo\|nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306732992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_pib nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_pib:the_nios2_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_pib:the_nios2_system_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_pib" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_oci_im nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_im:the_nios2_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_system_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_oci_im:the_nios2_system_cpu_cpu_nios2_oci_im\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_oci_im" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_avalon_reg nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_avalon_reg:the_nios2_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_nios2_ocimem nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_system_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_nios2_ocimem" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_ociram_sp_ram_module nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "nios2_system_cpu_cpu_ociram_sp_ram" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733193 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306733193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306733257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_nios2_ocimem:the_nios2_system_cpu_cpu_nios2_ocimem\|nios2_system_cpu_cpu_ociram_sp_ram_module:nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_debug_slave_wrapper nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "the_nios2_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_debug_slave_tck nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_system_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_tck:the_nios2_system_cpu_cpu_debug_slave_tck\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_cpu_cpu_debug_slave_tck" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_cpu_cpu_debug_slave_sysclk nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|nios2_system_cpu_cpu_debug_slave_sysclk:the_nios2_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "the_nios2_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "nios2_system_cpu_cpu_debug_slave_phy" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306733538 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306733538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:u0\|nios2_system_cpu:cpu\|nios2_system_cpu_cpu:cpu\|nios2_system_cpu_cpu_nios2_oci:the_nios2_system_cpu_cpu_nios2_oci\|nios2_system_cpu_cpu_debug_slave_wrapper:the_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_avalon_mm_if nios2_system:u0\|i2c_avalon_mm_if:i2c_avalon_mm_if_0 " "Elaborating entity \"i2c_avalon_mm_if\" for hierarchy \"nios2_system:u0\|i2c_avalon_mm_if:i2c_avalon_mm_if_0\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "i2c_avalon_mm_if_0" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733916 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl_reg i2c_avalon_mm_if.vhd(85) " "VHDL Process Statement warning at i2c_avalon_mm_if.vhd(85): inferring latch(es) for signal or variable \"ctrl_reg\", which holds its previous value in one or more paths through the process" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606306733918 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[8\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[8\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733929 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[9\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[9\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733929 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[10\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[10\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733929 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[11\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[11\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733929 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[12\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[12\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733929 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[13\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[13\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[14\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[14\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[15\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[15\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[16\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[16\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[17\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[17\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[18\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[18\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[19\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[19\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[20\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[20\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[21\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[21\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[22\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[22\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[23\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[23\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[24\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[24\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[25\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[25\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[26\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[26\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[27\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[27\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733930 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[28\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[28\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733931 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[29\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[29\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733931 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[30\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[30\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733931 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reg\[31\] i2c_avalon_mm_if.vhd(85) " "Inferred latch for \"ctrl_reg\[31\]\" at i2c_avalon_mm_if.vhd(85)" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306733931 "|system_top|nios2_system:u0|i2c_avalon_mm_if:i2c_avalon_mm_if_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master nios2_system:u0\|i2c_avalon_mm_if:i2c_avalon_mm_if_0\|i2c_master:submodel " "Elaborating entity \"i2c_master\" for hierarchy \"nios2_system:u0\|i2c_avalon_mm_if:i2c_avalon_mm_if_0\|i2c_master:submodel\"" {  } { { "nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" "submodel" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/i2c_avalon_mm_if.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306733973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_interrupt_pio nios2_system:u0\|nios2_system_interrupt_pio:interrupt_pio " "Elaborating entity \"nios2_system_interrupt_pio\" for hierarchy \"nios2_system:u0\|nios2_system_interrupt_pio:interrupt_pio\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "interrupt_pio" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart nios2_system:u0\|nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"nios2_system_jtag_uart\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "jtag_uart" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_w nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"nios2_system_jtag_uart_scfifo_w\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_w" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "wfifo" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306734419 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306734419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306734484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306734484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306734531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306734531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306734578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306734578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306734663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306734663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306734752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306734752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306734854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306734854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_jtag_uart_scfifo_r nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"nios2_system_jtag_uart_scfifo_r\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "the_nios2_system_jtag_uart_scfifo_r" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306734912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "nios2_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735338 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306735338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_system:u0\|nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_led_pio nios2_system:u0\|nios2_system_led_pio:led_pio " "Elaborating entity \"nios2_system_led_pio\" for hierarchy \"nios2_system:u0\|nios2_system_led_pio:led_pio\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "led_pio" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_onchip_mem nios2_system:u0\|nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"nios2_system_onchip_mem\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "onchip_mem" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 38400 " "Parameter \"maximum_depth\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 38400 " "Parameter \"numwords_a\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606306735526 ""}  } { { "nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606306735526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ioc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ioc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ioc1 " "Found entity 1: altsyncram_ioc1" {  } { { "db/altsyncram_ioc1.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/altsyncram_ioc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306735604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306735604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ioc1 nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ioc1:auto_generated " "Elaborating entity \"altsyncram_ioc1\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ioc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e7a " "Found entity 1: decode_e7a" {  } { { "db/decode_e7a.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/decode_e7a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306735728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306735728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e7a nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ioc1:auto_generated\|decode_e7a:decode3 " "Elaborating entity \"decode_e7a\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ioc1:auto_generated\|decode_e7a:decode3\"" {  } { { "db/altsyncram_ioc1.tdf" "decode3" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/altsyncram_ioc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b3b " "Found entity 1: mux_b3b" {  } { { "db/mux_b3b.tdf" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/mux_b3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306735822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306735822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b3b nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ioc1:auto_generated\|mux_b3b:mux2 " "Elaborating entity \"mux_b3b\" for hierarchy \"nios2_system:u0\|nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_ioc1:auto_generated\|mux_b3b:mux2\"" {  } { { "db/altsyncram_ioc1.tdf" "mux2" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/altsyncram_ioc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sw_pio nios2_system:u0\|nios2_system_sw_pio:sw_pio " "Elaborating entity \"nios2_system_sw_pio\" for hierarchy \"nios2_system:u0\|nios2_system_sw_pio:sw_pio\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sw_pio" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sys_clk_timer nios2_system:u0\|nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"nios2_system_sys_clk_timer\" for hierarchy \"nios2_system:u0\|nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sys_clk_timer" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_sysid nios2_system:u0\|nios2_system_sysid:sysid " "Elaborating entity \"nios2_system_sysid\" for hierarchy \"nios2_system:u0\|nios2_system_sysid:sysid\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "sysid" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_system_mm_interconnect_0\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "mm_interconnect_0" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306735956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_avalon_mm_if_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_avalon_mm_if_0_avalon_slave_0_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "i2c_avalon_mm_if_0_avalon_slave_0_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"nios2_system_mm_interconnect_0_router\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_default_decode nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router:router\|nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_001 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_001\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_001_default_decode nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\|nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_001:router_001\|nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_001.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_002_default_decode nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_002:router_002\|nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_003 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_system_mm_interconnect_0_router_003\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_router_003_default_decode nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_003:router_003\|nios2_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_router_003:router_003\|nios2_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306736973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_demux_001 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_cmd_mux_001 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_demux_001 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_rsp_mux_001 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0.v" 3432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_system:u0\|nios2_system_mm_interconnect_0:mm_interconnect_0\|nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_irq_mapper nios2_system:u0\|nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"nios2_system_irq_mapper\" for hierarchy \"nios2_system:u0\|nios2_system_irq_mapper:irq_mapper\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "irq_mapper" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_rst_controller nios2_system:u0\|nios2_system_rst_controller:rst_controller " "Elaborating entity \"nios2_system_rst_controller\" for hierarchy \"nios2_system:u0\|nios2_system_rst_controller:rst_controller\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "rst_controller" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:u0\|nios2_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:u0\|nios2_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios2_system/synthesis/nios2_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:u0\|nios2_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:u0\|nios2_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_system:u0\|nios2_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_system:u0\|nios2_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_system_rst_controller_001 nios2_system:u0\|nios2_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios2_system_rst_controller_001\" for hierarchy \"nios2_system:u0\|nios2_system_rst_controller_001:rst_controller_001\"" {  } { { "nios2_system/synthesis/nios2_system.vhd" "rst_controller_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_system:u0\|nios2_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_system:u0\|nios2_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios2_system/synthesis/nios2_system_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/nios2_system_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306737774 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606306739167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.11.25.13:19:03 Progress: Loading sldc68c67e5/alt_sld_fab_wrapper_hw.tcl " "2020.11.25.13:19:03 Progress: Loading sldc68c67e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306743382 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306746369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306746524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306750019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306750177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306750337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306750516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306750528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306750529 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1606306751227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc68c67e5/alt_sld_fab.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306751497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306751593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306751614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306751682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306751774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/db/ip/sldc68c67e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606306751847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306751847 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606306756072 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2878 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3878 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 3500 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_jtag_uart.v" 398 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/nios2_system_sys_clk_timer.v" 167 -1 0 } } { "nios2_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/nios2_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606306756212 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606306756213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adxl345_alt_addr GND " "Pin \"adxl345_alt_addr\" is stuck at GND" {  } { { "src/system_top.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/src/system_top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306757177 "|system_top|adxl345_alt_addr"} { "Warning" "WMLS_MLS_STUCK_PIN" "adxl345_cs_n VCC " "Pin \"adxl345_cs_n\" is stuck at VCC" {  } { { "src/system_top.vhd" "" { Text "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/src/system_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606306757177 "|system_top|adxl345_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606306757177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306757370 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606306758974 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1606306759109 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1606306759109 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306759253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/output_files/system_top.map.smsg " "Generated suppressed messages file C:/Users/JennySheng/Documents/FYS4220-Jenny-Sheng/embedded-system-project/output_files/system_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306760253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606306763013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606306763013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3121 " "Implemented 3121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606306763482 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606306763482 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1606306763482 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2815 " "Implemented 2815 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606306763482 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606306763482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606306763482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606306763572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 25 13:19:23 2020 " "Processing ended: Wed Nov 25 13:19:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606306763572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606306763572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606306763572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606306763572 ""}
