# RISC-V-Single-Cycle

Single Cycle Risc-V processor has been implemented here.

Particularly gcd of 9 and 12 is being calculated. Instructions which we want to run can be
changed in instruction_memory.v and it will run sucessfully.
