// Seed: 3353179857
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  wor  id_2,
    input  tri1 id_3,
    input  tri  id_4,
    input  wor  id_5,
    output tri1 id_6
);
  wire id_8;
  assign id_6 = id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply1 id_5,
    input wire id_6,
    output supply0 id_7,
    input wire id_8,
    output uwire id_9,
    input wand id_10,
    input wor id_11
    , id_13
);
  assign id_2 = 1;
  module_0(
      id_7, id_5, id_8, id_5, id_11, id_8, id_7
  );
endmodule
