From 447419f0aff137e3be7541841b15f69284d40eee Mon Sep 17 00:00:00 2001
From: Loc Vu <loc.vu.zn@renesas.com>
Date: Fri, 27 Mar 2020 13:06:39 +0700
Subject: [PATCH 207/443] clk: renesas: r8a774e1-cpg-mssr: Add TMU clocks.

Add TMU clocks to R8A774E1 SoC.

Signed-off-by: Loc Vu <loc.vu.zn@renesas.com>
---
 drivers/clk/renesas/r8a774e1-cpg-mssr.c | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/drivers/clk/renesas/r8a774e1-cpg-mssr.c b/drivers/clk/renesas/r8a774e1-cpg-mssr.c
index 051c963..dc095ec 100644
--- a/drivers/clk/renesas/r8a774e1-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a774e1-cpg-mssr.c
@@ -117,6 +117,11 @@ static const struct mssr_mod_clk r8a774e1_mod_clks[] __initconst = {
 	DEF_MOD("3dge",			 112,	R8A774E1_CLK_ZG),
 	DEF_MOD("fdp1-0",		 119,	R8A774E1_CLK_S0D1),
 	DEF_MOD("fdp1-1",		 118,	R8A774E1_CLK_S0D1),
+	DEF_MOD("tmu4",			 121,	R8A774E1_CLK_S0D6),
+	DEF_MOD("tmu3",			 122,	R8A774E1_CLK_S3D2),
+	DEF_MOD("tmu2",			 123,	R8A774E1_CLK_S3D2),
+	DEF_MOD("tmu1",			 124,	R8A774E1_CLK_S3D2),
+	DEF_MOD("tmu0",			 125,	R8A774E1_CLK_CP),
 	DEF_MOD("vcplf",		 130,	R8A774E1_CLK_S2D1),
 	DEF_MOD("vdpb",			 131,	R8A774E1_CLK_S2D1),
 	DEF_MOD("scif5",		 202,	R8A774E1_CLK_S3D4),
-- 
2.7.4

