library ieee;
use ieee.std_logic_1164.ALL;
use ieee.numeric_std.ALL;
--use ieee.std_logic_unsigned.ALL;

 
ENTITY ALU_Test IS 
 Port( A:in std_logic_vector(7 downto 0);
		 B:in std_logic_vector(7 downto 0);
		 Result: out std_logic_vector(7 downto 0);
		 ALU_Sel : in std_logic_vector(2 downto 0);
		 NZVC: out STD_logic_vector(3 Downto 0);
		 clock:in std_logic;
		 display1,display2,display3,display4: out std_logic);
		 
 
END entity;