|dementia
reset => reset.IN10
reset2 => reset2.IN1
clk => clk.IN2
ps2clk => ps2clk.IN1
ps2dat => ps2dat.IN1
hsync <= hv_sync:u11.hsync
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
sync <= hv_sync:u11.sync
de <= hv_sync:u11.de
clk0 <= clk0.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= mux:u21.r
r[1] <= mux:u21.r
r[2] <= mux:u21.r
r[3] <= mux:u21.r
r[4] <= mux:u21.r
r[5] <= mux:u21.r
r[6] <= mux:u21.r
r[7] <= mux:u21.r
g[0] <= mux:u21.g
g[1] <= mux:u21.g
g[2] <= mux:u21.g
g[3] <= mux:u21.g
g[4] <= mux:u21.g
g[5] <= mux:u21.g
g[6] <= mux:u21.g
g[7] <= mux:u21.g
b[0] <= mux:u21.b
b[1] <= mux:u21.b
b[2] <= mux:u21.b
b[3] <= mux:u21.b
b[4] <= mux:u21.b
b[5] <= mux:u21.b
b[6] <= mux:u21.b
b[7] <= mux:u21.b


|dementia|RxKB:u1
PS_CLK => sPSCLK.DATAIN
PS_DAT => sPSDAT.DATAIN
CLK => validDat.CLK
CLK => NewKB1D2.CLK
CLK => NewKB1D1.CLK
CLK => NewKB1.CLK
CLK => KB_DAT[0]~reg0.CLK
CLK => KB_DAT[1]~reg0.CLK
CLK => KB_DAT[2]~reg0.CLK
CLK => KB_DAT[3]~reg0.CLK
CLK => KB_DAT[4]~reg0.CLK
CLK => KB_DAT[5]~reg0.CLK
CLK => KB_DAT[6]~reg0.CLK
CLK => KB_DAT[7]~reg0.CLK
CLK => kbShift[0].CLK
CLK => kbShift[1].CLK
CLK => kbShift[2].CLK
CLK => kbShift[3].CLK
CLK => kbShift[4].CLK
CLK => kbShift[5].CLK
CLK => kbShift[6].CLK
CLK => kbShift[7].CLK
CLK => psCnt[0].CLK
CLK => psCnt[1].CLK
CLK => psCnt[2].CLK
CLK => psCnt[3].CLK
CLK => sPSDAT.CLK
CLK => sPSCLKD1.CLK
CLK => sPSCLK.CLK
RESET => kbShift[0].ACLR
RESET => kbShift[1].ACLR
RESET => kbShift[2].ACLR
RESET => kbShift[3].ACLR
RESET => kbShift[4].ACLR
RESET => kbShift[5].ACLR
RESET => kbShift[6].ACLR
RESET => kbShift[7].ACLR
RESET => psCnt[0].ACLR
RESET => psCnt[1].ACLR
RESET => psCnt[2].ACLR
RESET => psCnt[3].ACLR
RESET => validDat.PRESET
NewKB <= NewKB.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[0] <= KB_DAT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[1] <= KB_DAT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[2] <= KB_DAT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[3] <= KB_DAT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[4] <= KB_DAT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[5] <= KB_DAT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[6] <= KB_DAT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KB_DAT[7] <= KB_DAT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dementia|coordsystem_data:u2
clk => key2~reg0.CLK
clk => key1~reg0.CLK
clk => data2[0]~reg0.CLK
clk => data2[1]~reg0.CLK
clk => data2[2]~reg0.CLK
clk => data2[3]~reg0.CLK
clk => data1[0]~reg0.CLK
clk => data1[1]~reg0.CLK
clk => data1[2]~reg0.CLK
clk => data1[3]~reg0.CLK
clk => ycoord[0]~reg0.CLK
clk => ycoord[1]~reg0.CLK
clk => xcoord[0]~reg0.CLK
clk => xcoord[1]~reg0.CLK
reset => always0.IN0
NewKB => always0.IN1
NewKB => always0.IN1
NewKB => always0.IN1
NewKB => always0.IN1
NewKB => data1.OUTPUTSELECT
NewKB => data1.OUTPUTSELECT
NewKB => data1.OUTPUTSELECT
NewKB => data1.OUTPUTSELECT
NewKB => key1.OUTPUTSELECT
NewKB => data2.OUTPUTSELECT
NewKB => data2.OUTPUTSELECT
NewKB => data2.OUTPUTSELECT
NewKB => data2.OUTPUTSELECT
NewKB => key2.OUTPUTSELECT
KB_DAT[0] => Equal0.IN7
KB_DAT[0] => Equal1.IN4
KB_DAT[0] => Equal2.IN4
KB_DAT[0] => Equal3.IN7
KB_DAT[0] => Equal4.IN7
KB_DAT[0] => Equal5.IN7
KB_DAT[1] => Equal0.IN6
KB_DAT[1] => Equal1.IN3
KB_DAT[1] => Equal2.IN7
KB_DAT[1] => Equal3.IN3
KB_DAT[1] => Equal4.IN2
KB_DAT[1] => Equal5.IN3
KB_DAT[2] => Equal0.IN3
KB_DAT[2] => Equal1.IN7
KB_DAT[2] => Equal2.IN3
KB_DAT[2] => Equal3.IN6
KB_DAT[2] => Equal4.IN1
KB_DAT[2] => Equal5.IN2
KB_DAT[3] => Equal0.IN5
KB_DAT[3] => Equal1.IN2
KB_DAT[3] => Equal2.IN6
KB_DAT[3] => Equal3.IN5
KB_DAT[3] => Equal4.IN6
KB_DAT[3] => Equal5.IN1
KB_DAT[4] => Equal0.IN2
KB_DAT[4] => Equal1.IN6
KB_DAT[4] => Equal2.IN2
KB_DAT[4] => Equal3.IN2
KB_DAT[4] => Equal4.IN0
KB_DAT[4] => Equal5.IN0
KB_DAT[5] => Equal0.IN1
KB_DAT[5] => Equal1.IN1
KB_DAT[5] => Equal2.IN1
KB_DAT[5] => Equal3.IN1
KB_DAT[5] => Equal4.IN5
KB_DAT[5] => Equal5.IN6
KB_DAT[6] => Equal0.IN0
KB_DAT[6] => Equal1.IN0
KB_DAT[6] => Equal2.IN0
KB_DAT[6] => Equal3.IN0
KB_DAT[6] => Equal4.IN4
KB_DAT[6] => Equal5.IN5
KB_DAT[7] => Equal0.IN4
KB_DAT[7] => Equal1.IN5
KB_DAT[7] => Equal2.IN5
KB_DAT[7] => Equal3.IN4
KB_DAT[7] => Equal4.IN3
KB_DAT[7] => Equal5.IN4
xcoord[0] <= xcoord[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcoord[1] <= xcoord[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycoord[0] <= ycoord[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ycoord[1] <= ycoord[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[0] <= data1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[0] <= data2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[1] <= data2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[2] <= data2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data2[3] <= data2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key1 <= key1~reg0.DB_MAX_OUTPUT_PORT_TYPE
key2 <= key2~reg0.DB_MAX_OUTPUT_PORT_TYPE
datareset => always0.IN1


|dementia|timecounter:u3
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => clk_cnt[16].CLK
clk => clk_cnt[17].CLK
clk => clk_cnt[18].CLK
clk => clk_cnt[19].CLK
clk => clk_cnt[20].CLK
clk => clk_cnt[21].CLK
clk => clk_cnt[22].CLK
clk => clk_cnt[23].CLK
clk => clk_cnt[24].CLK
clk => clk_cnt[25].CLK
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => clk_cnt[16].ACLR
reset => clk_cnt[17].ACLR
reset => clk_cnt[18].ACLR
reset => clk_cnt[19].ACLR
reset => clk_cnt[20].ACLR
reset => clk_cnt[21].ACLR
reset => clk_cnt[22].ACLR
reset => clk_cnt[23].ACLR
reset => clk_cnt[24].ACLR
reset => clk_cnt[25].ACLR
reset => gameendtimeover~reg0.ACLR
reset => cnt4sec10[0]~reg0.ACLR
reset => cnt4sec10[1]~reg0.ACLR
reset => cnt4sec10[2]~reg0.ACLR
reset => cnt4sec10[3]~reg0.ACLR
reset => cnt4sec1[0]~reg0.ACLR
reset => cnt4sec1[1]~reg0.ACLR
reset => cnt4sec1[2]~reg0.ACLR
reset => cnt4sec1[3]~reg0.ACLR
cnt4sec1[0] <= cnt4sec1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec1[1] <= cnt4sec1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec1[2] <= cnt4sec1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec1[3] <= cnt4sec1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec10[0] <= cnt4sec10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec10[1] <= cnt4sec10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec10[2] <= cnt4sec10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt4sec10[3] <= cnt4sec10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameendtimeover <= gameendtimeover~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameendccount => gameendtimeover~reg0.ENA
gameendccount => cnt4sec1[3]~reg0.ENA
gameendccount => cnt4sec1[2]~reg0.ENA
gameendccount => cnt4sec1[1]~reg0.ENA
gameendccount => cnt4sec1[0]~reg0.ENA
gameendccount => cnt4sec10[3]~reg0.ENA
gameendccount => cnt4sec10[2]~reg0.ENA
gameendccount => cnt4sec10[1]~reg0.ENA
gameendccount => cnt4sec10[0]~reg0.ENA


|dementia|data_compare_score_counter:u4
data1[0] => Decoder0.IN3
data1[0] => Mux0.IN3
data1[0] => Mux1.IN3
data1[0] => Mux2.IN3
data1[1] => Decoder0.IN2
data1[1] => Mux0.IN2
data1[1] => Mux1.IN2
data1[1] => Mux2.IN2
data1[2] => Decoder0.IN1
data1[2] => Mux0.IN1
data1[2] => Mux1.IN1
data1[2] => Mux2.IN1
data1[3] => Decoder0.IN0
data1[3] => Mux0.IN0
data1[3] => Mux1.IN0
data1[3] => Mux2.IN0
data2[0] => Decoder1.IN3
data2[0] => Mux3.IN3
data2[0] => Mux4.IN3
data2[0] => Mux5.IN3
data2[1] => Decoder1.IN2
data2[1] => Mux3.IN2
data2[1] => Mux4.IN2
data2[1] => Mux5.IN2
data2[2] => Decoder1.IN1
data2[2] => Mux3.IN1
data2[2] => Mux4.IN1
data2[2] => Mux5.IN1
data2[3] => Decoder1.IN0
data2[3] => Mux3.IN0
data2[3] => Mux4.IN0
data2[3] => Mux5.IN0
clk => datareset~reg0.CLK
clk => flip15~reg0.CLK
clk => flip14~reg0.CLK
clk => flip13~reg0.CLK
clk => flip12~reg0.CLK
clk => flip11~reg0.CLK
clk => flip10~reg0.CLK
clk => flip9~reg0.CLK
clk => flip8~reg0.CLK
clk => flip7~reg0.CLK
clk => flip6~reg0.CLK
clk => flip5~reg0.CLK
clk => flip4~reg0.CLK
clk => flip3~reg0.CLK
clk => flip2~reg0.CLK
clk => flip1~reg0.CLK
clk => flip0~reg0.CLK
clk => wcount[0]~reg0.CLK
clk => wcount[1]~reg0.CLK
clk => wcount[2]~reg0.CLK
clk => wcount[3]~reg0.CLK
clk => ccount[0]~reg0.CLK
clk => ccount[1]~reg0.CLK
clk => ccount[2]~reg0.CLK
clk => ccount[3]~reg0.CLK
clk => keyenter~reg0.CLK
clk => gameendccount~reg0.CLK
clk => compare1[0].CLK
clk => compare1[1].CLK
clk => compare1[2].CLK
reset => flip15~reg0.ACLR
reset => flip14~reg0.ACLR
reset => flip13~reg0.ACLR
reset => flip12~reg0.ACLR
reset => flip11~reg0.ACLR
reset => flip10~reg0.ACLR
reset => flip9~reg0.ACLR
reset => flip8~reg0.ACLR
reset => flip7~reg0.ACLR
reset => flip6~reg0.ACLR
reset => flip5~reg0.ACLR
reset => flip4~reg0.ACLR
reset => flip3~reg0.ACLR
reset => flip2~reg0.ACLR
reset => flip1~reg0.ACLR
reset => flip0~reg0.ACLR
reset => wcount[0]~reg0.ACLR
reset => wcount[1]~reg0.ACLR
reset => wcount[2]~reg0.ACLR
reset => wcount[3]~reg0.ACLR
reset => ccount[0]~reg0.ACLR
reset => ccount[1]~reg0.ACLR
reset => ccount[2]~reg0.ACLR
reset => ccount[3]~reg0.ACLR
reset => keyenter~reg0.ACLR
reset => gameendccount~reg0.ACLR
reset => compare1[0].ACLR
reset => compare1[1].ACLR
reset => compare1[2].ACLR
reset => datareset~reg0.ENA
ccount[0] <= ccount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccount[1] <= ccount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccount[2] <= ccount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ccount[3] <= ccount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wcount[0] <= wcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wcount[1] <= wcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wcount[2] <= wcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wcount[3] <= wcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
NewKB => datareset.OUTPUTSELECT
NewKB => keyenter~reg0.ENA
NewKB => ccount[3]~reg0.ENA
NewKB => ccount[2]~reg0.ENA
NewKB => ccount[1]~reg0.ENA
NewKB => ccount[0]~reg0.ENA
NewKB => wcount[3]~reg0.ENA
NewKB => wcount[2]~reg0.ENA
NewKB => wcount[1]~reg0.ENA
NewKB => wcount[0]~reg0.ENA
NewKB => flip0~reg0.ENA
NewKB => flip1~reg0.ENA
NewKB => flip2~reg0.ENA
NewKB => flip3~reg0.ENA
NewKB => flip4~reg0.ENA
NewKB => flip5~reg0.ENA
NewKB => flip6~reg0.ENA
NewKB => flip7~reg0.ENA
NewKB => flip8~reg0.ENA
NewKB => flip9~reg0.ENA
NewKB => flip10~reg0.ENA
NewKB => flip11~reg0.ENA
NewKB => flip12~reg0.ENA
NewKB => flip13~reg0.ENA
NewKB => flip14~reg0.ENA
NewKB => flip15~reg0.ENA
KB_DAT[0] => Equal0.IN7
KB_DAT[1] => Equal0.IN3
KB_DAT[2] => Equal0.IN6
KB_DAT[3] => Equal0.IN2
KB_DAT[4] => Equal0.IN1
KB_DAT[5] => Equal0.IN5
KB_DAT[6] => Equal0.IN0
KB_DAT[7] => Equal0.IN4
keyenter <= keyenter~reg0.DB_MAX_OUTPUT_PORT_TYPE
datareset <= datareset~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameendccount <= gameendccount~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory0[0] => Mux2.IN4
memory0[0] => Mux5.IN4
memory0[1] => Mux1.IN4
memory0[1] => Mux4.IN4
memory0[2] => Mux0.IN4
memory0[2] => Mux3.IN4
memory1[0] => Mux2.IN5
memory1[0] => Mux5.IN5
memory1[1] => Mux1.IN5
memory1[1] => Mux4.IN5
memory1[2] => Mux0.IN5
memory1[2] => Mux3.IN5
memory2[0] => Mux2.IN6
memory2[0] => Mux5.IN6
memory2[1] => Mux1.IN6
memory2[1] => Mux4.IN6
memory2[2] => Mux0.IN6
memory2[2] => Mux3.IN6
memory3[0] => Mux2.IN7
memory3[0] => Mux5.IN7
memory3[1] => Mux1.IN7
memory3[1] => Mux4.IN7
memory3[2] => Mux0.IN7
memory3[2] => Mux3.IN7
memory4[0] => Mux2.IN8
memory4[0] => Mux5.IN8
memory4[1] => Mux1.IN8
memory4[1] => Mux4.IN8
memory4[2] => Mux0.IN8
memory4[2] => Mux3.IN8
memory5[0] => Mux2.IN9
memory5[0] => Mux5.IN9
memory5[1] => Mux1.IN9
memory5[1] => Mux4.IN9
memory5[2] => Mux0.IN9
memory5[2] => Mux3.IN9
memory6[0] => Mux2.IN10
memory6[0] => Mux5.IN10
memory6[1] => Mux1.IN10
memory6[1] => Mux4.IN10
memory6[2] => Mux0.IN10
memory6[2] => Mux3.IN10
memory7[0] => Mux2.IN11
memory7[0] => Mux5.IN11
memory7[1] => Mux1.IN11
memory7[1] => Mux4.IN11
memory7[2] => Mux0.IN11
memory7[2] => Mux3.IN11
memory8[0] => Mux2.IN12
memory8[0] => Mux5.IN12
memory8[1] => Mux1.IN12
memory8[1] => Mux4.IN12
memory8[2] => Mux0.IN12
memory8[2] => Mux3.IN12
memory9[0] => Mux2.IN13
memory9[0] => Mux5.IN13
memory9[1] => Mux1.IN13
memory9[1] => Mux4.IN13
memory9[2] => Mux0.IN13
memory9[2] => Mux3.IN13
memory10[0] => Mux2.IN14
memory10[0] => Mux5.IN14
memory10[1] => Mux1.IN14
memory10[1] => Mux4.IN14
memory10[2] => Mux0.IN14
memory10[2] => Mux3.IN14
memory11[0] => Mux2.IN15
memory11[0] => Mux5.IN15
memory11[1] => Mux1.IN15
memory11[1] => Mux4.IN15
memory11[2] => Mux0.IN15
memory11[2] => Mux3.IN15
memory12[0] => Mux2.IN16
memory12[0] => Mux5.IN16
memory12[1] => Mux1.IN16
memory12[1] => Mux4.IN16
memory12[2] => Mux0.IN16
memory12[2] => Mux3.IN16
memory13[0] => Mux2.IN17
memory13[0] => Mux5.IN17
memory13[1] => Mux1.IN17
memory13[1] => Mux4.IN17
memory13[2] => Mux0.IN17
memory13[2] => Mux3.IN17
memory14[0] => Mux2.IN18
memory14[0] => Mux5.IN18
memory14[1] => Mux1.IN18
memory14[1] => Mux4.IN18
memory14[2] => Mux0.IN18
memory14[2] => Mux3.IN18
memory15[0] => Mux2.IN19
memory15[0] => Mux5.IN19
memory15[1] => Mux1.IN19
memory15[1] => Mux4.IN19
memory15[2] => Mux0.IN19
memory15[2] => Mux3.IN19
flip0 <= flip0~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip1 <= flip1~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip2 <= flip2~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip3 <= flip3~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip4 <= flip4~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip5 <= flip5~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip6 <= flip6~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip7 <= flip7~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip8 <= flip8~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip9 <= flip9~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip10 <= flip10~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip11 <= flip11~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip12 <= flip12~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip13 <= flip13~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip14 <= flip14~reg0.DB_MAX_OUTPUT_PORT_TYPE
flip15 <= flip15~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dementia|hv_sync:u11
clk => clk.IN1
reset => reset.IN1
hsync <= hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[0] <= hv_cnt:u1.hcnt
hcnt[1] <= hv_cnt:u1.hcnt
hcnt[2] <= hv_cnt:u1.hcnt
hcnt[3] <= hv_cnt:u1.hcnt
hcnt[4] <= hv_cnt:u1.hcnt
hcnt[5] <= hv_cnt:u1.hcnt
hcnt[6] <= hv_cnt:u1.hcnt
hcnt[7] <= hv_cnt:u1.hcnt
hcnt[8] <= hv_cnt:u1.hcnt
hcnt[9] <= hv_cnt:u1.hcnt
hcnt[10] <= hv_cnt:u1.hcnt
hcnt[11] <= hv_cnt:u1.hcnt
vcnt[0] <= hv_cnt:u1.vcnt
vcnt[1] <= hv_cnt:u1.vcnt
vcnt[2] <= hv_cnt:u1.vcnt
vcnt[3] <= hv_cnt:u1.vcnt
vcnt[4] <= hv_cnt:u1.vcnt
vcnt[5] <= hv_cnt:u1.vcnt
vcnt[6] <= hv_cnt:u1.vcnt
vcnt[7] <= hv_cnt:u1.vcnt
vcnt[8] <= hv_cnt:u1.vcnt
vcnt[9] <= hv_cnt:u1.vcnt
vcnt[10] <= hv_cnt:u1.vcnt
de <= de.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE


|dementia|hv_sync:u11|hv_cnt:u1
clk => vcnt[0]~reg0.CLK
clk => vcnt[1]~reg0.CLK
clk => vcnt[2]~reg0.CLK
clk => vcnt[3]~reg0.CLK
clk => vcnt[4]~reg0.CLK
clk => vcnt[5]~reg0.CLK
clk => vcnt[6]~reg0.CLK
clk => vcnt[7]~reg0.CLK
clk => vcnt[8]~reg0.CLK
clk => vcnt[9]~reg0.CLK
clk => vcnt[10]~reg0.CLK
clk => hcnt[0]~reg0.CLK
clk => hcnt[1]~reg0.CLK
clk => hcnt[2]~reg0.CLK
clk => hcnt[3]~reg0.CLK
clk => hcnt[4]~reg0.CLK
clk => hcnt[5]~reg0.CLK
clk => hcnt[6]~reg0.CLK
clk => hcnt[7]~reg0.CLK
clk => hcnt[8]~reg0.CLK
clk => hcnt[9]~reg0.CLK
clk => hcnt[10]~reg0.CLK
clk => hcnt[11]~reg0.CLK
reset => vcnt[0]~reg0.ACLR
reset => vcnt[1]~reg0.ACLR
reset => vcnt[2]~reg0.ACLR
reset => vcnt[3]~reg0.ACLR
reset => vcnt[4]~reg0.ACLR
reset => vcnt[5]~reg0.ACLR
reset => vcnt[6]~reg0.ACLR
reset => vcnt[7]~reg0.ACLR
reset => vcnt[8]~reg0.ACLR
reset => vcnt[9]~reg0.ACLR
reset => vcnt[10]~reg0.ACLR
reset => hcnt[0]~reg0.ACLR
reset => hcnt[1]~reg0.ACLR
reset => hcnt[2]~reg0.ACLR
reset => hcnt[3]~reg0.ACLR
reset => hcnt[4]~reg0.ACLR
reset => hcnt[5]~reg0.ACLR
reset => hcnt[6]~reg0.ACLR
reset => hcnt[7]~reg0.ACLR
reset => hcnt[8]~reg0.ACLR
reset => hcnt[9]~reg0.ACLR
reset => hcnt[10]~reg0.ACLR
reset => hcnt[11]~reg0.ACLR
hcnt[0] <= hcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[1] <= hcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[2] <= hcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[3] <= hcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[4] <= hcnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[5] <= hcnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[6] <= hcnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[7] <= hcnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[8] <= hcnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[9] <= hcnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[10] <= hcnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[11] <= hcnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[0] <= vcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[1] <= vcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[2] <= vcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[3] <= vcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[4] <= vcnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[5] <= vcnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[6] <= vcnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[7] <= vcnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[8] <= vcnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[9] <= vcnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[10] <= vcnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dementia|clockGen:u12
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|dementia|clockGen:u12|altpll:altpll_component
inclk[0] => clockGen_altpll:auto_generated.inclk[0]
inclk[1] => clockGen_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|dementia|clockGen:u12|altpll:altpll_component|clockGen_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|dementia|cardarray:u13
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => cardb[0]~reg0.ACLR
reset => cardb[1]~reg0.ACLR
reset => cardb[2]~reg0.ACLR
reset => cardb[3]~reg0.ACLR
reset => cardb[4]~reg0.ACLR
reset => cardb[5]~reg0.ACLR
reset => cardb[6]~reg0.ACLR
reset => cardb[7]~reg0.ACLR
reset => cardg[0]~reg0.ACLR
reset => cardg[1]~reg0.ACLR
reset => cardg[2]~reg0.ACLR
reset => cardg[3]~reg0.ACLR
reset => cardg[4]~reg0.ACLR
reset => cardg[5]~reg0.ACLR
reset => cardg[6]~reg0.ACLR
reset => cardg[7]~reg0.ACLR
reset => cardr[0]~reg0.ACLR
reset => cardr[1]~reg0.ACLR
reset => cardr[2]~reg0.ACLR
reset => cardr[3]~reg0.ACLR
reset => cardr[4]~reg0.ACLR
reset => cardr[5]~reg0.ACLR
reset => cardr[6]~reg0.ACLR
reset => cardr[7]~reg0.ACLR
reset => selp0~20.DATAIN
reset => memory[15][2].ENA
reset => memory[15][1].ENA
reset => memory[15][0].ENA
reset => memory[14][2].ENA
reset => memory[14][1].ENA
reset => memory[14][0].ENA
reset => memory[13][2].ENA
reset => memory[13][1].ENA
reset => memory[13][0].ENA
reset => memory[12][2].ENA
reset => memory[12][1].ENA
reset => memory[12][0].ENA
reset => memory[11][2].ENA
reset => memory[11][1].ENA
reset => memory[11][0].ENA
reset => memory[10][2].ENA
reset => memory[10][1].ENA
reset => memory[10][0].ENA
reset => memory[9][2].ENA
reset => memory[9][1].ENA
reset => memory[9][0].ENA
reset => memory[8][2].ENA
reset => memory[8][1].ENA
reset => memory[8][0].ENA
reset => memory[7][2].ENA
reset => memory[7][1].ENA
reset => memory[7][0].ENA
reset => memory[6][2].ENA
reset => memory[6][1].ENA
reset => memory[6][0].ENA
reset => memory[5][2].ENA
reset => memory[5][1].ENA
reset => memory[5][0].ENA
reset => memory[4][2].ENA
reset => memory[4][1].ENA
reset => memory[4][0].ENA
reset => memory[3][2].ENA
reset => memory[3][1].ENA
reset => memory[3][0].ENA
reset => memory[2][2].ENA
reset => memory[2][1].ENA
reset => memory[2][0].ENA
reset => memory[1][2].ENA
reset => memory[1][1].ENA
reset => memory[1][0].ENA
reset => memory[0][2].ENA
reset => memory[0][1].ENA
reset => memory[0][0].ENA
reset2 => random[0].PRESET
reset2 => random[1].PRESET
reset2 => random[2].PRESET
reset2 => random[3].PRESET
clk => clk.IN17
hcnt[0] => Add0.IN24
hcnt[0] => Add1.IN24
hcnt[0] => Add3.IN24
hcnt[0] => Add5.IN24
hcnt[0] => LessThan7.IN24
hcnt[0] => LessThan8.IN24
hcnt[0] => LessThan9.IN24
hcnt[0] => LessThan10.IN24
hcnt[0] => LessThan11.IN24
hcnt[0] => LessThan12.IN24
hcnt[0] => LessThan15.IN24
hcnt[0] => LessThan16.IN24
hcnt[1] => Add0.IN23
hcnt[1] => Add1.IN23
hcnt[1] => Add3.IN23
hcnt[1] => Add5.IN23
hcnt[1] => LessThan7.IN23
hcnt[1] => LessThan8.IN23
hcnt[1] => LessThan9.IN23
hcnt[1] => LessThan10.IN23
hcnt[1] => LessThan11.IN23
hcnt[1] => LessThan12.IN23
hcnt[1] => LessThan15.IN23
hcnt[1] => LessThan16.IN23
hcnt[2] => Add0.IN22
hcnt[2] => Add1.IN22
hcnt[2] => Add3.IN22
hcnt[2] => Add5.IN22
hcnt[2] => LessThan7.IN22
hcnt[2] => LessThan8.IN22
hcnt[2] => LessThan9.IN22
hcnt[2] => LessThan10.IN22
hcnt[2] => LessThan11.IN22
hcnt[2] => LessThan12.IN22
hcnt[2] => LessThan15.IN22
hcnt[2] => LessThan16.IN22
hcnt[3] => Add0.IN21
hcnt[3] => Add1.IN21
hcnt[3] => Add3.IN21
hcnt[3] => Add5.IN21
hcnt[3] => LessThan7.IN21
hcnt[3] => LessThan8.IN21
hcnt[3] => LessThan9.IN21
hcnt[3] => LessThan10.IN21
hcnt[3] => LessThan11.IN21
hcnt[3] => LessThan12.IN21
hcnt[3] => LessThan15.IN21
hcnt[3] => LessThan16.IN21
hcnt[4] => Add0.IN20
hcnt[4] => Add1.IN20
hcnt[4] => Add3.IN20
hcnt[4] => Add5.IN20
hcnt[4] => LessThan7.IN20
hcnt[4] => LessThan8.IN20
hcnt[4] => LessThan9.IN20
hcnt[4] => LessThan10.IN20
hcnt[4] => LessThan11.IN20
hcnt[4] => LessThan12.IN20
hcnt[4] => LessThan15.IN20
hcnt[4] => LessThan16.IN20
hcnt[5] => Add0.IN19
hcnt[5] => Add1.IN19
hcnt[5] => Add3.IN19
hcnt[5] => Add5.IN19
hcnt[5] => LessThan7.IN19
hcnt[5] => LessThan8.IN19
hcnt[5] => LessThan9.IN19
hcnt[5] => LessThan10.IN19
hcnt[5] => LessThan11.IN19
hcnt[5] => LessThan12.IN19
hcnt[5] => LessThan15.IN19
hcnt[5] => LessThan16.IN19
hcnt[6] => Add0.IN18
hcnt[6] => Add1.IN18
hcnt[6] => Add3.IN18
hcnt[6] => Add5.IN18
hcnt[6] => LessThan7.IN18
hcnt[6] => LessThan8.IN18
hcnt[6] => LessThan9.IN18
hcnt[6] => LessThan10.IN18
hcnt[6] => LessThan11.IN18
hcnt[6] => LessThan12.IN18
hcnt[6] => LessThan15.IN18
hcnt[6] => LessThan16.IN18
hcnt[7] => Add0.IN17
hcnt[7] => Add1.IN17
hcnt[7] => Add3.IN17
hcnt[7] => Add5.IN17
hcnt[7] => LessThan7.IN17
hcnt[7] => LessThan8.IN17
hcnt[7] => LessThan9.IN17
hcnt[7] => LessThan10.IN17
hcnt[7] => LessThan11.IN17
hcnt[7] => LessThan12.IN17
hcnt[7] => LessThan15.IN17
hcnt[7] => LessThan16.IN17
hcnt[8] => Add0.IN16
hcnt[8] => Add1.IN16
hcnt[8] => Add3.IN16
hcnt[8] => Add5.IN16
hcnt[8] => LessThan7.IN16
hcnt[8] => LessThan8.IN16
hcnt[8] => LessThan9.IN16
hcnt[8] => LessThan10.IN16
hcnt[8] => LessThan11.IN16
hcnt[8] => LessThan12.IN16
hcnt[8] => LessThan15.IN16
hcnt[8] => LessThan16.IN16
hcnt[9] => Add0.IN15
hcnt[9] => Add1.IN15
hcnt[9] => Add3.IN15
hcnt[9] => Add5.IN15
hcnt[9] => LessThan7.IN15
hcnt[9] => LessThan8.IN15
hcnt[9] => LessThan9.IN15
hcnt[9] => LessThan10.IN15
hcnt[9] => LessThan11.IN15
hcnt[9] => LessThan12.IN15
hcnt[9] => LessThan15.IN15
hcnt[9] => LessThan16.IN15
hcnt[10] => Add0.IN14
hcnt[10] => Add1.IN14
hcnt[10] => Add3.IN14
hcnt[10] => Add5.IN14
hcnt[10] => LessThan7.IN14
hcnt[10] => LessThan8.IN14
hcnt[10] => LessThan9.IN14
hcnt[10] => LessThan10.IN14
hcnt[10] => LessThan11.IN14
hcnt[10] => LessThan12.IN14
hcnt[10] => LessThan15.IN14
hcnt[10] => LessThan16.IN14
hcnt[11] => Add0.IN13
hcnt[11] => Add1.IN13
hcnt[11] => Add3.IN13
hcnt[11] => Add5.IN13
hcnt[11] => LessThan7.IN13
hcnt[11] => LessThan8.IN13
hcnt[11] => LessThan9.IN13
hcnt[11] => LessThan10.IN13
hcnt[11] => LessThan11.IN13
hcnt[11] => LessThan12.IN13
hcnt[11] => LessThan15.IN13
hcnt[11] => LessThan16.IN13
vcnt[0] => LessThan1.IN22
vcnt[0] => LessThan2.IN22
vcnt[0] => LessThan3.IN22
vcnt[0] => LessThan4.IN22
vcnt[0] => LessThan5.IN22
vcnt[0] => LessThan6.IN22
vcnt[0] => LessThan13.IN22
vcnt[0] => LessThan14.IN22
vcnt[1] => addp15[6].IN16
vcnt[2] => addp15[7].IN16
vcnt[3] => addp15[8].IN16
vcnt[4] => Add7.IN14
vcnt[4] => Add8.IN14
vcnt[4] => Add10.IN14
vcnt[4] => Add12.IN14
vcnt[4] => LessThan1.IN18
vcnt[4] => LessThan2.IN18
vcnt[4] => LessThan3.IN18
vcnt[4] => LessThan4.IN18
vcnt[4] => LessThan5.IN18
vcnt[4] => LessThan6.IN18
vcnt[4] => LessThan13.IN18
vcnt[4] => LessThan14.IN18
vcnt[5] => Add7.IN13
vcnt[5] => Add8.IN13
vcnt[5] => Add10.IN13
vcnt[5] => Add12.IN13
vcnt[5] => LessThan1.IN17
vcnt[5] => LessThan2.IN17
vcnt[5] => LessThan3.IN17
vcnt[5] => LessThan4.IN17
vcnt[5] => LessThan5.IN17
vcnt[5] => LessThan6.IN17
vcnt[5] => LessThan13.IN17
vcnt[5] => LessThan14.IN17
vcnt[6] => Add7.IN12
vcnt[6] => Add8.IN12
vcnt[6] => Add10.IN12
vcnt[6] => Add12.IN12
vcnt[6] => LessThan1.IN16
vcnt[6] => LessThan2.IN16
vcnt[6] => LessThan3.IN16
vcnt[6] => LessThan4.IN16
vcnt[6] => LessThan5.IN16
vcnt[6] => LessThan6.IN16
vcnt[6] => LessThan13.IN16
vcnt[6] => LessThan14.IN16
vcnt[7] => Add7.IN11
vcnt[7] => Add8.IN11
vcnt[7] => Add10.IN11
vcnt[7] => Add12.IN11
vcnt[7] => LessThan1.IN15
vcnt[7] => LessThan2.IN15
vcnt[7] => LessThan3.IN15
vcnt[7] => LessThan4.IN15
vcnt[7] => LessThan5.IN15
vcnt[7] => LessThan6.IN15
vcnt[7] => LessThan13.IN15
vcnt[7] => LessThan14.IN15
vcnt[8] => Add7.IN10
vcnt[8] => Add8.IN10
vcnt[8] => Add10.IN10
vcnt[8] => Add12.IN10
vcnt[8] => LessThan1.IN14
vcnt[8] => LessThan2.IN14
vcnt[8] => LessThan3.IN14
vcnt[8] => LessThan4.IN14
vcnt[8] => LessThan5.IN14
vcnt[8] => LessThan6.IN14
vcnt[8] => LessThan13.IN14
vcnt[8] => LessThan14.IN14
vcnt[9] => Add7.IN9
vcnt[9] => Add8.IN9
vcnt[9] => Add10.IN9
vcnt[9] => Add12.IN9
vcnt[9] => LessThan1.IN13
vcnt[9] => LessThan2.IN13
vcnt[9] => LessThan3.IN13
vcnt[9] => LessThan4.IN13
vcnt[9] => LessThan5.IN13
vcnt[9] => LessThan6.IN13
vcnt[9] => LessThan13.IN13
vcnt[9] => LessThan14.IN13
vcnt[10] => Add7.IN8
vcnt[10] => Add8.IN8
vcnt[10] => Add10.IN8
vcnt[10] => Add12.IN8
vcnt[10] => LessThan1.IN12
vcnt[10] => LessThan2.IN12
vcnt[10] => LessThan3.IN12
vcnt[10] => LessThan4.IN12
vcnt[10] => LessThan5.IN12
vcnt[10] => LessThan6.IN12
vcnt[10] => LessThan13.IN12
vcnt[10] => LessThan14.IN12
cardr[0] <= cardr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[1] <= cardr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[2] <= cardr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[3] <= cardr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[4] <= cardr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[5] <= cardr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[6] <= cardr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardr[7] <= cardr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[0] <= cardg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[1] <= cardg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[2] <= cardg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[3] <= cardg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[4] <= cardg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[5] <= cardg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[6] <= cardg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardg[7] <= cardg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[0] <= cardb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[1] <= cardb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[2] <= cardb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[3] <= cardb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[4] <= cardb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[5] <= cardb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[6] <= cardb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cardb[7] <= cardb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vsync => ~NO_FANOUT~
key1 => always2.IN0
key2 => always2.IN1
xcoord[0] => Equal1.IN1
xcoord[0] => Equal2.IN0
xcoord[0] => Equal3.IN1
xcoord[0] => Equal4.IN1
xcoord[0] => Equal5.IN2
xcoord[0] => Equal6.IN0
xcoord[0] => Equal7.IN2
xcoord[0] => Equal8.IN1
xcoord[0] => Equal9.IN2
xcoord[0] => Equal10.IN0
xcoord[0] => Equal11.IN2
xcoord[0] => Equal12.IN1
xcoord[0] => Equal13.IN3
xcoord[0] => Equal14.IN0
xcoord[0] => Equal15.IN3
xcoord[0] => Equal16.IN1
xcoord[1] => Equal1.IN0
xcoord[1] => Equal2.IN1
xcoord[1] => Equal3.IN0
xcoord[1] => Equal4.IN0
xcoord[1] => Equal5.IN1
xcoord[1] => Equal6.IN2
xcoord[1] => Equal7.IN0
xcoord[1] => Equal8.IN0
xcoord[1] => Equal9.IN1
xcoord[1] => Equal10.IN2
xcoord[1] => Equal11.IN0
xcoord[1] => Equal12.IN0
xcoord[1] => Equal13.IN2
xcoord[1] => Equal14.IN3
xcoord[1] => Equal15.IN0
xcoord[1] => Equal16.IN0
ycoord[0] => Equal1.IN3
ycoord[0] => Equal2.IN3
ycoord[0] => Equal3.IN3
ycoord[0] => Equal4.IN3
ycoord[0] => Equal5.IN0
ycoord[0] => Equal6.IN1
ycoord[0] => Equal7.IN1
ycoord[0] => Equal8.IN2
ycoord[0] => Equal9.IN3
ycoord[0] => Equal10.IN3
ycoord[0] => Equal11.IN3
ycoord[0] => Equal12.IN3
ycoord[0] => Equal13.IN1
ycoord[0] => Equal14.IN2
ycoord[0] => Equal15.IN2
ycoord[0] => Equal16.IN3
ycoord[1] => Equal1.IN2
ycoord[1] => Equal2.IN2
ycoord[1] => Equal3.IN2
ycoord[1] => Equal4.IN2
ycoord[1] => Equal5.IN3
ycoord[1] => Equal6.IN3
ycoord[1] => Equal7.IN3
ycoord[1] => Equal8.IN3
ycoord[1] => Equal9.IN0
ycoord[1] => Equal10.IN1
ycoord[1] => Equal11.IN1
ycoord[1] => Equal12.IN2
ycoord[1] => Equal13.IN0
ycoord[1] => Equal14.IN1
ycoord[1] => Equal15.IN1
ycoord[1] => Equal16.IN2
cnt4sec10[0] => LessThan0.IN12
cnt4sec10[1] => LessThan0.IN11
cnt4sec10[2] => LessThan0.IN10
cnt4sec10[3] => LessThan0.IN9
cnt4sec1[0] => LessThan0.IN16
cnt4sec1[1] => LessThan0.IN15
cnt4sec1[2] => LessThan0.IN14
cnt4sec1[3] => LessThan0.IN13
memory0[0] <= memory[0][0].DB_MAX_OUTPUT_PORT_TYPE
memory0[1] <= memory[0][1].DB_MAX_OUTPUT_PORT_TYPE
memory0[2] <= memory[0][2].DB_MAX_OUTPUT_PORT_TYPE
memory1[0] <= memory[1][0].DB_MAX_OUTPUT_PORT_TYPE
memory1[1] <= memory[1][1].DB_MAX_OUTPUT_PORT_TYPE
memory1[2] <= memory[1][2].DB_MAX_OUTPUT_PORT_TYPE
memory2[0] <= memory[2][0].DB_MAX_OUTPUT_PORT_TYPE
memory2[1] <= memory[2][1].DB_MAX_OUTPUT_PORT_TYPE
memory2[2] <= memory[2][2].DB_MAX_OUTPUT_PORT_TYPE
memory3[0] <= memory[3][0].DB_MAX_OUTPUT_PORT_TYPE
memory3[1] <= memory[3][1].DB_MAX_OUTPUT_PORT_TYPE
memory3[2] <= memory[3][2].DB_MAX_OUTPUT_PORT_TYPE
memory4[0] <= memory[4][0].DB_MAX_OUTPUT_PORT_TYPE
memory4[1] <= memory[4][1].DB_MAX_OUTPUT_PORT_TYPE
memory4[2] <= memory[4][2].DB_MAX_OUTPUT_PORT_TYPE
memory5[0] <= memory[5][0].DB_MAX_OUTPUT_PORT_TYPE
memory5[1] <= memory[5][1].DB_MAX_OUTPUT_PORT_TYPE
memory5[2] <= memory[5][2].DB_MAX_OUTPUT_PORT_TYPE
memory6[0] <= memory[6][0].DB_MAX_OUTPUT_PORT_TYPE
memory6[1] <= memory[6][1].DB_MAX_OUTPUT_PORT_TYPE
memory6[2] <= memory[6][2].DB_MAX_OUTPUT_PORT_TYPE
memory7[0] <= memory[7][0].DB_MAX_OUTPUT_PORT_TYPE
memory7[1] <= memory[7][1].DB_MAX_OUTPUT_PORT_TYPE
memory7[2] <= memory[7][2].DB_MAX_OUTPUT_PORT_TYPE
memory8[0] <= memory[8][0].DB_MAX_OUTPUT_PORT_TYPE
memory8[1] <= memory[8][1].DB_MAX_OUTPUT_PORT_TYPE
memory8[2] <= memory[8][2].DB_MAX_OUTPUT_PORT_TYPE
memory9[0] <= memory[9][0].DB_MAX_OUTPUT_PORT_TYPE
memory9[1] <= memory[9][1].DB_MAX_OUTPUT_PORT_TYPE
memory9[2] <= memory[9][2].DB_MAX_OUTPUT_PORT_TYPE
memory10[0] <= memory[10][0].DB_MAX_OUTPUT_PORT_TYPE
memory10[1] <= memory[10][1].DB_MAX_OUTPUT_PORT_TYPE
memory10[2] <= memory[10][2].DB_MAX_OUTPUT_PORT_TYPE
memory11[0] <= memory[11][0].DB_MAX_OUTPUT_PORT_TYPE
memory11[1] <= memory[11][1].DB_MAX_OUTPUT_PORT_TYPE
memory11[2] <= memory[11][2].DB_MAX_OUTPUT_PORT_TYPE
memory12[0] <= memory[12][0].DB_MAX_OUTPUT_PORT_TYPE
memory12[1] <= memory[12][1].DB_MAX_OUTPUT_PORT_TYPE
memory12[2] <= memory[12][2].DB_MAX_OUTPUT_PORT_TYPE
memory13[0] <= memory[13][0].DB_MAX_OUTPUT_PORT_TYPE
memory13[1] <= memory[13][1].DB_MAX_OUTPUT_PORT_TYPE
memory13[2] <= memory[13][2].DB_MAX_OUTPUT_PORT_TYPE
memory14[0] <= memory[14][0].DB_MAX_OUTPUT_PORT_TYPE
memory14[1] <= memory[14][1].DB_MAX_OUTPUT_PORT_TYPE
memory14[2] <= memory[14][2].DB_MAX_OUTPUT_PORT_TYPE
memory15[0] <= memory[15][0].DB_MAX_OUTPUT_PORT_TYPE
memory15[1] <= memory[15][1].DB_MAX_OUTPUT_PORT_TYPE
memory15[2] <= memory[15][2].DB_MAX_OUTPUT_PORT_TYPE
flip0 => selp0.OUTPUTSELECT
flip0 => selp0.OUTPUTSELECT
flip1 => selp0.OUTPUTSELECT
flip1 => selp0.OUTPUTSELECT
flip2 => selp0.OUTPUTSELECT
flip2 => selp0.OUTPUTSELECT
flip3 => selp0.OUTPUTSELECT
flip3 => selp0.OUTPUTSELECT
flip4 => selp0.OUTPUTSELECT
flip4 => selp0.OUTPUTSELECT
flip5 => selp0.OUTPUTSELECT
flip5 => selp0.OUTPUTSELECT
flip6 => selp0.OUTPUTSELECT
flip6 => selp0.OUTPUTSELECT
flip7 => selp0.OUTPUTSELECT
flip7 => selp0.OUTPUTSELECT
flip8 => selp0.OUTPUTSELECT
flip8 => selp0.OUTPUTSELECT
flip9 => selp0.OUTPUTSELECT
flip9 => selp0.OUTPUTSELECT
flip10 => selp0.OUTPUTSELECT
flip10 => selp0.OUTPUTSELECT
flip11 => selp0.OUTPUTSELECT
flip11 => selp0.OUTPUTSELECT
flip12 => selp0.OUTPUTSELECT
flip12 => selp0.OUTPUTSELECT
flip13 => selp0.OUTPUTSELECT
flip13 => selp0.OUTPUTSELECT
flip14 => selp0.OUTPUTSELECT
flip14 => selp0.OUTPUTSELECT
flip15 => selp0.OUTPUTSELECT
flip15 => selp0.OUTPUTSELECT


|dementia|cardarray:u13|colorcardpic:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u1|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u2|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u3|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u4|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u5|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u6|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u7|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u8|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u9
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u9|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u10|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u11|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u12|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u13
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u13|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u14|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u15
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u15|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u16
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u16|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|cardarray:u13|colorcardpic:u17
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agb1:auto_generated.address_a[0]
address_a[1] => altsyncram_agb1:auto_generated.address_a[1]
address_a[2] => altsyncram_agb1:auto_generated.address_a[2]
address_a[3] => altsyncram_agb1:auto_generated.address_a[3]
address_a[4] => altsyncram_agb1:auto_generated.address_a[4]
address_a[5] => altsyncram_agb1:auto_generated.address_a[5]
address_a[6] => altsyncram_agb1:auto_generated.address_a[6]
address_a[7] => altsyncram_agb1:auto_generated.address_a[7]
address_a[8] => altsyncram_agb1:auto_generated.address_a[8]
address_a[9] => altsyncram_agb1:auto_generated.address_a[9]
address_a[10] => altsyncram_agb1:auto_generated.address_a[10]
address_a[11] => altsyncram_agb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cardarray:u13|colorcardpic:u17|altsyncram:altsyncram_component|altsyncram_agb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|background:u14
clk => clk.IN48
reset => backb[0]~reg0.ACLR
reset => backb[1]~reg0.ACLR
reset => backb[2]~reg0.ACLR
reset => backb[3]~reg0.ACLR
reset => backb[4]~reg0.ACLR
reset => backb[5]~reg0.ACLR
reset => backb[6]~reg0.ACLR
reset => backb[7]~reg0.ACLR
reset => backg[0]~reg0.ACLR
reset => backg[1]~reg0.ACLR
reset => backg[2]~reg0.ACLR
reset => backg[3]~reg0.ACLR
reset => backg[4]~reg0.ACLR
reset => backg[5]~reg0.ACLR
reset => backg[6]~reg0.ACLR
reset => backg[7]~reg0.ACLR
reset => backr[0]~reg0.ACLR
reset => backr[1]~reg0.ACLR
reset => backr[2]~reg0.ACLR
reset => backr[3]~reg0.ACLR
reset => backr[4]~reg0.ACLR
reset => backr[5]~reg0.ACLR
reset => backr[6]~reg0.ACLR
reset => backr[7]~reg0.ACLR
backr[0] <= backr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[1] <= backr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[2] <= backr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[3] <= backr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[4] <= backr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[5] <= backr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[6] <= backr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backr[7] <= backr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[0] <= backg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[1] <= backg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[2] <= backg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[3] <= backg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[4] <= backg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[5] <= backg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[6] <= backg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backg[7] <= backg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[0] <= backb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[1] <= backb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[2] <= backb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[3] <= backb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[4] <= backb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[5] <= backb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[6] <= backb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
backb[7] <= backb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[0] => addp6[0].IN1
hcnt[1] => addp13[0].IN22
hcnt[2] => addp11[1].IN12
hcnt[3] => addp11[2].IN12
hcnt[4] => addp11[3].IN10
hcnt[5] => Add0.IN18
hcnt[5] => Add1.IN17
hcnt[5] => Add2.IN18
hcnt[5] => Add3.IN18
hcnt[5] => Add4.IN19
hcnt[5] => Add5.IN19
hcnt[5] => Add6.IN15
hcnt[5] => Add7.IN15
hcnt[5] => Add8.IN18
hcnt[5] => Add9.IN14
hcnt[5] => Add10.IN18
hcnt[5] => Add11.IN17
hcnt[5] => LessThan0.IN19
hcnt[5] => LessThan1.IN19
hcnt[5] => LessThan2.IN19
hcnt[5] => LessThan3.IN19
hcnt[5] => LessThan6.IN19
hcnt[5] => LessThan7.IN19
hcnt[5] => LessThan8.IN19
hcnt[5] => LessThan9.IN19
hcnt[5] => LessThan10.IN19
hcnt[5] => LessThan11.IN19
hcnt[5] => LessThan14.IN19
hcnt[5] => LessThan15.IN19
hcnt[5] => LessThan16.IN19
hcnt[5] => LessThan17.IN19
hcnt[5] => LessThan20.IN19
hcnt[5] => LessThan21.IN19
hcnt[5] => LessThan22.IN19
hcnt[5] => LessThan23.IN19
hcnt[5] => LessThan24.IN19
hcnt[5] => LessThan25.IN19
hcnt[5] => LessThan26.IN19
hcnt[5] => LessThan27.IN19
hcnt[5] => LessThan28.IN19
hcnt[5] => LessThan29.IN19
hcnt[6] => Add0.IN17
hcnt[6] => Add1.IN16
hcnt[6] => Add2.IN17
hcnt[6] => Add3.IN17
hcnt[6] => Add4.IN18
hcnt[6] => Add5.IN18
hcnt[6] => Add6.IN14
hcnt[6] => Add7.IN14
hcnt[6] => Add8.IN17
hcnt[6] => Add9.IN13
hcnt[6] => Add10.IN17
hcnt[6] => Add11.IN16
hcnt[6] => LessThan0.IN18
hcnt[6] => LessThan1.IN18
hcnt[6] => LessThan2.IN18
hcnt[6] => LessThan3.IN18
hcnt[6] => LessThan6.IN18
hcnt[6] => LessThan7.IN18
hcnt[6] => LessThan8.IN18
hcnt[6] => LessThan9.IN18
hcnt[6] => LessThan10.IN18
hcnt[6] => LessThan11.IN18
hcnt[6] => LessThan14.IN18
hcnt[6] => LessThan15.IN18
hcnt[6] => LessThan16.IN18
hcnt[6] => LessThan17.IN18
hcnt[6] => LessThan20.IN18
hcnt[6] => LessThan21.IN18
hcnt[6] => LessThan22.IN18
hcnt[6] => LessThan23.IN18
hcnt[6] => LessThan24.IN18
hcnt[6] => LessThan25.IN18
hcnt[6] => LessThan26.IN18
hcnt[6] => LessThan27.IN18
hcnt[6] => LessThan28.IN18
hcnt[6] => LessThan29.IN18
hcnt[7] => Add0.IN16
hcnt[7] => Add1.IN15
hcnt[7] => Add2.IN16
hcnt[7] => Add3.IN16
hcnt[7] => Add4.IN17
hcnt[7] => Add5.IN17
hcnt[7] => Add6.IN13
hcnt[7] => Add7.IN13
hcnt[7] => Add8.IN16
hcnt[7] => Add9.IN12
hcnt[7] => Add10.IN16
hcnt[7] => Add11.IN15
hcnt[7] => LessThan0.IN17
hcnt[7] => LessThan1.IN17
hcnt[7] => LessThan2.IN17
hcnt[7] => LessThan3.IN17
hcnt[7] => LessThan6.IN17
hcnt[7] => LessThan7.IN17
hcnt[7] => LessThan8.IN17
hcnt[7] => LessThan9.IN17
hcnt[7] => LessThan10.IN17
hcnt[7] => LessThan11.IN17
hcnt[7] => LessThan14.IN17
hcnt[7] => LessThan15.IN17
hcnt[7] => LessThan16.IN17
hcnt[7] => LessThan17.IN17
hcnt[7] => LessThan20.IN17
hcnt[7] => LessThan21.IN17
hcnt[7] => LessThan22.IN17
hcnt[7] => LessThan23.IN17
hcnt[7] => LessThan24.IN17
hcnt[7] => LessThan25.IN17
hcnt[7] => LessThan26.IN17
hcnt[7] => LessThan27.IN17
hcnt[7] => LessThan28.IN17
hcnt[7] => LessThan29.IN17
hcnt[8] => Add0.IN15
hcnt[8] => Add1.IN14
hcnt[8] => Add2.IN15
hcnt[8] => Add3.IN15
hcnt[8] => Add4.IN16
hcnt[8] => Add5.IN16
hcnt[8] => Add6.IN12
hcnt[8] => Add7.IN12
hcnt[8] => Add8.IN15
hcnt[8] => Add9.IN11
hcnt[8] => Add10.IN15
hcnt[8] => Add11.IN14
hcnt[8] => LessThan0.IN16
hcnt[8] => LessThan1.IN16
hcnt[8] => LessThan2.IN16
hcnt[8] => LessThan3.IN16
hcnt[8] => LessThan6.IN16
hcnt[8] => LessThan7.IN16
hcnt[8] => LessThan8.IN16
hcnt[8] => LessThan9.IN16
hcnt[8] => LessThan10.IN16
hcnt[8] => LessThan11.IN16
hcnt[8] => LessThan14.IN16
hcnt[8] => LessThan15.IN16
hcnt[8] => LessThan16.IN16
hcnt[8] => LessThan17.IN16
hcnt[8] => LessThan20.IN16
hcnt[8] => LessThan21.IN16
hcnt[8] => LessThan22.IN16
hcnt[8] => LessThan23.IN16
hcnt[8] => LessThan24.IN16
hcnt[8] => LessThan25.IN16
hcnt[8] => LessThan26.IN16
hcnt[8] => LessThan27.IN16
hcnt[8] => LessThan28.IN16
hcnt[8] => LessThan29.IN16
hcnt[9] => Add0.IN14
hcnt[9] => Add1.IN13
hcnt[9] => Add2.IN14
hcnt[9] => Add3.IN14
hcnt[9] => Add4.IN15
hcnt[9] => Add5.IN15
hcnt[9] => Add6.IN11
hcnt[9] => Add7.IN11
hcnt[9] => Add8.IN14
hcnt[9] => Add9.IN10
hcnt[9] => Add10.IN14
hcnt[9] => Add11.IN13
hcnt[9] => LessThan0.IN15
hcnt[9] => LessThan1.IN15
hcnt[9] => LessThan2.IN15
hcnt[9] => LessThan3.IN15
hcnt[9] => LessThan6.IN15
hcnt[9] => LessThan7.IN15
hcnt[9] => LessThan8.IN15
hcnt[9] => LessThan9.IN15
hcnt[9] => LessThan10.IN15
hcnt[9] => LessThan11.IN15
hcnt[9] => LessThan14.IN15
hcnt[9] => LessThan15.IN15
hcnt[9] => LessThan16.IN15
hcnt[9] => LessThan17.IN15
hcnt[9] => LessThan20.IN15
hcnt[9] => LessThan21.IN15
hcnt[9] => LessThan22.IN15
hcnt[9] => LessThan23.IN15
hcnt[9] => LessThan24.IN15
hcnt[9] => LessThan25.IN15
hcnt[9] => LessThan26.IN15
hcnt[9] => LessThan27.IN15
hcnt[9] => LessThan28.IN15
hcnt[9] => LessThan29.IN15
hcnt[10] => Add0.IN13
hcnt[10] => Add1.IN12
hcnt[10] => Add2.IN13
hcnt[10] => Add3.IN13
hcnt[10] => Add4.IN14
hcnt[10] => Add5.IN14
hcnt[10] => Add6.IN10
hcnt[10] => Add7.IN10
hcnt[10] => Add8.IN13
hcnt[10] => Add9.IN9
hcnt[10] => Add10.IN13
hcnt[10] => Add11.IN12
hcnt[10] => LessThan0.IN14
hcnt[10] => LessThan1.IN14
hcnt[10] => LessThan2.IN14
hcnt[10] => LessThan3.IN14
hcnt[10] => LessThan6.IN14
hcnt[10] => LessThan7.IN14
hcnt[10] => LessThan8.IN14
hcnt[10] => LessThan9.IN14
hcnt[10] => LessThan10.IN14
hcnt[10] => LessThan11.IN14
hcnt[10] => LessThan14.IN14
hcnt[10] => LessThan15.IN14
hcnt[10] => LessThan16.IN14
hcnt[10] => LessThan17.IN14
hcnt[10] => LessThan20.IN14
hcnt[10] => LessThan21.IN14
hcnt[10] => LessThan22.IN14
hcnt[10] => LessThan23.IN14
hcnt[10] => LessThan24.IN14
hcnt[10] => LessThan25.IN14
hcnt[10] => LessThan26.IN14
hcnt[10] => LessThan27.IN14
hcnt[10] => LessThan28.IN14
hcnt[10] => LessThan29.IN14
hcnt[11] => Add0.IN12
hcnt[11] => Add1.IN11
hcnt[11] => Add2.IN12
hcnt[11] => Add3.IN12
hcnt[11] => Add4.IN13
hcnt[11] => Add5.IN13
hcnt[11] => Add6.IN9
hcnt[11] => Add7.IN9
hcnt[11] => Add8.IN12
hcnt[11] => Add9.IN8
hcnt[11] => Add10.IN12
hcnt[11] => Add11.IN11
hcnt[11] => LessThan0.IN13
hcnt[11] => LessThan1.IN13
hcnt[11] => LessThan2.IN13
hcnt[11] => LessThan3.IN13
hcnt[11] => LessThan6.IN13
hcnt[11] => LessThan7.IN13
hcnt[11] => LessThan8.IN13
hcnt[11] => LessThan9.IN13
hcnt[11] => LessThan10.IN13
hcnt[11] => LessThan11.IN13
hcnt[11] => LessThan14.IN13
hcnt[11] => LessThan15.IN13
hcnt[11] => LessThan16.IN13
hcnt[11] => LessThan17.IN13
hcnt[11] => LessThan20.IN13
hcnt[11] => LessThan21.IN13
hcnt[11] => LessThan22.IN13
hcnt[11] => LessThan23.IN13
hcnt[11] => LessThan24.IN13
hcnt[11] => LessThan25.IN13
hcnt[11] => LessThan26.IN13
hcnt[11] => LessThan27.IN13
hcnt[11] => LessThan28.IN13
hcnt[11] => LessThan29.IN13
vcnt[0] => addp6[9].IN1
vcnt[1] => addp13[6].IN43
vcnt[2] => addp2[6].IN3
vcnt[3] => Add12.IN16
vcnt[3] => Add13.IN17
vcnt[3] => Add14.IN18
vcnt[3] => Add15.IN17
vcnt[3] => LessThan4.IN19
vcnt[3] => LessThan5.IN19
vcnt[3] => LessThan12.IN19
vcnt[3] => LessThan13.IN19
vcnt[3] => LessThan18.IN19
vcnt[3] => LessThan19.IN19
vcnt[4] => Add12.IN15
vcnt[4] => Add13.IN16
vcnt[4] => Add14.IN17
vcnt[4] => Add15.IN16
vcnt[4] => LessThan4.IN18
vcnt[4] => LessThan5.IN18
vcnt[4] => LessThan12.IN18
vcnt[4] => LessThan13.IN18
vcnt[4] => LessThan18.IN18
vcnt[4] => LessThan19.IN18
vcnt[5] => Add12.IN14
vcnt[5] => Add13.IN15
vcnt[5] => Add14.IN16
vcnt[5] => Add15.IN15
vcnt[5] => LessThan4.IN17
vcnt[5] => LessThan5.IN17
vcnt[5] => LessThan12.IN17
vcnt[5] => LessThan13.IN17
vcnt[5] => LessThan18.IN17
vcnt[5] => LessThan19.IN17
vcnt[6] => Add12.IN13
vcnt[6] => Add13.IN14
vcnt[6] => Add14.IN15
vcnt[6] => Add15.IN14
vcnt[6] => LessThan4.IN16
vcnt[6] => LessThan5.IN16
vcnt[6] => LessThan12.IN16
vcnt[6] => LessThan13.IN16
vcnt[6] => LessThan18.IN16
vcnt[6] => LessThan19.IN16
vcnt[7] => Add12.IN12
vcnt[7] => Add13.IN13
vcnt[7] => Add14.IN14
vcnt[7] => Add15.IN13
vcnt[7] => LessThan4.IN15
vcnt[7] => LessThan5.IN15
vcnt[7] => LessThan12.IN15
vcnt[7] => LessThan13.IN15
vcnt[7] => LessThan18.IN15
vcnt[7] => LessThan19.IN15
vcnt[8] => Add12.IN11
vcnt[8] => Add13.IN12
vcnt[8] => Add14.IN13
vcnt[8] => Add15.IN12
vcnt[8] => LessThan4.IN14
vcnt[8] => LessThan5.IN14
vcnt[8] => LessThan12.IN14
vcnt[8] => LessThan13.IN14
vcnt[8] => LessThan18.IN14
vcnt[8] => LessThan19.IN14
vcnt[9] => Add12.IN10
vcnt[9] => Add13.IN11
vcnt[9] => Add14.IN12
vcnt[9] => Add15.IN11
vcnt[9] => LessThan4.IN13
vcnt[9] => LessThan5.IN13
vcnt[9] => LessThan12.IN13
vcnt[9] => LessThan13.IN13
vcnt[9] => LessThan18.IN13
vcnt[9] => LessThan19.IN13
vcnt[10] => Add12.IN9
vcnt[10] => Add13.IN10
vcnt[10] => Add14.IN11
vcnt[10] => Add15.IN10
vcnt[10] => LessThan4.IN12
vcnt[10] => LessThan5.IN12
vcnt[10] => LessThan12.IN12
vcnt[10] => LessThan13.IN12
vcnt[10] => LessThan18.IN12
vcnt[10] => LessThan19.IN12
cnt4sec1[0] => Decoder1.IN3
cnt4sec1[1] => Decoder1.IN2
cnt4sec1[2] => Decoder1.IN1
cnt4sec1[3] => Decoder1.IN0
cnt4sec10[0] => Decoder0.IN3
cnt4sec10[1] => Decoder0.IN2
cnt4sec10[2] => Decoder0.IN1
cnt4sec10[3] => Decoder0.IN0
ccount[0] => Decoder2.IN3
ccount[1] => Decoder2.IN2
ccount[2] => Decoder2.IN1
ccount[3] => Decoder2.IN0
wcount[0] => Decoder3.IN3
wcount[1] => Decoder3.IN2
wcount[2] => Decoder3.IN1
wcount[3] => Decoder3.IN0


|dementia|background:u14|timepic:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|timepic:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ivb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ivb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ivb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ivb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ivb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ivb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ivb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ivb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ivb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ivb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ivb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ivb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ivb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ivb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ivb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|timepic:u1|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|rightanswerpic:u2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|rightanswerpic:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_hnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_hnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_hnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_hnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_hnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_hnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_hnc1:auto_generated.address_a[7]
address_a[8] => altsyncram_hnc1:auto_generated.address_a[8]
address_a[9] => altsyncram_hnc1:auto_generated.address_a[9]
address_a[10] => altsyncram_hnc1:auto_generated.address_a[10]
address_a[11] => altsyncram_hnc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hnc1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|rightanswerpic:u2|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|wronganswerpic:u3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|wronganswerpic:u3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0oc1:auto_generated.address_a[0]
address_a[1] => altsyncram_0oc1:auto_generated.address_a[1]
address_a[2] => altsyncram_0oc1:auto_generated.address_a[2]
address_a[3] => altsyncram_0oc1:auto_generated.address_a[3]
address_a[4] => altsyncram_0oc1:auto_generated.address_a[4]
address_a[5] => altsyncram_0oc1:auto_generated.address_a[5]
address_a[6] => altsyncram_0oc1:auto_generated.address_a[6]
address_a[7] => altsyncram_0oc1:auto_generated.address_a[7]
address_a[8] => altsyncram_0oc1:auto_generated.address_a[8]
address_a[9] => altsyncram_0oc1:auto_generated.address_a[9]
address_a[10] => altsyncram_0oc1:auto_generated.address_a[10]
address_a[11] => altsyncram_0oc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0oc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0oc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0oc1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|wronganswerpic:u3|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|secondpic:u4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|secondpic:u4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v5c1:auto_generated.address_a[0]
address_a[1] => altsyncram_v5c1:auto_generated.address_a[1]
address_a[2] => altsyncram_v5c1:auto_generated.address_a[2]
address_a[3] => altsyncram_v5c1:auto_generated.address_a[3]
address_a[4] => altsyncram_v5c1:auto_generated.address_a[4]
address_a[5] => altsyncram_v5c1:auto_generated.address_a[5]
address_a[6] => altsyncram_v5c1:auto_generated.address_a[6]
address_a[7] => altsyncram_v5c1:auto_generated.address_a[7]
address_a[8] => altsyncram_v5c1:auto_generated.address_a[8]
address_a[9] => altsyncram_v5c1:auto_generated.address_a[9]
address_a[10] => altsyncram_v5c1:auto_generated.address_a[10]
address_a[11] => altsyncram_v5c1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v5c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v5c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v5c1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|secondpic:u4|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|piecepic:u5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|piecepic:u5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_92c1:auto_generated.address_a[0]
address_a[1] => altsyncram_92c1:auto_generated.address_a[1]
address_a[2] => altsyncram_92c1:auto_generated.address_a[2]
address_a[3] => altsyncram_92c1:auto_generated.address_a[3]
address_a[4] => altsyncram_92c1:auto_generated.address_a[4]
address_a[5] => altsyncram_92c1:auto_generated.address_a[5]
address_a[6] => altsyncram_92c1:auto_generated.address_a[6]
address_a[7] => altsyncram_92c1:auto_generated.address_a[7]
address_a[8] => altsyncram_92c1:auto_generated.address_a[8]
address_a[9] => altsyncram_92c1:auto_generated.address_a[9]
address_a[10] => altsyncram_92c1:auto_generated.address_a[10]
address_a[11] => altsyncram_92c1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_92c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_92c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_92c1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|piecepic:u6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|piecepic:u6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_92c1:auto_generated.address_a[0]
address_a[1] => altsyncram_92c1:auto_generated.address_a[1]
address_a[2] => altsyncram_92c1:auto_generated.address_a[2]
address_a[3] => altsyncram_92c1:auto_generated.address_a[3]
address_a[4] => altsyncram_92c1:auto_generated.address_a[4]
address_a[5] => altsyncram_92c1:auto_generated.address_a[5]
address_a[6] => altsyncram_92c1:auto_generated.address_a[6]
address_a[7] => altsyncram_92c1:auto_generated.address_a[7]
address_a[8] => altsyncram_92c1:auto_generated.address_a[8]
address_a[9] => altsyncram_92c1:auto_generated.address_a[9]
address_a[10] => altsyncram_92c1:auto_generated.address_a[10]
address_a[11] => altsyncram_92c1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_92c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_92c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_92c1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|piecepic:u6|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|chimeipic:u7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lab1:auto_generated.address_a[0]
address_a[1] => altsyncram_lab1:auto_generated.address_a[1]
address_a[2] => altsyncram_lab1:auto_generated.address_a[2]
address_a[3] => altsyncram_lab1:auto_generated.address_a[3]
address_a[4] => altsyncram_lab1:auto_generated.address_a[4]
address_a[5] => altsyncram_lab1:auto_generated.address_a[5]
address_a[6] => altsyncram_lab1:auto_generated.address_a[6]
address_a[7] => altsyncram_lab1:auto_generated.address_a[7]
address_a[8] => altsyncram_lab1:auto_generated.address_a[8]
address_a[9] => altsyncram_lab1:auto_generated.address_a[9]
address_a[10] => altsyncram_lab1:auto_generated.address_a[10]
address_a[11] => altsyncram_lab1:auto_generated.address_a[11]
address_a[12] => altsyncram_lab1:auto_generated.address_a[12]
address_a[13] => altsyncram_lab1:auto_generated.address_a[13]
address_a[14] => altsyncram_lab1:auto_generated.address_a[14]
address_a[15] => altsyncram_lab1:auto_generated.address_a[15]
address_a[16] => altsyncram_lab1:auto_generated.address_a[16]
address_a[17] => altsyncram_lab1:auto_generated.address_a[17]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lab1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lab1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lab1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_3aa:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_3aa:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_3aa:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_3aa:rden_decode.data[3]
address_a[17] => address_reg_a[4].DATAIN
address_a[17] => decode_3aa:rden_decode.data[4]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_kob:mux2.result[0]
q_a[1] <= mux_kob:mux2.result[1]


|dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|decode_3aa:rden_decode
data[0] => w_anode342w[1].IN0
data[0] => w_anode359w[1].IN1
data[0] => w_anode369w[1].IN0
data[0] => w_anode379w[1].IN1
data[0] => w_anode389w[1].IN0
data[0] => w_anode399w[1].IN1
data[0] => w_anode409w[1].IN0
data[0] => w_anode419w[1].IN1
data[0] => w_anode441w[1].IN0
data[0] => w_anode452w[1].IN1
data[0] => w_anode462w[1].IN0
data[0] => w_anode472w[1].IN1
data[0] => w_anode482w[1].IN0
data[0] => w_anode492w[1].IN1
data[0] => w_anode502w[1].IN0
data[0] => w_anode512w[1].IN1
data[0] => w_anode533w[1].IN0
data[0] => w_anode544w[1].IN1
data[0] => w_anode554w[1].IN0
data[0] => w_anode564w[1].IN1
data[0] => w_anode574w[1].IN0
data[0] => w_anode584w[1].IN1
data[0] => w_anode594w[1].IN0
data[0] => w_anode604w[1].IN1
data[0] => w_anode625w[1].IN0
data[0] => w_anode636w[1].IN1
data[0] => w_anode646w[1].IN0
data[0] => w_anode656w[1].IN1
data[0] => w_anode666w[1].IN0
data[0] => w_anode676w[1].IN1
data[0] => w_anode686w[1].IN0
data[0] => w_anode696w[1].IN1
data[1] => w_anode342w[2].IN0
data[1] => w_anode359w[2].IN0
data[1] => w_anode369w[2].IN1
data[1] => w_anode379w[2].IN1
data[1] => w_anode389w[2].IN0
data[1] => w_anode399w[2].IN0
data[1] => w_anode409w[2].IN1
data[1] => w_anode419w[2].IN1
data[1] => w_anode441w[2].IN0
data[1] => w_anode452w[2].IN0
data[1] => w_anode462w[2].IN1
data[1] => w_anode472w[2].IN1
data[1] => w_anode482w[2].IN0
data[1] => w_anode492w[2].IN0
data[1] => w_anode502w[2].IN1
data[1] => w_anode512w[2].IN1
data[1] => w_anode533w[2].IN0
data[1] => w_anode544w[2].IN0
data[1] => w_anode554w[2].IN1
data[1] => w_anode564w[2].IN1
data[1] => w_anode574w[2].IN0
data[1] => w_anode584w[2].IN0
data[1] => w_anode594w[2].IN1
data[1] => w_anode604w[2].IN1
data[1] => w_anode625w[2].IN0
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN1
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN0
data[1] => w_anode676w[2].IN0
data[1] => w_anode686w[2].IN1
data[1] => w_anode696w[2].IN1
data[2] => w_anode342w[3].IN0
data[2] => w_anode359w[3].IN0
data[2] => w_anode369w[3].IN0
data[2] => w_anode379w[3].IN0
data[2] => w_anode389w[3].IN1
data[2] => w_anode399w[3].IN1
data[2] => w_anode409w[3].IN1
data[2] => w_anode419w[3].IN1
data[2] => w_anode441w[3].IN0
data[2] => w_anode452w[3].IN0
data[2] => w_anode462w[3].IN0
data[2] => w_anode472w[3].IN0
data[2] => w_anode482w[3].IN1
data[2] => w_anode492w[3].IN1
data[2] => w_anode502w[3].IN1
data[2] => w_anode512w[3].IN1
data[2] => w_anode533w[3].IN0
data[2] => w_anode544w[3].IN0
data[2] => w_anode554w[3].IN0
data[2] => w_anode564w[3].IN0
data[2] => w_anode574w[3].IN1
data[2] => w_anode584w[3].IN1
data[2] => w_anode594w[3].IN1
data[2] => w_anode604w[3].IN1
data[2] => w_anode625w[3].IN0
data[2] => w_anode636w[3].IN0
data[2] => w_anode646w[3].IN0
data[2] => w_anode656w[3].IN0
data[2] => w_anode666w[3].IN1
data[2] => w_anode676w[3].IN1
data[2] => w_anode686w[3].IN1
data[2] => w_anode696w[3].IN1
data[3] => w_anode328w[1].IN0
data[3] => w_anode431w[1].IN1
data[3] => w_anode523w[1].IN0
data[3] => w_anode615w[1].IN1
data[4] => w_anode328w[2].IN0
data[4] => w_anode431w[2].IN0
data[4] => w_anode523w[2].IN1
data[4] => w_anode615w[2].IN1
eq[0] <= w_anode342w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode359w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode369w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode399w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode409w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode419w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode441w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode452w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode462w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode472w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode482w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode492w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode502w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode512w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode533w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode544w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode554w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode564w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode574w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode584w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode594w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode604w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode625w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode636w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode646w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode696w[3].DB_MAX_OUTPUT_PORT_TYPE


|dementia|background:u14|chimeipic:u7|altsyncram:altsyncram_component|altsyncram_lab1:auto_generated|mux_kob:mux2
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[37] => _.IN1
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[45] => _.IN1
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[61] => _.IN1
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|dementia|background:u14|gabojagopic:u8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6eb1:auto_generated.address_a[0]
address_a[1] => altsyncram_6eb1:auto_generated.address_a[1]
address_a[2] => altsyncram_6eb1:auto_generated.address_a[2]
address_a[3] => altsyncram_6eb1:auto_generated.address_a[3]
address_a[4] => altsyncram_6eb1:auto_generated.address_a[4]
address_a[5] => altsyncram_6eb1:auto_generated.address_a[5]
address_a[6] => altsyncram_6eb1:auto_generated.address_a[6]
address_a[7] => altsyncram_6eb1:auto_generated.address_a[7]
address_a[8] => altsyncram_6eb1:auto_generated.address_a[8]
address_a[9] => altsyncram_6eb1:auto_generated.address_a[9]
address_a[10] => altsyncram_6eb1:auto_generated.address_a[10]
address_a[11] => altsyncram_6eb1:auto_generated.address_a[11]
address_a[12] => altsyncram_6eb1:auto_generated.address_a[12]
address_a[13] => altsyncram_6eb1:auto_generated.address_a[13]
address_a[14] => altsyncram_6eb1:auto_generated.address_a[14]
address_a[15] => altsyncram_6eb1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6eb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6eb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6eb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_5nb:mux2.result[0]
q_a[1] <= mux_5nb:mux2.result[1]


|dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode104w[1].IN1
data[0] => w_anode115w[1].IN0
data[0] => w_anode126w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode148w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode170w[1].IN1
data[0] => w_anode86w[1].IN0
data[1] => w_anode104w[2].IN0
data[1] => w_anode115w[2].IN1
data[1] => w_anode126w[2].IN1
data[1] => w_anode137w[2].IN0
data[1] => w_anode148w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode170w[2].IN1
data[1] => w_anode86w[2].IN0
data[2] => w_anode104w[3].IN0
data[2] => w_anode115w[3].IN0
data[2] => w_anode126w[3].IN0
data[2] => w_anode137w[3].IN1
data[2] => w_anode148w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode170w[3].IN1
data[2] => w_anode86w[3].IN0
eq[0] <= w_anode86w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode104w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode126w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode148w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode170w[3].DB_MAX_OUTPUT_PORT_TYPE


|dementia|background:u14|gabojagopic:u8|altsyncram:altsyncram_component|altsyncram_6eb1:auto_generated|mux_5nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN0
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|dementia|background:u14|pic0:u10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic0:u10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic1:u11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic1:u11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic2:u12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic2:u12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic3:u13
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic3:u13|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic4:u14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic4:u14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic5:u15
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic5:u15|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic6:u16
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic6:u16|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic7:u17
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic7:u17|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic8:u18
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic8:u18|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic9:u19
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic9:u19|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic0:u20
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic0:u20|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic1:u21
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic1:u21|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic2:u22
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic2:u22|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic3:u23
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic3:u23|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic4:u24
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic4:u24|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic5:u25
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic5:u25|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic6:u26
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic6:u26|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic7:u27
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic7:u27|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic8:u28
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic8:u28|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic9:u29
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic9:u29|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic0:u30
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic0:u30|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic1:u31
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic1:u31|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic2:u32
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic2:u32|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic3:u33
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic3:u33|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic4:u34
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic4:u34|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic5:u35
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic5:u35|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic6:u36
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic6:u36|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic7:u37
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic7:u37|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic8:u38
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic8:u38|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic9:u39
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic9:u39|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic0:u40
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic0:u40|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic1:u41
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic1:u41|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic2:u42
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic2:u42|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic3:u43
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic3:u43|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic4:u44
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic4:u44|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic5:u45
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic5:u45|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic6:u46
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic6:u46|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic7:u47
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic7:u47|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic8:u48
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic8:u48|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|background:u14|pic9:u49
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|background:u14|pic9:u49|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|background:u14|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|cursor:u15
clk => clk.IN1
reset => cursorb[0]~reg0.ACLR
reset => cursorb[1]~reg0.ACLR
reset => cursorb[2]~reg0.ACLR
reset => cursorb[3]~reg0.ACLR
reset => cursorb[4]~reg0.ACLR
reset => cursorb[5]~reg0.ACLR
reset => cursorb[6]~reg0.ACLR
reset => cursorb[7]~reg0.ACLR
reset => cursorg[0]~reg0.ACLR
reset => cursorg[1]~reg0.ACLR
reset => cursorg[2]~reg0.ACLR
reset => cursorg[3]~reg0.ACLR
reset => cursorg[4]~reg0.ACLR
reset => cursorg[5]~reg0.ACLR
reset => cursorg[6]~reg0.ACLR
reset => cursorg[7]~reg0.ACLR
reset => cursorr[0]~reg0.ACLR
reset => cursorr[1]~reg0.ACLR
reset => cursorr[2]~reg0.ACLR
reset => cursorr[3]~reg0.ACLR
reset => cursorr[4]~reg0.ACLR
reset => cursorr[5]~reg0.ACLR
reset => cursorr[6]~reg0.ACLR
reset => cursorr[7]~reg0.ACLR
xcoord[0] => Add4.IN1
xcoord[0] => Add4.IN0
xcoord[0] => Add5.IN1
xcoord[0] => Add5.IN3
xcoord[0] => Add1.IN12
xcoord[0] => Add1.IN14
xcoord[1] => Add4.IN4
xcoord[1] => Add4.IN3
xcoord[1] => Add5.IN4
xcoord[1] => Add5.IN0
xcoord[1] => Add1.IN11
xcoord[1] => Add1.IN13
ycoord[0] => LessThan0.IN10
ycoord[0] => LessThan0.IN11
ycoord[0] => Add3.IN0
ycoord[0] => Add3.IN3
ycoord[1] => LessThan0.IN8
ycoord[1] => LessThan0.IN9
ycoord[1] => Add3.IN4
ycoord[1] => Add3.IN2
hcnt[0] => LessThan2.IN24
hcnt[0] => LessThan3.IN24
hcnt[1] => addp0[0].IN1
hcnt[2] => Add0.IN20
hcnt[2] => LessThan2.IN22
hcnt[2] => LessThan3.IN22
hcnt[3] => Add0.IN19
hcnt[3] => LessThan2.IN21
hcnt[3] => LessThan3.IN21
hcnt[4] => Add0.IN18
hcnt[4] => LessThan2.IN20
hcnt[4] => LessThan3.IN20
hcnt[5] => Add0.IN17
hcnt[5] => LessThan2.IN19
hcnt[5] => LessThan3.IN19
hcnt[6] => Add0.IN16
hcnt[6] => LessThan2.IN18
hcnt[6] => LessThan3.IN18
hcnt[7] => Add0.IN15
hcnt[7] => LessThan2.IN17
hcnt[7] => LessThan3.IN17
hcnt[8] => Add0.IN14
hcnt[8] => LessThan2.IN16
hcnt[8] => LessThan3.IN16
hcnt[9] => Add0.IN13
hcnt[9] => LessThan2.IN15
hcnt[9] => LessThan3.IN15
hcnt[10] => Add0.IN12
hcnt[10] => LessThan2.IN14
hcnt[10] => LessThan3.IN14
hcnt[11] => Add0.IN11
hcnt[11] => LessThan2.IN13
hcnt[11] => LessThan3.IN13
vcnt[0] => LessThan0.IN22
vcnt[0] => LessThan1.IN22
vcnt[1] => addp0[6].IN1
vcnt[2] => addp0[7].IN1
vcnt[3] => Add2.IN16
vcnt[3] => LessThan0.IN19
vcnt[3] => LessThan1.IN19
vcnt[4] => Add2.IN15
vcnt[4] => LessThan0.IN18
vcnt[4] => LessThan1.IN18
vcnt[5] => Add2.IN14
vcnt[5] => LessThan0.IN17
vcnt[5] => LessThan1.IN17
vcnt[6] => Add2.IN13
vcnt[6] => LessThan0.IN16
vcnt[6] => LessThan1.IN16
vcnt[7] => Add2.IN12
vcnt[7] => LessThan0.IN15
vcnt[7] => LessThan1.IN15
vcnt[8] => Add2.IN11
vcnt[8] => LessThan0.IN14
vcnt[8] => LessThan1.IN14
vcnt[9] => Add2.IN10
vcnt[9] => LessThan0.IN13
vcnt[9] => LessThan1.IN13
vcnt[10] => Add2.IN9
vcnt[10] => LessThan0.IN12
vcnt[10] => LessThan1.IN12
cursorr[0] <= cursorr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[1] <= cursorr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[2] <= cursorr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[3] <= cursorr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[4] <= cursorr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[5] <= cursorr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[6] <= cursorr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorr[7] <= cursorr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[0] <= cursorg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[1] <= cursorg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[2] <= cursorg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[3] <= cursorg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[4] <= cursorg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[5] <= cursorg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[6] <= cursorg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorg[7] <= cursorg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[0] <= cursorb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[1] <= cursorb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[2] <= cursorb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[3] <= cursorb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[4] <= cursorb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[5] <= cursorb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[6] <= cursorb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cursorb[7] <= cursorb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|dementia|cursor:u15|cursorpic:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|cursor:u15|cursorpic:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lda1:auto_generated.address_a[0]
address_a[1] => altsyncram_lda1:auto_generated.address_a[1]
address_a[2] => altsyncram_lda1:auto_generated.address_a[2]
address_a[3] => altsyncram_lda1:auto_generated.address_a[3]
address_a[4] => altsyncram_lda1:auto_generated.address_a[4]
address_a[5] => altsyncram_lda1:auto_generated.address_a[5]
address_a[6] => altsyncram_lda1:auto_generated.address_a[6]
address_a[7] => altsyncram_lda1:auto_generated.address_a[7]
address_a[8] => altsyncram_lda1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lda1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lda1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|cursor:u15|cursorpic:u1|altsyncram:altsyncram_component|altsyncram_lda1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
clock0 => ram_block1a0.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT


|dementia|gameover:u16
clk => clk.IN51
reset => gameoverb[0]~reg0.ACLR
reset => gameoverb[1]~reg0.ACLR
reset => gameoverb[2]~reg0.ACLR
reset => gameoverb[3]~reg0.ACLR
reset => gameoverb[4]~reg0.ACLR
reset => gameoverb[5]~reg0.ACLR
reset => gameoverb[6]~reg0.ACLR
reset => gameoverb[7]~reg0.ACLR
reset => gameoverg[0]~reg0.ACLR
reset => gameoverg[1]~reg0.ACLR
reset => gameoverg[2]~reg0.ACLR
reset => gameoverg[3]~reg0.ACLR
reset => gameoverg[4]~reg0.ACLR
reset => gameoverg[5]~reg0.ACLR
reset => gameoverg[6]~reg0.ACLR
reset => gameoverg[7]~reg0.ACLR
reset => gameoverr[0]~reg0.ACLR
reset => gameoverr[1]~reg0.ACLR
reset => gameoverr[2]~reg0.ACLR
reset => gameoverr[3]~reg0.ACLR
reset => gameoverr[4]~reg0.ACLR
reset => gameoverr[5]~reg0.ACLR
reset => gameoverr[6]~reg0.ACLR
reset => gameoverr[7]~reg0.ACLR
gameoverr[0] <= gameoverr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[1] <= gameoverr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[2] <= gameoverr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[3] <= gameoverr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[4] <= gameoverr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[5] <= gameoverr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[6] <= gameoverr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverr[7] <= gameoverr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[0] <= gameoverg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[1] <= gameoverg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[2] <= gameoverg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[3] <= gameoverg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[4] <= gameoverg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[5] <= gameoverg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[6] <= gameoverg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverg[7] <= gameoverg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[0] <= gameoverb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[1] <= gameoverb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[2] <= gameoverb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[3] <= gameoverb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[4] <= gameoverb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[5] <= gameoverb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[6] <= gameoverb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
gameoverb[7] <= gameoverb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[0] => addp51[0].IN1
hcnt[1] => addp13[0].IN22
hcnt[2] => addp11[1].IN11
hcnt[3] => addp11[2].IN11
hcnt[4] => addp11[3].IN10
hcnt[5] => Add0.IN18
hcnt[5] => Add1.IN17
hcnt[5] => Add2.IN18
hcnt[5] => Add3.IN18
hcnt[5] => Add4.IN15
hcnt[5] => Add5.IN18
hcnt[5] => Add6.IN18
hcnt[5] => Add7.IN18
hcnt[5] => Add8.IN18
hcnt[5] => Add9.IN17
hcnt[5] => Add10.IN18
hcnt[5] => Add11.IN14
hcnt[5] => Add12.IN18
hcnt[5] => Add13.IN17
hcnt[5] => LessThan0.IN19
hcnt[5] => LessThan1.IN19
hcnt[5] => LessThan4.IN19
hcnt[5] => LessThan5.IN19
hcnt[5] => LessThan10.IN19
hcnt[5] => LessThan11.IN19
hcnt[5] => LessThan14.IN19
hcnt[5] => LessThan15.IN19
hcnt[5] => LessThan16.IN19
hcnt[5] => LessThan17.IN19
hcnt[5] => LessThan18.IN19
hcnt[5] => LessThan21.IN19
hcnt[5] => LessThan22.IN19
hcnt[5] => LessThan23.IN19
hcnt[5] => LessThan24.IN19
hcnt[5] => LessThan25.IN19
hcnt[5] => LessThan28.IN19
hcnt[5] => LessThan29.IN19
hcnt[5] => LessThan30.IN19
hcnt[5] => LessThan31.IN19
hcnt[5] => LessThan32.IN19
hcnt[5] => LessThan33.IN19
hcnt[5] => LessThan34.IN19
hcnt[5] => LessThan35.IN19
hcnt[5] => LessThan36.IN19
hcnt[5] => LessThan37.IN19
hcnt[6] => Add0.IN17
hcnt[6] => Add1.IN16
hcnt[6] => Add2.IN17
hcnt[6] => Add3.IN17
hcnt[6] => Add4.IN14
hcnt[6] => Add5.IN17
hcnt[6] => Add6.IN17
hcnt[6] => Add7.IN17
hcnt[6] => Add8.IN17
hcnt[6] => Add9.IN16
hcnt[6] => Add10.IN17
hcnt[6] => Add11.IN13
hcnt[6] => Add12.IN17
hcnt[6] => Add13.IN16
hcnt[6] => LessThan0.IN18
hcnt[6] => LessThan1.IN18
hcnt[6] => LessThan4.IN18
hcnt[6] => LessThan5.IN18
hcnt[6] => LessThan10.IN18
hcnt[6] => LessThan11.IN18
hcnt[6] => LessThan14.IN18
hcnt[6] => LessThan15.IN18
hcnt[6] => LessThan16.IN18
hcnt[6] => LessThan17.IN18
hcnt[6] => LessThan18.IN18
hcnt[6] => LessThan21.IN18
hcnt[6] => LessThan22.IN18
hcnt[6] => LessThan23.IN18
hcnt[6] => LessThan24.IN18
hcnt[6] => LessThan25.IN18
hcnt[6] => LessThan28.IN18
hcnt[6] => LessThan29.IN18
hcnt[6] => LessThan30.IN18
hcnt[6] => LessThan31.IN18
hcnt[6] => LessThan32.IN18
hcnt[6] => LessThan33.IN18
hcnt[6] => LessThan34.IN18
hcnt[6] => LessThan35.IN18
hcnt[6] => LessThan36.IN18
hcnt[6] => LessThan37.IN18
hcnt[7] => Add0.IN16
hcnt[7] => Add1.IN15
hcnt[7] => Add2.IN16
hcnt[7] => Add3.IN16
hcnt[7] => Add4.IN13
hcnt[7] => Add5.IN16
hcnt[7] => Add6.IN16
hcnt[7] => Add7.IN16
hcnt[7] => Add8.IN16
hcnt[7] => Add9.IN15
hcnt[7] => Add10.IN16
hcnt[7] => Add11.IN12
hcnt[7] => Add12.IN16
hcnt[7] => Add13.IN15
hcnt[7] => LessThan0.IN17
hcnt[7] => LessThan1.IN17
hcnt[7] => LessThan4.IN17
hcnt[7] => LessThan5.IN17
hcnt[7] => LessThan10.IN17
hcnt[7] => LessThan11.IN17
hcnt[7] => LessThan14.IN17
hcnt[7] => LessThan15.IN17
hcnt[7] => LessThan16.IN17
hcnt[7] => LessThan17.IN17
hcnt[7] => LessThan18.IN17
hcnt[7] => LessThan21.IN17
hcnt[7] => LessThan22.IN17
hcnt[7] => LessThan23.IN17
hcnt[7] => LessThan24.IN17
hcnt[7] => LessThan25.IN17
hcnt[7] => LessThan28.IN17
hcnt[7] => LessThan29.IN17
hcnt[7] => LessThan30.IN17
hcnt[7] => LessThan31.IN17
hcnt[7] => LessThan32.IN17
hcnt[7] => LessThan33.IN17
hcnt[7] => LessThan34.IN17
hcnt[7] => LessThan35.IN17
hcnt[7] => LessThan36.IN17
hcnt[7] => LessThan37.IN17
hcnt[8] => Add0.IN15
hcnt[8] => Add1.IN14
hcnt[8] => Add2.IN15
hcnt[8] => Add3.IN15
hcnt[8] => Add4.IN12
hcnt[8] => Add5.IN15
hcnt[8] => Add6.IN15
hcnt[8] => Add7.IN15
hcnt[8] => Add8.IN15
hcnt[8] => Add9.IN14
hcnt[8] => Add10.IN15
hcnt[8] => Add11.IN11
hcnt[8] => Add12.IN15
hcnt[8] => Add13.IN14
hcnt[8] => LessThan0.IN16
hcnt[8] => LessThan1.IN16
hcnt[8] => LessThan4.IN16
hcnt[8] => LessThan5.IN16
hcnt[8] => LessThan10.IN16
hcnt[8] => LessThan11.IN16
hcnt[8] => LessThan14.IN16
hcnt[8] => LessThan15.IN16
hcnt[8] => LessThan16.IN16
hcnt[8] => LessThan17.IN16
hcnt[8] => LessThan18.IN16
hcnt[8] => LessThan21.IN16
hcnt[8] => LessThan22.IN16
hcnt[8] => LessThan23.IN16
hcnt[8] => LessThan24.IN16
hcnt[8] => LessThan25.IN16
hcnt[8] => LessThan28.IN16
hcnt[8] => LessThan29.IN16
hcnt[8] => LessThan30.IN16
hcnt[8] => LessThan31.IN16
hcnt[8] => LessThan32.IN16
hcnt[8] => LessThan33.IN16
hcnt[8] => LessThan34.IN16
hcnt[8] => LessThan35.IN16
hcnt[8] => LessThan36.IN16
hcnt[8] => LessThan37.IN16
hcnt[9] => Add0.IN14
hcnt[9] => Add1.IN13
hcnt[9] => Add2.IN14
hcnt[9] => Add3.IN14
hcnt[9] => Add4.IN11
hcnt[9] => Add5.IN14
hcnt[9] => Add6.IN14
hcnt[9] => Add7.IN14
hcnt[9] => Add8.IN14
hcnt[9] => Add9.IN13
hcnt[9] => Add10.IN14
hcnt[9] => Add11.IN10
hcnt[9] => Add12.IN14
hcnt[9] => Add13.IN13
hcnt[9] => LessThan0.IN15
hcnt[9] => LessThan1.IN15
hcnt[9] => LessThan4.IN15
hcnt[9] => LessThan5.IN15
hcnt[9] => LessThan10.IN15
hcnt[9] => LessThan11.IN15
hcnt[9] => LessThan14.IN15
hcnt[9] => LessThan15.IN15
hcnt[9] => LessThan16.IN15
hcnt[9] => LessThan17.IN15
hcnt[9] => LessThan18.IN15
hcnt[9] => LessThan21.IN15
hcnt[9] => LessThan22.IN15
hcnt[9] => LessThan23.IN15
hcnt[9] => LessThan24.IN15
hcnt[9] => LessThan25.IN15
hcnt[9] => LessThan28.IN15
hcnt[9] => LessThan29.IN15
hcnt[9] => LessThan30.IN15
hcnt[9] => LessThan31.IN15
hcnt[9] => LessThan32.IN15
hcnt[9] => LessThan33.IN15
hcnt[9] => LessThan34.IN15
hcnt[9] => LessThan35.IN15
hcnt[9] => LessThan36.IN15
hcnt[9] => LessThan37.IN15
hcnt[10] => Add0.IN13
hcnt[10] => Add1.IN12
hcnt[10] => Add2.IN13
hcnt[10] => Add3.IN13
hcnt[10] => Add4.IN10
hcnt[10] => Add5.IN13
hcnt[10] => Add6.IN13
hcnt[10] => Add7.IN13
hcnt[10] => Add8.IN13
hcnt[10] => Add9.IN12
hcnt[10] => Add10.IN13
hcnt[10] => Add11.IN9
hcnt[10] => Add12.IN13
hcnt[10] => Add13.IN12
hcnt[10] => LessThan0.IN14
hcnt[10] => LessThan1.IN14
hcnt[10] => LessThan4.IN14
hcnt[10] => LessThan5.IN14
hcnt[10] => LessThan10.IN14
hcnt[10] => LessThan11.IN14
hcnt[10] => LessThan14.IN14
hcnt[10] => LessThan15.IN14
hcnt[10] => LessThan16.IN14
hcnt[10] => LessThan17.IN14
hcnt[10] => LessThan18.IN14
hcnt[10] => LessThan21.IN14
hcnt[10] => LessThan22.IN14
hcnt[10] => LessThan23.IN14
hcnt[10] => LessThan24.IN14
hcnt[10] => LessThan25.IN14
hcnt[10] => LessThan28.IN14
hcnt[10] => LessThan29.IN14
hcnt[10] => LessThan30.IN14
hcnt[10] => LessThan31.IN14
hcnt[10] => LessThan32.IN14
hcnt[10] => LessThan33.IN14
hcnt[10] => LessThan34.IN14
hcnt[10] => LessThan35.IN14
hcnt[10] => LessThan36.IN14
hcnt[10] => LessThan37.IN14
hcnt[11] => Add0.IN12
hcnt[11] => Add1.IN11
hcnt[11] => Add2.IN12
hcnt[11] => Add3.IN12
hcnt[11] => Add4.IN9
hcnt[11] => Add5.IN12
hcnt[11] => Add6.IN12
hcnt[11] => Add7.IN12
hcnt[11] => Add8.IN12
hcnt[11] => Add9.IN11
hcnt[11] => Add10.IN12
hcnt[11] => Add11.IN8
hcnt[11] => Add12.IN12
hcnt[11] => Add13.IN11
hcnt[11] => LessThan0.IN13
hcnt[11] => LessThan1.IN13
hcnt[11] => LessThan4.IN13
hcnt[11] => LessThan5.IN13
hcnt[11] => LessThan10.IN13
hcnt[11] => LessThan11.IN13
hcnt[11] => LessThan14.IN13
hcnt[11] => LessThan15.IN13
hcnt[11] => LessThan16.IN13
hcnt[11] => LessThan17.IN13
hcnt[11] => LessThan18.IN13
hcnt[11] => LessThan21.IN13
hcnt[11] => LessThan22.IN13
hcnt[11] => LessThan23.IN13
hcnt[11] => LessThan24.IN13
hcnt[11] => LessThan25.IN13
hcnt[11] => LessThan28.IN13
hcnt[11] => LessThan29.IN13
hcnt[11] => LessThan30.IN13
hcnt[11] => LessThan31.IN13
hcnt[11] => LessThan32.IN13
hcnt[11] => LessThan33.IN13
hcnt[11] => LessThan34.IN13
hcnt[11] => LessThan35.IN13
hcnt[11] => LessThan36.IN13
hcnt[11] => LessThan37.IN13
vcnt[0] => addp51[8].IN1
vcnt[1] => Add14.IN21
vcnt[1] => Add15.IN20
vcnt[1] => Add16.IN20
vcnt[1] => Add17.IN20
vcnt[1] => Add18.IN21
vcnt[1] => Add19.IN20
vcnt[1] => Add20.IN20
vcnt[1] => LessThan2.IN21
vcnt[1] => LessThan3.IN21
vcnt[1] => LessThan6.IN21
vcnt[1] => LessThan7.IN21
vcnt[1] => LessThan8.IN21
vcnt[1] => LessThan9.IN21
vcnt[1] => LessThan12.IN21
vcnt[1] => LessThan13.IN21
vcnt[1] => LessThan19.IN21
vcnt[1] => LessThan20.IN21
vcnt[1] => LessThan26.IN21
vcnt[1] => LessThan27.IN21
vcnt[2] => Add14.IN20
vcnt[2] => Add15.IN19
vcnt[2] => Add16.IN19
vcnt[2] => Add17.IN19
vcnt[2] => Add18.IN20
vcnt[2] => Add19.IN19
vcnt[2] => Add20.IN19
vcnt[2] => LessThan2.IN20
vcnt[2] => LessThan3.IN20
vcnt[2] => LessThan6.IN20
vcnt[2] => LessThan7.IN20
vcnt[2] => LessThan8.IN20
vcnt[2] => LessThan9.IN20
vcnt[2] => LessThan12.IN20
vcnt[2] => LessThan13.IN20
vcnt[2] => LessThan19.IN20
vcnt[2] => LessThan20.IN20
vcnt[2] => LessThan26.IN20
vcnt[2] => LessThan27.IN20
vcnt[3] => Add14.IN19
vcnt[3] => Add15.IN18
vcnt[3] => Add16.IN18
vcnt[3] => Add17.IN18
vcnt[3] => Add18.IN19
vcnt[3] => Add19.IN18
vcnt[3] => Add20.IN18
vcnt[3] => LessThan2.IN19
vcnt[3] => LessThan3.IN19
vcnt[3] => LessThan6.IN19
vcnt[3] => LessThan7.IN19
vcnt[3] => LessThan8.IN19
vcnt[3] => LessThan9.IN19
vcnt[3] => LessThan12.IN19
vcnt[3] => LessThan13.IN19
vcnt[3] => LessThan19.IN19
vcnt[3] => LessThan20.IN19
vcnt[3] => LessThan26.IN19
vcnt[3] => LessThan27.IN19
vcnt[4] => Add14.IN18
vcnt[4] => Add15.IN17
vcnt[4] => Add16.IN17
vcnt[4] => Add17.IN17
vcnt[4] => Add18.IN18
vcnt[4] => Add19.IN17
vcnt[4] => Add20.IN17
vcnt[4] => LessThan2.IN18
vcnt[4] => LessThan3.IN18
vcnt[4] => LessThan6.IN18
vcnt[4] => LessThan7.IN18
vcnt[4] => LessThan8.IN18
vcnt[4] => LessThan9.IN18
vcnt[4] => LessThan12.IN18
vcnt[4] => LessThan13.IN18
vcnt[4] => LessThan19.IN18
vcnt[4] => LessThan20.IN18
vcnt[4] => LessThan26.IN18
vcnt[4] => LessThan27.IN18
vcnt[5] => Add14.IN17
vcnt[5] => Add15.IN16
vcnt[5] => Add16.IN16
vcnt[5] => Add17.IN16
vcnt[5] => Add18.IN17
vcnt[5] => Add19.IN16
vcnt[5] => Add20.IN16
vcnt[5] => LessThan2.IN17
vcnt[5] => LessThan3.IN17
vcnt[5] => LessThan6.IN17
vcnt[5] => LessThan7.IN17
vcnt[5] => LessThan8.IN17
vcnt[5] => LessThan9.IN17
vcnt[5] => LessThan12.IN17
vcnt[5] => LessThan13.IN17
vcnt[5] => LessThan19.IN17
vcnt[5] => LessThan20.IN17
vcnt[5] => LessThan26.IN17
vcnt[5] => LessThan27.IN17
vcnt[6] => Add14.IN16
vcnt[6] => Add15.IN15
vcnt[6] => Add16.IN15
vcnt[6] => Add17.IN15
vcnt[6] => Add18.IN16
vcnt[6] => Add19.IN15
vcnt[6] => Add20.IN15
vcnt[6] => LessThan2.IN16
vcnt[6] => LessThan3.IN16
vcnt[6] => LessThan6.IN16
vcnt[6] => LessThan7.IN16
vcnt[6] => LessThan8.IN16
vcnt[6] => LessThan9.IN16
vcnt[6] => LessThan12.IN16
vcnt[6] => LessThan13.IN16
vcnt[6] => LessThan19.IN16
vcnt[6] => LessThan20.IN16
vcnt[6] => LessThan26.IN16
vcnt[6] => LessThan27.IN16
vcnt[7] => Add14.IN15
vcnt[7] => Add15.IN14
vcnt[7] => Add16.IN14
vcnt[7] => Add17.IN14
vcnt[7] => Add18.IN15
vcnt[7] => Add19.IN14
vcnt[7] => Add20.IN14
vcnt[7] => LessThan2.IN15
vcnt[7] => LessThan3.IN15
vcnt[7] => LessThan6.IN15
vcnt[7] => LessThan7.IN15
vcnt[7] => LessThan8.IN15
vcnt[7] => LessThan9.IN15
vcnt[7] => LessThan12.IN15
vcnt[7] => LessThan13.IN15
vcnt[7] => LessThan19.IN15
vcnt[7] => LessThan20.IN15
vcnt[7] => LessThan26.IN15
vcnt[7] => LessThan27.IN15
vcnt[8] => Add14.IN14
vcnt[8] => Add15.IN13
vcnt[8] => Add16.IN13
vcnt[8] => Add17.IN13
vcnt[8] => Add18.IN14
vcnt[8] => Add19.IN13
vcnt[8] => Add20.IN13
vcnt[8] => LessThan2.IN14
vcnt[8] => LessThan3.IN14
vcnt[8] => LessThan6.IN14
vcnt[8] => LessThan7.IN14
vcnt[8] => LessThan8.IN14
vcnt[8] => LessThan9.IN14
vcnt[8] => LessThan12.IN14
vcnt[8] => LessThan13.IN14
vcnt[8] => LessThan19.IN14
vcnt[8] => LessThan20.IN14
vcnt[8] => LessThan26.IN14
vcnt[8] => LessThan27.IN14
vcnt[9] => Add14.IN13
vcnt[9] => Add15.IN12
vcnt[9] => Add16.IN12
vcnt[9] => Add17.IN12
vcnt[9] => Add18.IN13
vcnt[9] => Add19.IN12
vcnt[9] => Add20.IN12
vcnt[9] => LessThan2.IN13
vcnt[9] => LessThan3.IN13
vcnt[9] => LessThan6.IN13
vcnt[9] => LessThan7.IN13
vcnt[9] => LessThan8.IN13
vcnt[9] => LessThan9.IN13
vcnt[9] => LessThan12.IN13
vcnt[9] => LessThan13.IN13
vcnt[9] => LessThan19.IN13
vcnt[9] => LessThan20.IN13
vcnt[9] => LessThan26.IN13
vcnt[9] => LessThan27.IN13
vcnt[10] => Add14.IN12
vcnt[10] => Add15.IN11
vcnt[10] => Add16.IN11
vcnt[10] => Add17.IN11
vcnt[10] => Add18.IN12
vcnt[10] => Add19.IN11
vcnt[10] => Add20.IN11
vcnt[10] => LessThan2.IN12
vcnt[10] => LessThan3.IN12
vcnt[10] => LessThan6.IN12
vcnt[10] => LessThan7.IN12
vcnt[10] => LessThan8.IN12
vcnt[10] => LessThan9.IN12
vcnt[10] => LessThan12.IN12
vcnt[10] => LessThan13.IN12
vcnt[10] => LessThan19.IN12
vcnt[10] => LessThan20.IN12
vcnt[10] => LessThan26.IN12
vcnt[10] => LessThan27.IN12
cnt4sec1[0] => Decoder1.IN3
cnt4sec1[1] => Decoder1.IN2
cnt4sec1[2] => Decoder1.IN1
cnt4sec1[3] => Decoder1.IN0
cnt4sec10[0] => Decoder0.IN3
cnt4sec10[1] => Decoder0.IN2
cnt4sec10[2] => Decoder0.IN1
cnt4sec10[3] => Decoder0.IN0
ccount[0] => Decoder2.IN3
ccount[1] => Decoder2.IN2
ccount[2] => Decoder2.IN1
ccount[3] => Decoder2.IN0
wcount[0] => Decoder3.IN3
wcount[1] => Decoder3.IN2
wcount[2] => Decoder3.IN1
wcount[3] => Decoder3.IN0


|dementia|gameover:u16|timepic:u0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|timepic:u0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ivb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ivb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ivb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ivb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ivb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ivb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ivb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ivb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ivb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ivb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ivb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ivb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ivb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ivb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ivb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|timepic:u0|altsyncram:altsyncram_component|altsyncram_ivb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|rightanswerpic:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hnc1:auto_generated.address_a[0]
address_a[1] => altsyncram_hnc1:auto_generated.address_a[1]
address_a[2] => altsyncram_hnc1:auto_generated.address_a[2]
address_a[3] => altsyncram_hnc1:auto_generated.address_a[3]
address_a[4] => altsyncram_hnc1:auto_generated.address_a[4]
address_a[5] => altsyncram_hnc1:auto_generated.address_a[5]
address_a[6] => altsyncram_hnc1:auto_generated.address_a[6]
address_a[7] => altsyncram_hnc1:auto_generated.address_a[7]
address_a[8] => altsyncram_hnc1:auto_generated.address_a[8]
address_a[9] => altsyncram_hnc1:auto_generated.address_a[9]
address_a[10] => altsyncram_hnc1:auto_generated.address_a[10]
address_a[11] => altsyncram_hnc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hnc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hnc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hnc1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|rightanswerpic:u1|altsyncram:altsyncram_component|altsyncram_hnc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|wronganswerpic:u2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0oc1:auto_generated.address_a[0]
address_a[1] => altsyncram_0oc1:auto_generated.address_a[1]
address_a[2] => altsyncram_0oc1:auto_generated.address_a[2]
address_a[3] => altsyncram_0oc1:auto_generated.address_a[3]
address_a[4] => altsyncram_0oc1:auto_generated.address_a[4]
address_a[5] => altsyncram_0oc1:auto_generated.address_a[5]
address_a[6] => altsyncram_0oc1:auto_generated.address_a[6]
address_a[7] => altsyncram_0oc1:auto_generated.address_a[7]
address_a[8] => altsyncram_0oc1:auto_generated.address_a[8]
address_a[9] => altsyncram_0oc1:auto_generated.address_a[9]
address_a[10] => altsyncram_0oc1:auto_generated.address_a[10]
address_a[11] => altsyncram_0oc1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0oc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0oc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0oc1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|wronganswerpic:u2|altsyncram:altsyncram_component|altsyncram_0oc1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|secondpic:u3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|secondpic:u3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v5c1:auto_generated.address_a[0]
address_a[1] => altsyncram_v5c1:auto_generated.address_a[1]
address_a[2] => altsyncram_v5c1:auto_generated.address_a[2]
address_a[3] => altsyncram_v5c1:auto_generated.address_a[3]
address_a[4] => altsyncram_v5c1:auto_generated.address_a[4]
address_a[5] => altsyncram_v5c1:auto_generated.address_a[5]
address_a[6] => altsyncram_v5c1:auto_generated.address_a[6]
address_a[7] => altsyncram_v5c1:auto_generated.address_a[7]
address_a[8] => altsyncram_v5c1:auto_generated.address_a[8]
address_a[9] => altsyncram_v5c1:auto_generated.address_a[9]
address_a[10] => altsyncram_v5c1:auto_generated.address_a[10]
address_a[11] => altsyncram_v5c1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v5c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v5c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_v5c1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|secondpic:u3|altsyncram:altsyncram_component|altsyncram_v5c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|piecepic:u4
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|piecepic:u4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_92c1:auto_generated.address_a[0]
address_a[1] => altsyncram_92c1:auto_generated.address_a[1]
address_a[2] => altsyncram_92c1:auto_generated.address_a[2]
address_a[3] => altsyncram_92c1:auto_generated.address_a[3]
address_a[4] => altsyncram_92c1:auto_generated.address_a[4]
address_a[5] => altsyncram_92c1:auto_generated.address_a[5]
address_a[6] => altsyncram_92c1:auto_generated.address_a[6]
address_a[7] => altsyncram_92c1:auto_generated.address_a[7]
address_a[8] => altsyncram_92c1:auto_generated.address_a[8]
address_a[9] => altsyncram_92c1:auto_generated.address_a[9]
address_a[10] => altsyncram_92c1:auto_generated.address_a[10]
address_a[11] => altsyncram_92c1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_92c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_92c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_92c1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|piecepic:u4|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|piecepic:u5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|piecepic:u5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_92c1:auto_generated.address_a[0]
address_a[1] => altsyncram_92c1:auto_generated.address_a[1]
address_a[2] => altsyncram_92c1:auto_generated.address_a[2]
address_a[3] => altsyncram_92c1:auto_generated.address_a[3]
address_a[4] => altsyncram_92c1:auto_generated.address_a[4]
address_a[5] => altsyncram_92c1:auto_generated.address_a[5]
address_a[6] => altsyncram_92c1:auto_generated.address_a[6]
address_a[7] => altsyncram_92c1:auto_generated.address_a[7]
address_a[8] => altsyncram_92c1:auto_generated.address_a[8]
address_a[9] => altsyncram_92c1:auto_generated.address_a[9]
address_a[10] => altsyncram_92c1:auto_generated.address_a[10]
address_a[11] => altsyncram_92c1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_92c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_92c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_92c1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|piecepic:u5|altsyncram:altsyncram_component|altsyncram_92c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|cong1pic:u6
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i4b1:auto_generated.address_a[0]
address_a[1] => altsyncram_i4b1:auto_generated.address_a[1]
address_a[2] => altsyncram_i4b1:auto_generated.address_a[2]
address_a[3] => altsyncram_i4b1:auto_generated.address_a[3]
address_a[4] => altsyncram_i4b1:auto_generated.address_a[4]
address_a[5] => altsyncram_i4b1:auto_generated.address_a[5]
address_a[6] => altsyncram_i4b1:auto_generated.address_a[6]
address_a[7] => altsyncram_i4b1:auto_generated.address_a[7]
address_a[8] => altsyncram_i4b1:auto_generated.address_a[8]
address_a[9] => altsyncram_i4b1:auto_generated.address_a[9]
address_a[10] => altsyncram_i4b1:auto_generated.address_a[10]
address_a[11] => altsyncram_i4b1:auto_generated.address_a[11]
address_a[12] => altsyncram_i4b1:auto_generated.address_a[12]
address_a[13] => altsyncram_i4b1:auto_generated.address_a[13]
address_a[14] => altsyncram_i4b1:auto_generated.address_a[14]
address_a[15] => altsyncram_i4b1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i4b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i4b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i4b1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_5nb:mux2.result[0]
q_a[1] <= mux_5nb:mux2.result[1]


|dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode104w[1].IN1
data[0] => w_anode115w[1].IN0
data[0] => w_anode126w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode148w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode170w[1].IN1
data[0] => w_anode86w[1].IN0
data[1] => w_anode104w[2].IN0
data[1] => w_anode115w[2].IN1
data[1] => w_anode126w[2].IN1
data[1] => w_anode137w[2].IN0
data[1] => w_anode148w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode170w[2].IN1
data[1] => w_anode86w[2].IN0
data[2] => w_anode104w[3].IN0
data[2] => w_anode115w[3].IN0
data[2] => w_anode126w[3].IN0
data[2] => w_anode137w[3].IN1
data[2] => w_anode148w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode170w[3].IN1
data[2] => w_anode86w[3].IN0
eq[0] <= w_anode86w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode104w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode126w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode148w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode170w[3].DB_MAX_OUTPUT_PORT_TYPE


|dementia|gameover:u16|cong1pic:u6|altsyncram:altsyncram_component|altsyncram_i4b1:auto_generated|mux_5nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN0
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|dementia|gameover:u16|cong2pic:u7
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_j4b1:auto_generated.address_a[0]
address_a[1] => altsyncram_j4b1:auto_generated.address_a[1]
address_a[2] => altsyncram_j4b1:auto_generated.address_a[2]
address_a[3] => altsyncram_j4b1:auto_generated.address_a[3]
address_a[4] => altsyncram_j4b1:auto_generated.address_a[4]
address_a[5] => altsyncram_j4b1:auto_generated.address_a[5]
address_a[6] => altsyncram_j4b1:auto_generated.address_a[6]
address_a[7] => altsyncram_j4b1:auto_generated.address_a[7]
address_a[8] => altsyncram_j4b1:auto_generated.address_a[8]
address_a[9] => altsyncram_j4b1:auto_generated.address_a[9]
address_a[10] => altsyncram_j4b1:auto_generated.address_a[10]
address_a[11] => altsyncram_j4b1:auto_generated.address_a[11]
address_a[12] => altsyncram_j4b1:auto_generated.address_a[12]
address_a[13] => altsyncram_j4b1:auto_generated.address_a[13]
address_a[14] => altsyncram_j4b1:auto_generated.address_a[14]
address_a[15] => altsyncram_j4b1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_j4b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_j4b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_j4b1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_5nb:mux2.result[0]
q_a[1] <= mux_5nb:mux2.result[1]


|dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode104w[1].IN1
data[0] => w_anode115w[1].IN0
data[0] => w_anode126w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode148w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode170w[1].IN1
data[0] => w_anode86w[1].IN0
data[1] => w_anode104w[2].IN0
data[1] => w_anode115w[2].IN1
data[1] => w_anode126w[2].IN1
data[1] => w_anode137w[2].IN0
data[1] => w_anode148w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode170w[2].IN1
data[1] => w_anode86w[2].IN0
data[2] => w_anode104w[3].IN0
data[2] => w_anode115w[3].IN0
data[2] => w_anode126w[3].IN0
data[2] => w_anode137w[3].IN1
data[2] => w_anode148w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode170w[3].IN1
data[2] => w_anode86w[3].IN0
eq[0] <= w_anode86w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode104w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode126w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode148w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode170w[3].DB_MAX_OUTPUT_PORT_TYPE


|dementia|gameover:u16|cong2pic:u7|altsyncram:altsyncram_component|altsyncram_j4b1:auto_generated|mux_5nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[4] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[5] => _.IN1
data[6] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[13] => _.IN1
data[14] => _.IN0
data[15] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|dementia|gameover:u16|brainpic:u8
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_16b1:auto_generated.address_a[0]
address_a[1] => altsyncram_16b1:auto_generated.address_a[1]
address_a[2] => altsyncram_16b1:auto_generated.address_a[2]
address_a[3] => altsyncram_16b1:auto_generated.address_a[3]
address_a[4] => altsyncram_16b1:auto_generated.address_a[4]
address_a[5] => altsyncram_16b1:auto_generated.address_a[5]
address_a[6] => altsyncram_16b1:auto_generated.address_a[6]
address_a[7] => altsyncram_16b1:auto_generated.address_a[7]
address_a[8] => altsyncram_16b1:auto_generated.address_a[8]
address_a[9] => altsyncram_16b1:auto_generated.address_a[9]
address_a[10] => altsyncram_16b1:auto_generated.address_a[10]
address_a[11] => altsyncram_16b1:auto_generated.address_a[11]
address_a[12] => altsyncram_16b1:auto_generated.address_a[12]
address_a[13] => altsyncram_16b1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_16b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_16b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_16b1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_c8a:rden_decode.data[0]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_tmb:mux2.result[0]
q_a[1] <= mux_tmb:mux2.result[1]


|dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|decode_c8a:rden_decode
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|dementia|gameover:u16|brainpic:u8|altsyncram:altsyncram_component|altsyncram_16b1:auto_generated|mux_tmb:mux2
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[0].IN1
data[3] => result_node[1].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|dementia|gameover:u16|mentpic:u9
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v1b1:auto_generated.address_a[0]
address_a[1] => altsyncram_v1b1:auto_generated.address_a[1]
address_a[2] => altsyncram_v1b1:auto_generated.address_a[2]
address_a[3] => altsyncram_v1b1:auto_generated.address_a[3]
address_a[4] => altsyncram_v1b1:auto_generated.address_a[4]
address_a[5] => altsyncram_v1b1:auto_generated.address_a[5]
address_a[6] => altsyncram_v1b1:auto_generated.address_a[6]
address_a[7] => altsyncram_v1b1:auto_generated.address_a[7]
address_a[8] => altsyncram_v1b1:auto_generated.address_a[8]
address_a[9] => altsyncram_v1b1:auto_generated.address_a[9]
address_a[10] => altsyncram_v1b1:auto_generated.address_a[10]
address_a[11] => altsyncram_v1b1:auto_generated.address_a[11]
address_a[12] => altsyncram_v1b1:auto_generated.address_a[12]
address_a[13] => altsyncram_v1b1:auto_generated.address_a[13]
address_a[14] => altsyncram_v1b1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v1b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v1b1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_f8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_f8a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_vmb:mux2.result[0]


|dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|decode_f8a:rden_decode
data[0] => w_anode30w[1].IN0
data[0] => w_anode44w[1].IN1
data[0] => w_anode53w[1].IN0
data[0] => w_anode62w[1].IN1
data[1] => w_anode30w[2].IN0
data[1] => w_anode44w[2].IN0
data[1] => w_anode53w[2].IN1
data[1] => w_anode62w[2].IN1
eq[0] <= w_anode30w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode44w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode53w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode62w[2].DB_MAX_OUTPUT_PORT_TYPE


|dementia|gameover:u16|mentpic:u9|altsyncram:altsyncram_component|altsyncram_v1b1:auto_generated|mux_vmb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|dementia|gameover:u16|gameoverpic:u51
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fgb1:auto_generated.address_a[0]
address_a[1] => altsyncram_fgb1:auto_generated.address_a[1]
address_a[2] => altsyncram_fgb1:auto_generated.address_a[2]
address_a[3] => altsyncram_fgb1:auto_generated.address_a[3]
address_a[4] => altsyncram_fgb1:auto_generated.address_a[4]
address_a[5] => altsyncram_fgb1:auto_generated.address_a[5]
address_a[6] => altsyncram_fgb1:auto_generated.address_a[6]
address_a[7] => altsyncram_fgb1:auto_generated.address_a[7]
address_a[8] => altsyncram_fgb1:auto_generated.address_a[8]
address_a[9] => altsyncram_fgb1:auto_generated.address_a[9]
address_a[10] => altsyncram_fgb1:auto_generated.address_a[10]
address_a[11] => altsyncram_fgb1:auto_generated.address_a[11]
address_a[12] => altsyncram_fgb1:auto_generated.address_a[12]
address_a[13] => altsyncram_fgb1:auto_generated.address_a[13]
address_a[14] => altsyncram_fgb1:auto_generated.address_a[14]
address_a[15] => altsyncram_fgb1:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fgb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fgb1:auto_generated.q_a[0]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_k8a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_k8a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_k8a:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_4nb:mux2.result[0]


|dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|decode_k8a:rden_decode
data[0] => w_anode104w[1].IN1
data[0] => w_anode115w[1].IN0
data[0] => w_anode126w[1].IN1
data[0] => w_anode137w[1].IN0
data[0] => w_anode148w[1].IN1
data[0] => w_anode159w[1].IN0
data[0] => w_anode170w[1].IN1
data[0] => w_anode86w[1].IN0
data[1] => w_anode104w[2].IN0
data[1] => w_anode115w[2].IN1
data[1] => w_anode126w[2].IN1
data[1] => w_anode137w[2].IN0
data[1] => w_anode148w[2].IN0
data[1] => w_anode159w[2].IN1
data[1] => w_anode170w[2].IN1
data[1] => w_anode86w[2].IN0
data[2] => w_anode104w[3].IN0
data[2] => w_anode115w[3].IN0
data[2] => w_anode126w[3].IN0
data[2] => w_anode137w[3].IN1
data[2] => w_anode148w[3].IN1
data[2] => w_anode159w[3].IN1
data[2] => w_anode170w[3].IN1
data[2] => w_anode86w[3].IN0
eq[0] <= w_anode86w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode104w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode115w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode126w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode137w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode148w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode159w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode170w[3].DB_MAX_OUTPUT_PORT_TYPE


|dementia|gameover:u16|gameoverpic:u51|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|mux_4nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|dementia|gameover:u16|pic0:u10
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic0:u10|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic0:u10|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic1:u11
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic1:u11|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic1:u11|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic2:u12
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic2:u12|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic2:u12|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic3:u13
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic3:u13|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic3:u13|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic4:u14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic4:u14|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic4:u14|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic5:u15
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic5:u15|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic5:u15|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic6:u16
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic6:u16|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic6:u16|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic7:u17
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic7:u17|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic7:u17|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic8:u18
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic8:u18|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic8:u18|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic9:u19
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic9:u19|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic9:u19|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic0:u20
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic0:u20|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic0:u20|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic1:u21
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic1:u21|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic1:u21|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic2:u22
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic2:u22|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic2:u22|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic3:u23
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic3:u23|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic3:u23|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic4:u24
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic4:u24|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic4:u24|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic5:u25
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic5:u25|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic5:u25|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic6:u26
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic6:u26|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic6:u26|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic7:u27
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic7:u27|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic7:u27|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic8:u28
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic8:u28|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic8:u28|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic9:u29
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic9:u29|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic9:u29|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic0:u30
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic0:u30|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic0:u30|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic1:u31
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic1:u31|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic1:u31|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic2:u32
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic2:u32|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic2:u32|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic3:u33
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic3:u33|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic3:u33|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic4:u34
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic4:u34|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic4:u34|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic5:u35
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic5:u35|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic5:u35|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic6:u36
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic6:u36|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic6:u36|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic7:u37
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic7:u37|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic7:u37|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic8:u38
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic8:u38|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic8:u38|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic9:u39
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic9:u39|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic9:u39|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic0:u40
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic0:u40|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_jjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_jjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_jjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_jjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_jjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_jjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_jjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_jjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_jjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_jjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_jjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic0:u40|altsyncram:altsyncram_component|altsyncram_jjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic1:u41
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic1:u41|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_kjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_kjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_kjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_kjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_kjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_kjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_kjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_kjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_kjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_kjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_kjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic1:u41|altsyncram:altsyncram_component|altsyncram_kjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic2:u42
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic2:u42|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ljb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ljb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ljb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ljb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ljb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ljb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ljb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ljb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ljb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ljb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ljb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ljb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ljb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ljb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ljb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic2:u42|altsyncram:altsyncram_component|altsyncram_ljb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic3:u43
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic3:u43|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_mjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_mjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_mjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_mjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_mjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_mjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_mjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_mjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_mjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_mjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_mjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic3:u43|altsyncram:altsyncram_component|altsyncram_mjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic4:u44
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic4:u44|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_njb1:auto_generated.address_a[0]
address_a[1] => altsyncram_njb1:auto_generated.address_a[1]
address_a[2] => altsyncram_njb1:auto_generated.address_a[2]
address_a[3] => altsyncram_njb1:auto_generated.address_a[3]
address_a[4] => altsyncram_njb1:auto_generated.address_a[4]
address_a[5] => altsyncram_njb1:auto_generated.address_a[5]
address_a[6] => altsyncram_njb1:auto_generated.address_a[6]
address_a[7] => altsyncram_njb1:auto_generated.address_a[7]
address_a[8] => altsyncram_njb1:auto_generated.address_a[8]
address_a[9] => altsyncram_njb1:auto_generated.address_a[9]
address_a[10] => altsyncram_njb1:auto_generated.address_a[10]
address_a[11] => altsyncram_njb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_njb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_njb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_njb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic4:u44|altsyncram:altsyncram_component|altsyncram_njb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic5:u45
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic5:u45|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ojb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ojb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ojb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ojb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ojb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ojb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ojb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ojb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ojb1:auto_generated.address_a[8]
address_a[9] => altsyncram_ojb1:auto_generated.address_a[9]
address_a[10] => altsyncram_ojb1:auto_generated.address_a[10]
address_a[11] => altsyncram_ojb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ojb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ojb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ojb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic5:u45|altsyncram:altsyncram_component|altsyncram_ojb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic6:u46
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic6:u46|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_pjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_pjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_pjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_pjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_pjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_pjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_pjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_pjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_pjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_pjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_pjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic6:u46|altsyncram:altsyncram_component|altsyncram_pjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic7:u47
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic7:u47|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic7:u47|altsyncram:altsyncram_component|altsyncram_qjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic8:u48
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic8:u48|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_rjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_rjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_rjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_rjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_rjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_rjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_rjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_rjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_rjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_rjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_rjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_rjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_rjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_rjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic8:u48|altsyncram:altsyncram_component|altsyncram_rjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|gameover:u16|pic9:u49
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|dementia|gameover:u16|pic9:u49|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sjb1:auto_generated.address_a[0]
address_a[1] => altsyncram_sjb1:auto_generated.address_a[1]
address_a[2] => altsyncram_sjb1:auto_generated.address_a[2]
address_a[3] => altsyncram_sjb1:auto_generated.address_a[3]
address_a[4] => altsyncram_sjb1:auto_generated.address_a[4]
address_a[5] => altsyncram_sjb1:auto_generated.address_a[5]
address_a[6] => altsyncram_sjb1:auto_generated.address_a[6]
address_a[7] => altsyncram_sjb1:auto_generated.address_a[7]
address_a[8] => altsyncram_sjb1:auto_generated.address_a[8]
address_a[9] => altsyncram_sjb1:auto_generated.address_a[9]
address_a[10] => altsyncram_sjb1:auto_generated.address_a[10]
address_a[11] => altsyncram_sjb1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sjb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sjb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sjb1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|dementia|gameover:u16|pic9:u49|altsyncram:altsyncram_component|altsyncram_sjb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT


|dementia|mux:u21
clk => b[0]~reg0.CLK
clk => b[1]~reg0.CLK
clk => b[2]~reg0.CLK
clk => b[3]~reg0.CLK
clk => b[4]~reg0.CLK
clk => b[5]~reg0.CLK
clk => b[6]~reg0.CLK
clk => b[7]~reg0.CLK
clk => g[0]~reg0.CLK
clk => g[1]~reg0.CLK
clk => g[2]~reg0.CLK
clk => g[3]~reg0.CLK
clk => g[4]~reg0.CLK
clk => g[5]~reg0.CLK
clk => g[6]~reg0.CLK
clk => g[7]~reg0.CLK
clk => r[0]~reg0.CLK
clk => r[1]~reg0.CLK
clk => r[2]~reg0.CLK
clk => r[3]~reg0.CLK
clk => r[4]~reg0.CLK
clk => r[5]~reg0.CLK
clk => r[6]~reg0.CLK
clk => r[7]~reg0.CLK
clk => sel~6.DATAIN
reset => b[0]~reg0.ACLR
reset => b[1]~reg0.ACLR
reset => b[2]~reg0.ACLR
reset => b[3]~reg0.ACLR
reset => b[4]~reg0.ACLR
reset => b[5]~reg0.ACLR
reset => b[6]~reg0.ACLR
reset => b[7]~reg0.ACLR
reset => g[0]~reg0.ACLR
reset => g[1]~reg0.ACLR
reset => g[2]~reg0.ACLR
reset => g[3]~reg0.ACLR
reset => g[4]~reg0.ACLR
reset => g[5]~reg0.ACLR
reset => g[6]~reg0.ACLR
reset => g[7]~reg0.ACLR
reset => r[0]~reg0.ACLR
reset => r[1]~reg0.ACLR
reset => r[2]~reg0.ACLR
reset => r[3]~reg0.ACLR
reset => r[4]~reg0.ACLR
reset => r[5]~reg0.ACLR
reset => r[6]~reg0.ACLR
reset => r[7]~reg0.ACLR
reset => sel~8.DATAIN
vcnt[0] => LessThan0.IN22
vcnt[0] => LessThan1.IN22
vcnt[0] => LessThan2.IN22
vcnt[0] => LessThan3.IN22
vcnt[0] => LessThan6.IN22
vcnt[0] => LessThan7.IN22
vcnt[0] => LessThan8.IN22
vcnt[0] => LessThan9.IN22
vcnt[0] => LessThan10.IN22
vcnt[0] => LessThan11.IN22
vcnt[0] => LessThan18.IN22
vcnt[0] => LessThan19.IN22
vcnt[1] => LessThan0.IN21
vcnt[1] => LessThan1.IN21
vcnt[1] => LessThan2.IN21
vcnt[1] => LessThan3.IN21
vcnt[1] => LessThan6.IN21
vcnt[1] => LessThan7.IN21
vcnt[1] => LessThan8.IN21
vcnt[1] => LessThan9.IN21
vcnt[1] => LessThan10.IN21
vcnt[1] => LessThan11.IN21
vcnt[1] => LessThan18.IN21
vcnt[1] => LessThan19.IN21
vcnt[2] => LessThan0.IN20
vcnt[2] => LessThan1.IN20
vcnt[2] => LessThan2.IN20
vcnt[2] => LessThan3.IN20
vcnt[2] => LessThan6.IN20
vcnt[2] => LessThan7.IN20
vcnt[2] => LessThan8.IN20
vcnt[2] => LessThan9.IN20
vcnt[2] => LessThan10.IN20
vcnt[2] => LessThan11.IN20
vcnt[2] => LessThan18.IN20
vcnt[2] => LessThan19.IN20
vcnt[3] => LessThan0.IN19
vcnt[3] => LessThan1.IN19
vcnt[3] => LessThan2.IN19
vcnt[3] => LessThan3.IN19
vcnt[3] => LessThan6.IN19
vcnt[3] => LessThan7.IN19
vcnt[3] => LessThan8.IN19
vcnt[3] => LessThan9.IN19
vcnt[3] => LessThan10.IN19
vcnt[3] => LessThan11.IN19
vcnt[3] => LessThan18.IN19
vcnt[3] => LessThan19.IN19
vcnt[4] => LessThan0.IN18
vcnt[4] => LessThan1.IN18
vcnt[4] => LessThan2.IN18
vcnt[4] => LessThan3.IN18
vcnt[4] => LessThan6.IN18
vcnt[4] => LessThan7.IN18
vcnt[4] => LessThan8.IN18
vcnt[4] => LessThan9.IN18
vcnt[4] => LessThan10.IN18
vcnt[4] => LessThan11.IN18
vcnt[4] => LessThan18.IN18
vcnt[4] => LessThan19.IN18
vcnt[5] => LessThan0.IN17
vcnt[5] => LessThan1.IN17
vcnt[5] => LessThan2.IN17
vcnt[5] => LessThan3.IN17
vcnt[5] => LessThan6.IN17
vcnt[5] => LessThan7.IN17
vcnt[5] => LessThan8.IN17
vcnt[5] => LessThan9.IN17
vcnt[5] => LessThan10.IN17
vcnt[5] => LessThan11.IN17
vcnt[5] => LessThan18.IN17
vcnt[5] => LessThan19.IN17
vcnt[6] => LessThan0.IN16
vcnt[6] => LessThan1.IN16
vcnt[6] => LessThan2.IN16
vcnt[6] => LessThan3.IN16
vcnt[6] => LessThan6.IN16
vcnt[6] => LessThan7.IN16
vcnt[6] => LessThan8.IN16
vcnt[6] => LessThan9.IN16
vcnt[6] => LessThan10.IN16
vcnt[6] => LessThan11.IN16
vcnt[6] => LessThan18.IN16
vcnt[6] => LessThan19.IN16
vcnt[7] => LessThan0.IN15
vcnt[7] => LessThan1.IN15
vcnt[7] => LessThan2.IN15
vcnt[7] => LessThan3.IN15
vcnt[7] => LessThan6.IN15
vcnt[7] => LessThan7.IN15
vcnt[7] => LessThan8.IN15
vcnt[7] => LessThan9.IN15
vcnt[7] => LessThan10.IN15
vcnt[7] => LessThan11.IN15
vcnt[7] => LessThan18.IN15
vcnt[7] => LessThan19.IN15
vcnt[8] => LessThan0.IN14
vcnt[8] => LessThan1.IN14
vcnt[8] => LessThan2.IN14
vcnt[8] => LessThan3.IN14
vcnt[8] => LessThan6.IN14
vcnt[8] => LessThan7.IN14
vcnt[8] => LessThan8.IN14
vcnt[8] => LessThan9.IN14
vcnt[8] => LessThan10.IN14
vcnt[8] => LessThan11.IN14
vcnt[8] => LessThan18.IN14
vcnt[8] => LessThan19.IN14
vcnt[9] => LessThan0.IN13
vcnt[9] => LessThan1.IN13
vcnt[9] => LessThan2.IN13
vcnt[9] => LessThan3.IN13
vcnt[9] => LessThan6.IN13
vcnt[9] => LessThan7.IN13
vcnt[9] => LessThan8.IN13
vcnt[9] => LessThan9.IN13
vcnt[9] => LessThan10.IN13
vcnt[9] => LessThan11.IN13
vcnt[9] => LessThan18.IN13
vcnt[9] => LessThan19.IN13
vcnt[10] => LessThan0.IN12
vcnt[10] => LessThan1.IN12
vcnt[10] => LessThan2.IN12
vcnt[10] => LessThan3.IN12
vcnt[10] => LessThan6.IN12
vcnt[10] => LessThan7.IN12
vcnt[10] => LessThan8.IN12
vcnt[10] => LessThan9.IN12
vcnt[10] => LessThan10.IN12
vcnt[10] => LessThan11.IN12
vcnt[10] => LessThan18.IN12
vcnt[10] => LessThan19.IN12
hcnt[0] => LessThan4.IN24
hcnt[0] => LessThan5.IN24
hcnt[0] => LessThan12.IN24
hcnt[0] => LessThan13.IN24
hcnt[0] => LessThan14.IN24
hcnt[0] => LessThan15.IN24
hcnt[0] => LessThan16.IN24
hcnt[0] => LessThan17.IN24
hcnt[0] => LessThan20.IN24
hcnt[0] => LessThan21.IN24
hcnt[1] => LessThan4.IN23
hcnt[1] => LessThan5.IN23
hcnt[1] => LessThan12.IN23
hcnt[1] => LessThan13.IN23
hcnt[1] => LessThan14.IN23
hcnt[1] => LessThan15.IN23
hcnt[1] => LessThan16.IN23
hcnt[1] => LessThan17.IN23
hcnt[1] => LessThan20.IN23
hcnt[1] => LessThan21.IN23
hcnt[2] => LessThan4.IN22
hcnt[2] => LessThan5.IN22
hcnt[2] => LessThan12.IN22
hcnt[2] => LessThan13.IN22
hcnt[2] => LessThan14.IN22
hcnt[2] => LessThan15.IN22
hcnt[2] => LessThan16.IN22
hcnt[2] => LessThan17.IN22
hcnt[2] => LessThan20.IN22
hcnt[2] => LessThan21.IN22
hcnt[3] => LessThan4.IN21
hcnt[3] => LessThan5.IN21
hcnt[3] => LessThan12.IN21
hcnt[3] => LessThan13.IN21
hcnt[3] => LessThan14.IN21
hcnt[3] => LessThan15.IN21
hcnt[3] => LessThan16.IN21
hcnt[3] => LessThan17.IN21
hcnt[3] => LessThan20.IN21
hcnt[3] => LessThan21.IN21
hcnt[4] => LessThan4.IN20
hcnt[4] => LessThan5.IN20
hcnt[4] => LessThan12.IN20
hcnt[4] => LessThan13.IN20
hcnt[4] => LessThan14.IN20
hcnt[4] => LessThan15.IN20
hcnt[4] => LessThan16.IN20
hcnt[4] => LessThan17.IN20
hcnt[4] => LessThan20.IN20
hcnt[4] => LessThan21.IN20
hcnt[5] => LessThan4.IN19
hcnt[5] => LessThan5.IN19
hcnt[5] => LessThan12.IN19
hcnt[5] => LessThan13.IN19
hcnt[5] => LessThan14.IN19
hcnt[5] => LessThan15.IN19
hcnt[5] => LessThan16.IN19
hcnt[5] => LessThan17.IN19
hcnt[5] => LessThan20.IN19
hcnt[5] => LessThan21.IN19
hcnt[6] => LessThan4.IN18
hcnt[6] => LessThan5.IN18
hcnt[6] => LessThan12.IN18
hcnt[6] => LessThan13.IN18
hcnt[6] => LessThan14.IN18
hcnt[6] => LessThan15.IN18
hcnt[6] => LessThan16.IN18
hcnt[6] => LessThan17.IN18
hcnt[6] => LessThan20.IN18
hcnt[6] => LessThan21.IN18
hcnt[7] => LessThan4.IN17
hcnt[7] => LessThan5.IN17
hcnt[7] => LessThan12.IN17
hcnt[7] => LessThan13.IN17
hcnt[7] => LessThan14.IN17
hcnt[7] => LessThan15.IN17
hcnt[7] => LessThan16.IN17
hcnt[7] => LessThan17.IN17
hcnt[7] => LessThan20.IN17
hcnt[7] => LessThan21.IN17
hcnt[8] => LessThan4.IN16
hcnt[8] => LessThan5.IN16
hcnt[8] => LessThan12.IN16
hcnt[8] => LessThan13.IN16
hcnt[8] => LessThan14.IN16
hcnt[8] => LessThan15.IN16
hcnt[8] => LessThan16.IN16
hcnt[8] => LessThan17.IN16
hcnt[8] => LessThan20.IN16
hcnt[8] => LessThan21.IN16
hcnt[9] => LessThan4.IN15
hcnt[9] => LessThan5.IN15
hcnt[9] => LessThan12.IN15
hcnt[9] => LessThan13.IN15
hcnt[9] => LessThan14.IN15
hcnt[9] => LessThan15.IN15
hcnt[9] => LessThan16.IN15
hcnt[9] => LessThan17.IN15
hcnt[9] => LessThan20.IN15
hcnt[9] => LessThan21.IN15
hcnt[10] => LessThan4.IN14
hcnt[10] => LessThan5.IN14
hcnt[10] => LessThan12.IN14
hcnt[10] => LessThan13.IN14
hcnt[10] => LessThan14.IN14
hcnt[10] => LessThan15.IN14
hcnt[10] => LessThan16.IN14
hcnt[10] => LessThan17.IN14
hcnt[10] => LessThan20.IN14
hcnt[10] => LessThan21.IN14
hcnt[11] => LessThan4.IN13
hcnt[11] => LessThan5.IN13
hcnt[11] => LessThan12.IN13
hcnt[11] => LessThan13.IN13
hcnt[11] => LessThan14.IN13
hcnt[11] => LessThan15.IN13
hcnt[11] => LessThan16.IN13
hcnt[11] => LessThan17.IN13
hcnt[11] => LessThan20.IN13
hcnt[11] => LessThan21.IN13
cursorr[0] => r.DATAB
cursorr[1] => r.DATAB
cursorr[2] => r.DATAB
cursorr[3] => r.DATAB
cursorr[4] => r.DATAB
cursorr[5] => r.DATAB
cursorr[6] => r.DATAB
cursorr[7] => r.DATAB
cursorg[0] => g.DATAB
cursorg[1] => g.DATAB
cursorg[2] => g.DATAB
cursorg[3] => g.DATAB
cursorg[4] => g.DATAB
cursorg[5] => g.DATAB
cursorg[6] => g.DATAB
cursorg[7] => g.DATAB
cursorb[0] => b.DATAB
cursorb[1] => b.DATAB
cursorb[2] => b.DATAB
cursorb[3] => b.DATAB
cursorb[4] => b.DATAB
cursorb[5] => b.DATAB
cursorb[6] => b.DATAB
cursorb[7] => b.DATAB
cardr[0] => r.DATAB
cardr[1] => r.DATAB
cardr[2] => r.DATAB
cardr[3] => r.DATAB
cardr[4] => r.DATAB
cardr[5] => r.DATAB
cardr[6] => r.DATAB
cardr[7] => r.DATAB
cardg[0] => g.DATAB
cardg[1] => g.DATAB
cardg[2] => g.DATAB
cardg[3] => g.DATAB
cardg[4] => g.DATAB
cardg[5] => g.DATAB
cardg[6] => g.DATAB
cardg[7] => g.DATAB
cardb[0] => b.DATAB
cardb[1] => b.DATAB
cardb[2] => b.DATAB
cardb[3] => b.DATAB
cardb[4] => b.DATAB
cardb[5] => b.DATAB
cardb[6] => b.DATAB
cardb[7] => b.DATAB
backr[0] => r.DATAB
backr[1] => r.DATAB
backr[2] => r.DATAB
backr[3] => r.DATAB
backr[4] => r.DATAB
backr[5] => r.DATAB
backr[6] => r.DATAB
backr[7] => r.DATAB
backg[0] => g.DATAB
backg[1] => g.DATAB
backg[2] => g.DATAB
backg[3] => g.DATAB
backg[4] => g.DATAB
backg[5] => g.DATAB
backg[6] => g.DATAB
backg[7] => g.DATAB
backb[0] => b.DATAB
backb[1] => b.DATAB
backb[2] => b.DATAB
backb[3] => b.DATAB
backb[4] => b.DATAB
backb[5] => b.DATAB
backb[6] => b.DATAB
backb[7] => b.DATAB
gameoverr[0] => r.DATAB
gameoverr[1] => r.DATAB
gameoverr[2] => r.DATAB
gameoverr[3] => r.DATAB
gameoverr[4] => r.DATAB
gameoverr[5] => r.DATAB
gameoverr[6] => r.DATAB
gameoverr[7] => r.DATAB
gameoverg[0] => g.DATAB
gameoverg[1] => g.DATAB
gameoverg[2] => g.DATAB
gameoverg[3] => g.DATAB
gameoverg[4] => g.DATAB
gameoverg[5] => g.DATAB
gameoverg[6] => g.DATAB
gameoverg[7] => g.DATAB
gameoverb[0] => b.DATAB
gameoverb[1] => b.DATAB
gameoverb[2] => b.DATAB
gameoverb[3] => b.DATAB
gameoverb[4] => b.DATAB
gameoverb[5] => b.DATAB
gameoverb[6] => b.DATAB
gameoverb[7] => b.DATAB
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[4] <= g[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[5] <= g[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[6] <= g[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[7] <= g[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xcoord[0] => Add1.IN1
xcoord[0] => Add1.IN0
xcoord[0] => Add2.IN1
xcoord[0] => Add2.IN3
xcoord[1] => Add1.IN4
xcoord[1] => Add1.IN3
xcoord[1] => Add2.IN4
xcoord[1] => Add2.IN0
ycoord[0] => LessThan2.IN10
ycoord[0] => LessThan2.IN11
ycoord[0] => Add0.IN0
ycoord[0] => Add0.IN3
ycoord[1] => LessThan2.IN8
ycoord[1] => LessThan2.IN9
ycoord[1] => Add0.IN4
ycoord[1] => Add0.IN2
gameendtimeover => always0.IN0
gameendccount => always0.IN1


