
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119229                       # Number of seconds simulated
sim_ticks                                119228662101                       # Number of ticks simulated
final_tick                               689059955235                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 116994                       # Simulator instruction rate (inst/s)
host_op_rate                                   152169                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6084997                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889864                       # Number of bytes of host memory used
host_seconds                                 19593.87                       # Real time elapsed on the host
sim_insts                                  2292365503                       # Number of instructions simulated
sim_ops                                    2981587628                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4684544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5269632                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9957632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2334208                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2334208                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        36598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        41169                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 77794                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18236                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18236                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15030                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     39290418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13956                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     44197695                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83517099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15030                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13956                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28986                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19577574                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19577574                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19577574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15030                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     39290418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13956                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     44197695                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              103094674                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               285920054                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21150057                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18788322                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829960                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11120432                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10834798                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339070                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52354                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228284182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119759939                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21150057                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12173868                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24204835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5614233                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2718653                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13969250                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    258982488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234777653     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096214      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2037739      0.79%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765296      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3588857      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4343874      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043597      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          563519      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9765739      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    258982488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073972                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418858                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226300692                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4718854                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24168092                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24886                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3769963                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2060073                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134801407                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3769963                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226586744                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2488667                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1299769                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23900512                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       936831                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134656150                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          115                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89530                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       622402                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177728483                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608802024                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608802024                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31017284                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18466                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9246                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2753612                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23489901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4141586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73590                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926566                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134154255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127386310                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80219                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20456446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42702045                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    258982488                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491872                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204424065     78.93%     78.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22905756      8.84%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11745019      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6726688      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500299      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3757030      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1507392      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350158      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66081      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    258982488                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233648     47.41%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184491     37.43%     84.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74693     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99974556     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005831      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22276720     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4119983      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127386310                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.445531                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492832                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003869                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514328159                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154629460                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124432748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127879142                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224491                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3964092                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       112678                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3769963                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1717718                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        74936                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134172722                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23489901                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4141586                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9246                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          648                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822518                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105000                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927518                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126267504                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22002357                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118806                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26122301                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19518285                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4119944                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.441618                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124466924                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124432748                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71141003                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164104523                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.435201                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433510                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21527579                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834384                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255212525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.291153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213009168     83.46%     83.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15990628      6.27%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12501737      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470683      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114467      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056863      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4522239      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006476      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1540264      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255212525                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1540264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387849052                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272123599                       # The number of ROB writes
system.switch_cpus0.timesIdled                6078020                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               26937566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.859200                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.859200                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349748                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349748                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584754320                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162263140                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142641331                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               285920054                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22860404                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18686760                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2224734                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9375113                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8972249                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2343995                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100766                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    220181270                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128446649                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22860404                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11316244                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26754477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6175815                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7332147                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13486933                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2226365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    258181844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231427367     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1285319      0.50%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1956499      0.76%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2673655      1.04%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2748278      1.06%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2298977      0.89%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1309392      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1922055      0.74%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12560302      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    258181844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079954                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.449240                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       217648772                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9885990                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26681563                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51804                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3913712                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3776219                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157365854                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3913712                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       218266563                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1680752                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6642624                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26127357                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1550833                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157269996                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1614                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        358539                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       614377                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2435                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218539791                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    731961572                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    731961572                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    188908230                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29631552                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        43304                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24862                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4494539                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14930460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8189745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145101                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1782697                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157057129                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        43285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148963923                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29602                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17865056                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     42453908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    258181844                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576973                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195188551     75.60%     75.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25687238      9.95%     85.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13276924      5.14%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10008484      3.88%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7779840      3.01%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3125115      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1984525      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1004036      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       127131      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    258181844                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26385     10.06%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         96160     36.67%     46.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139685     53.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124798846     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2311141      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18441      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13708399      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8127096      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148963923                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.520999                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             262230                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001760                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    556401522                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    174965848                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146729596                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149226153                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       348338                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2464763                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          378                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       200430                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3913712                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1363145                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       147142                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157100415                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        71975                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14930460                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8189745                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24843                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        105333                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          378                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1294790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1265022                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2559812                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146940285                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12926002                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2023638                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21050947                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20769966                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8124945                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.513921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146729688                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146729596                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84456086                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226238268                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.513184                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373306                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    110635840                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    135975353                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21128049                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36884                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2261243                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    254268132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.384142                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    198675500     78.14%     78.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27411762     10.78%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10416975      4.10%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5027855      1.98%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4159599      1.64%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2488065      0.98%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2104110      0.83%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       931433      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3052833      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    254268132                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    110635840                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     135975353                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20455011                       # Number of memory references committed
system.switch_cpus1.commit.loads             12465697                       # Number of loads committed
system.switch_cpus1.commit.membars              18442                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19502843                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        122562460                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2774476                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3052833                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           408318701                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318120780                       # The number of ROB writes
system.switch_cpus1.timesIdled                3437656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27738210                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          110635840                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            135975353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    110635840                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.584335                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.584335                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.386947                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.386947                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       662279599                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203583528                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146470469                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36884                       # number of misc regfile writes
system.l2.replacements                          78242                       # number of replacements
system.l2.tagsinuse                       1023.996572                       # Cycle average of tags in use
system.l2.total_refs                            54365                       # Total number of references to valid blocks.
system.l2.sampled_refs                          79266                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.685855                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            11.945244                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.133855                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    452.521291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.119664                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    550.265199                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              3.909414                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              5.101906                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011665                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000131                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.441915                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.537368                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.003818                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.004982                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        14653                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        16820                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   31473                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22427                       # number of Writeback hits
system.l2.Writeback_hits::total                 22427                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        14653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        16820                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31473                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        14653                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        16820                       # number of overall hits
system.l2.overall_hits::total                   31473                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        36598                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        41168                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 77793                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        36598                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        41169                       # number of demand (read+write) misses
system.l2.demand_misses::total                  77794                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        36598                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        41169                       # number of overall misses
system.l2.overall_misses::total                 77794                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2371178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6142084510                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2128915                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6984879823                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     13131464426                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       143428                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        143428                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2371178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6142084510                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2128915                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6985023251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13131607854                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2371178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6142084510                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2128915                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6985023251                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13131607854                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51251                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        57988                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              109266                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22427                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22427                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51251                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        57989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               109267                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51251                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        57989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              109267                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.714093                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.709940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.711960                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.714093                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.709945                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.711962                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.714093                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.709945                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.711962                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169369.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167825.687469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 163762.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169667.698771                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168800.077462                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       143428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       143428                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169369.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167825.687469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 163762.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169667.061405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168799.751318                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169369.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167825.687469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 163762.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169667.061405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168799.751318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18236                       # number of writebacks
system.l2.writebacks::total                     18236                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        36598                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        41168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            77793                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        36598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        41169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             77794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        36598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        41169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77794                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1558240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4009420420                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1372905                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4585351501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   8597703066                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        85109                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        85109                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1558240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4009420420                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1372905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4585436610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8597788175                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1558240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4009420420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1372905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4585436610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8597788175                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.714093                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.709940                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.711960                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.714093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.709945                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.711962                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.714093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.709945                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.711962                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111302.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109552.992513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 105608.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111381.449208                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110520.266168                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        85109                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        85109                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111302.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109552.992513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 105608.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111380.811047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110519.939520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111302.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109552.992513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 105608.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111380.811047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110519.939520                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.987954                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014001351                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874309.336414                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.987954                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022417                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866968                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13969235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13969235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13969235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13969235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13969235                       # number of overall hits
system.cpu0.icache.overall_hits::total       13969235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2771295                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2771295                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2771295                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2771295                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2771295                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2771295                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13969250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13969250                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13969250                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13969250                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13969250                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13969250                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       184753                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       184753                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       184753                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       184753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       184753                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       184753                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2487778                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2487778                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2487778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2487778                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2487778                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2487778                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177698.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177698.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177698.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177698.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177698.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177698.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51251                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246987402                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51507                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4795.220106                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.854134                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.145866                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.811930                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.188070                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20078097                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20078097                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9251                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9251                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24088531                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24088531                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24088531                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24088531                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       204127                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       204127                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       204127                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        204127                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       204127                       # number of overall misses
system.cpu0.dcache.overall_misses::total       204127                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28911302936                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28911302936                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28911302936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28911302936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28911302936                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28911302936                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20282224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20282224                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24292658                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24292658                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24292658                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24292658                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010064                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010064                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008403                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008403                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008403                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008403                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 141633.899171                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 141633.899171                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 141633.899171                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 141633.899171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 141633.899171                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 141633.899171                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4639                       # number of writebacks
system.cpu0.dcache.writebacks::total             4639                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       152876                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       152876                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       152876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       152876                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       152876                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       152876                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51251                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51251                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51251                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51251                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51251                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7402410960                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7402410960                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7402410960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7402410960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7402410960                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7402410960                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144434.468791                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 144434.468791                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 144434.468791                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 144434.468791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 144434.468791                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 144434.468791                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998303                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095224195                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221550.091278                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13486919                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13486919                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13486919                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13486919                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13486919                       # number of overall hits
system.cpu1.icache.overall_hits::total       13486919                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2496951                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2496951                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2496951                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2496951                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2496951                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2496951                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13486933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13486933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13486933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13486933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13486933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13486933                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178353.642857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178353.642857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178353.642857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178353.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178353.642857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178353.642857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2237181                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2237181                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2237181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2237181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2237181                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2237181                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172090.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172090.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172090.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172090.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172090.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172090.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 57989                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186119511                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 58245                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3195.459027                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.540983                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.459017                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912269                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087731                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9486182                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9486182                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7948428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7948428                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19399                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19399                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18442                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18442                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17434610                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17434610                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17434610                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17434610                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       165121                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       165121                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2951                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2951                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       168072                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        168072                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       168072                       # number of overall misses
system.cpu1.dcache.overall_misses::total       168072                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26391607134                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26391607134                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    456899242                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    456899242                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26848506376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26848506376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26848506376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26848506376                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9651303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9651303                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7951379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7951379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17602682                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17602682                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17602682                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17602682                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017109                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017109                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000371                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000371                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009548                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009548                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009548                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009548                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 159831.924068                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 159831.924068                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 154828.614707                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 154828.614707                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 159744.076205                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 159744.076205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 159744.076205                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 159744.076205                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       737267                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 105323.857143                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17788                       # number of writebacks
system.cpu1.dcache.writebacks::total            17788                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107133                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107133                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2950                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2950                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110083                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110083                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110083                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        57988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        57988                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        57989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        57989                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        57989                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        57989                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8449124415                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8449124415                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       151728                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       151728                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8449276143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8449276143                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8449276143                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8449276143                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006008                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003294                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003294                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003294                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003294                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 145704.704680                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 145704.704680                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       151728                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       151728                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 145704.808550                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 145704.808550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 145704.808550                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 145704.808550                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
