#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("a_0_Addr_A", 32, hls_out, 0, "bram", "MemPortADDR2", 1),
	Port_Property("a_0_EN_A", 1, hls_out, 0, "bram", "MemPortCE2", 1),
	Port_Property("a_0_WEN_A", 1, hls_out, 0, "bram", "MemPortWE2", 1),
	Port_Property("a_0_Din_A", 8, hls_out, 0, "bram", "MemPortDIN2", 1),
	Port_Property("a_0_Dout_A", 8, hls_in, 0, "bram", "MemPortDOUT2", 1),
	Port_Property("a_0_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("a_0_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("a_1_Addr_A", 32, hls_out, 1, "bram", "MemPortADDR2", 1),
	Port_Property("a_1_EN_A", 1, hls_out, 1, "bram", "MemPortCE2", 1),
	Port_Property("a_1_WEN_A", 1, hls_out, 1, "bram", "MemPortWE2", 1),
	Port_Property("a_1_Din_A", 8, hls_out, 1, "bram", "MemPortDIN2", 1),
	Port_Property("a_1_Dout_A", 8, hls_in, 1, "bram", "MemPortDOUT2", 1),
	Port_Property("a_1_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("a_1_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("a_2_Addr_A", 32, hls_out, 2, "bram", "MemPortADDR2", 1),
	Port_Property("a_2_EN_A", 1, hls_out, 2, "bram", "MemPortCE2", 1),
	Port_Property("a_2_WEN_A", 1, hls_out, 2, "bram", "MemPortWE2", 1),
	Port_Property("a_2_Din_A", 8, hls_out, 2, "bram", "MemPortDIN2", 1),
	Port_Property("a_2_Dout_A", 8, hls_in, 2, "bram", "MemPortDOUT2", 1),
	Port_Property("a_2_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("a_2_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("b_0_Addr_A", 32, hls_out, 3, "bram", "MemPortADDR2", 1),
	Port_Property("b_0_EN_A", 1, hls_out, 3, "bram", "MemPortCE2", 1),
	Port_Property("b_0_WEN_A", 1, hls_out, 3, "bram", "MemPortWE2", 1),
	Port_Property("b_0_Din_A", 8, hls_out, 3, "bram", "MemPortDIN2", 1),
	Port_Property("b_0_Dout_A", 8, hls_in, 3, "bram", "MemPortDOUT2", 1),
	Port_Property("b_0_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("b_0_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("b_1_Addr_A", 32, hls_out, 4, "bram", "MemPortADDR2", 1),
	Port_Property("b_1_EN_A", 1, hls_out, 4, "bram", "MemPortCE2", 1),
	Port_Property("b_1_WEN_A", 1, hls_out, 4, "bram", "MemPortWE2", 1),
	Port_Property("b_1_Din_A", 8, hls_out, 4, "bram", "MemPortDIN2", 1),
	Port_Property("b_1_Dout_A", 8, hls_in, 4, "bram", "MemPortDOUT2", 1),
	Port_Property("b_1_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("b_1_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("b_2_Addr_A", 32, hls_out, 5, "bram", "MemPortADDR2", 1),
	Port_Property("b_2_EN_A", 1, hls_out, 5, "bram", "MemPortCE2", 1),
	Port_Property("b_2_WEN_A", 1, hls_out, 5, "bram", "MemPortWE2", 1),
	Port_Property("b_2_Din_A", 8, hls_out, 5, "bram", "MemPortDIN2", 1),
	Port_Property("b_2_Dout_A", 8, hls_in, 5, "bram", "MemPortDOUT2", 1),
	Port_Property("b_2_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("b_2_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("res_address0", 4, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("res_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("res_we0", 1, hls_out, 6, "ap_memory", "mem_we", 1),
	Port_Property("res_d0", 16, hls_out, 6, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "matrixmul";
