--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab3_2.twx Lab3_2.ncd -o Lab3_2.twr Lab3_2.pcf -ucf
LOGSYS_SP3E.ucf

Design file:              Lab3_2.ncd
Physical constraint file: Lab3_2.pcf
Device,package,speed:     xc3s250e,tq144,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |dig_n<0>       |    7.725|
clk            |dig_n<1>       |    7.720|
clk            |seg_n<0>       |   11.334|
clk            |seg_n<1>       |   10.905|
clk            |seg_n<2>       |   10.910|
clk            |seg_n<3>       |   11.274|
clk            |seg_n<4>       |   10.395|
clk            |seg_n<5>       |   10.550|
clk            |seg_n<6>       |   11.359|
sw<0>          |seg_n<0>       |   11.387|
sw<0>          |seg_n<1>       |   10.958|
sw<0>          |seg_n<2>       |   10.106|
sw<0>          |seg_n<3>       |   11.327|
sw<0>          |seg_n<4>       |    9.765|
sw<0>          |seg_n<5>       |   10.603|
sw<0>          |seg_n<6>       |   11.412|
sw<1>          |seg_n<0>       |   10.240|
sw<1>          |seg_n<1>       |    9.970|
sw<1>          |seg_n<2>       |    9.625|
sw<1>          |seg_n<3>       |   10.140|
sw<1>          |seg_n<4>       |    9.055|
sw<1>          |seg_n<5>       |    9.651|
sw<1>          |seg_n<6>       |   10.156|
sw<2>          |seg_n<0>       |   10.870|
sw<2>          |seg_n<1>       |   10.441|
sw<2>          |seg_n<2>       |   10.638|
sw<2>          |seg_n<3>       |   10.745|
sw<2>          |seg_n<4>       |   10.250|
sw<2>          |seg_n<5>       |    9.648|
sw<2>          |seg_n<6>       |   10.950|
sw<3>          |seg_n<0>       |    9.929|
sw<3>          |seg_n<1>       |    9.038|
sw<3>          |seg_n<2>       |   10.641|
sw<3>          |seg_n<3>       |    9.864|
sw<3>          |seg_n<4>       |   10.126|
sw<3>          |seg_n<5>       |    9.569|
sw<3>          |seg_n<6>       |    9.802|
sw<4>          |seg_n<0>       |   11.074|
sw<4>          |seg_n<1>       |   10.645|
sw<4>          |seg_n<2>       |    9.793|
sw<4>          |seg_n<3>       |   11.014|
sw<4>          |seg_n<4>       |    9.452|
sw<4>          |seg_n<5>       |   10.290|
sw<4>          |seg_n<6>       |   11.099|
sw<5>          |seg_n<0>       |   10.368|
sw<5>          |seg_n<1>       |   10.098|
sw<5>          |seg_n<2>       |    9.753|
sw<5>          |seg_n<3>       |   10.268|
sw<5>          |seg_n<4>       |    9.183|
sw<5>          |seg_n<5>       |    9.779|
sw<5>          |seg_n<6>       |   10.284|
sw<6>          |seg_n<0>       |   10.294|
sw<6>          |seg_n<1>       |    9.865|
sw<6>          |seg_n<2>       |   10.062|
sw<6>          |seg_n<3>       |   10.169|
sw<6>          |seg_n<4>       |    9.674|
sw<6>          |seg_n<5>       |    9.072|
sw<6>          |seg_n<6>       |   10.374|
sw<7>          |seg_n<0>       |    9.769|
sw<7>          |seg_n<1>       |    8.878|
sw<7>          |seg_n<2>       |   10.481|
sw<7>          |seg_n<3>       |    9.704|
sw<7>          |seg_n<4>       |    9.966|
sw<7>          |seg_n<5>       |    9.409|
sw<7>          |seg_n<6>       |    9.642|
---------------+---------------+---------+


Analysis completed Thu Sep 22 12:00:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



