/*

Xilinx Vivado v2017.4 (64-bit) [Major: 2017, Minor: 4]
SW Build: 2086221 on Fri Dec 15 20:55:39 MST 2017
IP Build: 2085800 on Fri Dec 15 22:25:07 MST 2017

Process ID: 9368
License: Customer

Current time: 	Wed Jan 16 19:01:41 CET 2019
Time zone: 	Central European Time (Europe/Berlin)

OS: Windows 8.1
OS Version: 6.3
OS Architecture: amd64
Available processors (cores): 8

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 2
Available disk space: 70 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	C:/Xilinx/Vivado/2017.4/tps/win64/jre
JVM executable location: 	C:/Xilinx/Vivado/2017.4/tps/win64/jre/bin/java.exe

User name: 	jlgheuve
User home directory: C:/Users/jlgheuve
User working directory: C:/Progh/VGA_HD
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2017.4
RDI_DATADIR: C:/Xilinx/Vivado/2017.4/data
RDI_BINDIR: C:/Xilinx/Vivado/2017.4/bin

Vivado preferences file location: C:/Users/jlgheuve/AppData/Roaming/Xilinx/Vivado/2017.4/vivado.xml
Vivado preferences directory: C:/Users/jlgheuve/AppData/Roaming/Xilinx/Vivado/2017.4/
Vivado layouts directory: C:/Users/jlgheuve/AppData/Roaming/Xilinx/Vivado/2017.4/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2017.4/lib/classes/planAhead.jar
Vivado log file location: 	C:/Progh/VGA_HD/vivado.log
Vivado journal file location: 	C:/Progh/VGA_HD/vivado.jou
Engine tmp dir: 	C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210

GUI allocated memory:	262 MB
GUI max memory:		3,052 MB
Engine allocated memory: 692 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Progh\VGA_HD\VGA_HD.xpr. Version: Vivado v2017.4 
// bs (cj):  Open Project : addNotify
// [GUI Memory]: 69 MB (+69854kb) [00:00:07]
// [Engine Memory]: 479 MB (+350673kb) [00:00:07]
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project C:/Progh/VGA_HD/VGA_HD.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 108 MB (+37385kb) [00:00:10]
// [Engine Memory]: 628 MB (+131317kb) [00:00:10]
// [GUI Memory]: 125 MB (+12517kb) [00:00:10]
// [Engine Memory]: 675 MB (+16134kb) [00:00:10]
// Tcl Message: open_project C:/Progh/VGA_HD/VGA_HD.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 692 MB. GUI used memory: 44 MB. Current time: 1/16/19 7:01:41 PM CET
// Tcl Message: open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 894.203 ; gain = 203.484 
// Project name: VGA_HD; location: C:/Progh/VGA_HD; part: xc7a35tcpg236-1
dismissDialog("Open Project"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("CANCEL", "Cancel"); // JButton (h, c)
// 'h' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// bs (cj):  IP Catalog : addNotify
dismissDialog("IP Catalog"); // bs (cj)
// Elapsed time: 10 seconds
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 10, "Block Memory Generator", 0, false); // O (O, cj)
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "rom"); // OverlayTextField (P, cj)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 10, "Block Memory Generator", 0, false); // O (O, cj)
expandTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 10); // O (O, cj)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Block Memory Generator ; AXI4 ; Production ; Included ; xilinx.com:ip:blk_mem_gen:8.4", 10, "Block Memory Generator", 0, false, false, false, false, false, true); // O (O, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
// l (cj):  Customize IP : addNotify
// [Engine Memory]: 838 MB (+135670kb) [00:00:56]
// HMemoryUtils.trashcanNow. Engine heap size: 884 MB. GUI used memory: 46 MB. Current time: 1/16/19 7:02:25 PM CET
// r (cj): Customize IP: addNotify
// [Engine Memory]: 913 MB (+34821kb) [00:00:58]
dismissDialog("Customize IP"); // l (cj)
selectComboBox("Memory Type (Memory_Type)", "Single Port ROM", 3); // y (C, r)
// Elapsed time: 15 seconds
selectCheckBox((HResource) null, "Byte Write Enable", true); // g (l, r): TRUE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
// Elapsed time: 46 seconds
selectComboBox("Enable Port Type (Enable_A)", "Always Enabled", 0); // y (C, r)
// Elapsed time: 22 seconds
setText("Defines the PortA Write Width(DINA)", "14"); // z (bc, r)
setText("Write Depth", "12"); // z (bc, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectCheckBox((HResource) null, "Load Init File", true); // g (l, r): TRUE
// HMemoryUtils.trashcanNow. Engine heap size: 941 MB. GUI used memory: 54 MB. Current time: 1/16/19 7:04:10 PM CET
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
// Elapsed time: 18 seconds
dismissFileChooser();
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
// Elapsed time: 46 seconds
setFileChooser("C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/smly100.coe");
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectButton(PAResourceEtoH.HACGCCoeFileWidget_EDIT, "Edit"); // a (C, r)
selectButton(PAResourceEtoH.HACGCCoeFileDialog_VALIDATE, "Validate"); // a (t)
// HOptionPane Warning: 'Validation Failed: Validation failed for parameter 'Coe File(Coe_File)' with value 'C:\Progh\VGA_HD\VGA_ HD.srcs\sources_1\ip\smly100.coe' for IP 'blk_mem_gen_0'. The Memory Initialization vector can contain between 1 to Write Depth A number of entires.  (Warning)'
// Elapsed time: 11 seconds
selectButton("PAResourceEtoH.HACGCCoeFileDialog_VALIDATION_FAILED_OK", "OK"); // JButton (A, H)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 1); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectCheckBox((HResource) null, "Fill Remaining Memory Locations", true); // g (l, r): TRUE
selectCheckBox((HResource) null, "Fill Remaining Memory Locations", false); // g (l, r): FALSE
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 3); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
// Elapsed time: 18 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
setText("Write Depth", "14"); // z (bc, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
// Elapsed time: 18 seconds
setText("Write Depth", "16"); // z (bc, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
// Elapsed time: 17 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
setText("Defines the PortA Write Width(DINA)", "16"); // z (bc, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
// Elapsed time: 18 seconds
selectButton(PAResourceEtoH.HACGCCoeFileWidget_EDIT, "Edit"); // a (C, r)
selectButton(PAResourceEtoH.HACGCCoeFileDialog_VALIDATE, "Validate"); // a (t)
// HOptionPane Warning: 'Validation Failed: Validation failed for parameter 'Coe File(Coe_File)' with value 'C:\Progh\VGA_HD\VGA_ HD.srcs\sources_1\ip\smly100.coe' for IP 'blk_mem_gen_0'. The Memory Initialization vector can contain between 1 to Write Depth A number of entires.  (Warning)'
selectButton("PAResourceEtoH.HACGCCoeFileDialog_VALIDATION_FAILED_OK", "OK"); // JButton (A, H)
selectButton(PAResourceEtoH.HACGCCoeFileDialog_CLOSE, "Close"); // a (t)
selectCheckBox((HResource) null, "Load Init File", false); // g (l, r): FALSE
selectCheckBox((HResource) null, "Load Init File", true); // g (l, r): TRUE
selectCheckBox((HResource) null, "Load Init File", false); // g (l, r): FALSE
selectCheckBox((HResource) null, "Load Init File", true); // g (l, r): TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
setFileChooser("C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/smly100.coe");
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
setText("Defines the PortA Write Width(DINA)", (String) null); // z (bc, r)
setText("Defines the PortA Write Width(DINA)", "20"); // z (bc, r)
setText("Write Depth", "20", true); // z (bc, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
// Elapsed time: 131 seconds
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
// Elapsed time: 21 seconds
dismissFileChooser();
selectCheckBox((HResource) null, "Load Init File", false); // g (l, r): FALSE
selectCheckBox((HResource) null, "Load Init File", true); // g (l, r): TRUE
selectButton(PAResourceEtoH.HACGCCoeFileWidget_BROWSE, "Browse"); // a (C, r)
setFileChooser("C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/smly100.coe");
selectButton(PAResourceEtoH.HACGCCoeFileWidget_EDIT, "Edit"); // a (C, r)
selectButton(PAResourceEtoH.HACGCCoeFileDialog_HELP, (String) null); // a (t)
// Elapsed time: 148 seconds
selectButton(PAResourceEtoH.HACGCCoeFileDialog_CLOSE, "Close"); // a (t)
// [Engine Memory]: 959 MB (+383kb) [00:12:13]
// Elapsed time: 28 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
setText("Write Depth", "10000"); // z (bc, r)
setText("Defines the PortA Write Width(DINA)", "12"); // z (bc, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bb (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 2); // bb (C, r)
// Elapsed time: 10 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
// TclEventType: CREATE_IP_CORE
dismissDialog("Customize IP"); // r (cj)
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// bs (cj):  Customize IP : addNotify
// Tcl Message: set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {12} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/smly100.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/smly100.coe' provided. It will be converted relative to IP Instance files '../smly100.coe' 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'... 
// TclEventType: FILE_SET_CHANGE
// au (cj): Generate Output Products: addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Customize IP"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 962 MB. GUI used memory: 56 MB. Current time: 1/16/19 7:14:40 PM CET
selectButton("OptionPane.button", "OK"); // JButton (A, H)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (au)
// bs (cj):  Managing Output Products : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'... INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs -jobs 8 blk_mem_gen_0_synth_1 
// Tcl Message: [Wed Jan 16 19:14:48 2019] Launched blk_mem_gen_0_synth_1... Run output will be captured here: C:/Progh/VGA_HD/VGA_HD.runs/blk_mem_gen_0_synth_1/runme.log 
// TclEventType: PROJECT_CHANGE
// Tcl Message: export_simulation -of_objects [get_files c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Progh/VGA_HD/VGA_HD.ip_user_files/sim_scripts -ip_user_files_dir C:/Progh/VGA_HD/VGA_HD.ip_user_files -ipstatic_source_dir C:/Progh/VGA_HD/VGA_HD.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/modelsim} {questa=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/questa} {riviera=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/riviera} {activehdl=C:/Progh/VGA_HD/VGA_HD.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectButton("PAResourceQtoS.SimpleOutputProductDialog_OUT_OF_CONTEXT_MODULE_RUNS_WERE_LAUNCHED_OK", "OK"); // JButton (A, G)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 985 MB. GUI used memory: 64 MB. Current time: 1/16/19 7:17:10 PM CET
// Elapsed time: 134 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), VIDEO : VGA(Behavioral) (vga.vhd)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), Clock : Clk_148 (Clk_148.xci)]", 3, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4, false); // B (D, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4); // B (D, cj)
// x (cj): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (x)
dismissDialog("Show IP Hierarchy"); // x (cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4, false, false, false, false, false, true); // B (D, cj) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cj): Re-customize IP: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (r)
dismissDialog("Re-customize IP"); // r (cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci)]", 4); // B (D, cj)
// x (cj): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // x (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("TOP.vhd", 446, 257); // cd (w, cj)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 49 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cj): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (h, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 51 seconds
setFileChooser("C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/LES5_VGA_square_HD/LES5_VGA_square.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd");
selectButton("FINISH", "Finish"); // JButton (h, c)
// 'h' command handler elapsed time: 60 seconds
dismissDialog("Add Sources"); // c (cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse {{C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/LES5_VGA_square_HD/LES5_VGA_square.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd}} 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("TOP.vhd", 363, 409); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd)]", 1); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), VIDEO : VGA(Behavioral) (vga.vhd)]", 2, false); // B (D, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), VIDEO : VGA(Behavioral) (vga.vhd)]", 2, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), VIDEO : VGA(Behavioral) (vga.vhd)]", 2, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("vga.vhd", 268, 139); // cd (w, cj)
selectCodeEditor("vga.vhd", 28, 177); // cd (w, cj)
typeControlKey((HResource) null, "vga.vhd", 'c'); // cd (w, cj)
selectCodeEditor("vga.vhd", 60, 97); // cd (w, cj)
typeControlKey((HResource) null, "vga.vhd", 'v'); // cd (w, cj)
selectCodeEditor("vga.vhd", 23, 114); // cd (w, cj)
selectCodeEditor("vga.vhd", 36, 112); // cd (w, cj)
selectCodeEditor("vga.vhd", 36, 112, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("vga.vhd", 37, 111); // cd (w, cj)
selectCodeEditor("vga.vhd", 37, 111, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "vga.vhd", 'c'); // cd (w, cj)
selectCodeEditor("vga.vhd", 59, 128); // cd (w, cj)
selectCodeEditor("vga.vhd", 59, 128, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "vga.vhd", 'v'); // cd (w, cj)
selectCodeEditor("vga.vhd", 46, 127); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("vga.vhd", 391, 221); // cd (w, cj)
selectCodeEditor("vga.vhd", 135, 180); // cd (w, cj)
selectCodeEditor("vga.vhd", 316, 293); // cd (w, cj)
selectCodeEditor("vga.vhd", 97, 363); // cd (w, cj)
selectCodeEditor("vga.vhd", 110, 432); // cd (w, cj)
selectCodeEditor("vga.vhd", 110, 299); // cd (w, cj)
selectCodeEditor("vga.vhd", 108, 362); // cd (w, cj)
selectCodeEditor("vga.vhd", 67, 422); // cd (w, cj)
selectCodeEditor("vga.vhd", 45, 426); // cd (w, cj)
selectCodeEditor("vga.vhd", 300, 182); // cd (w, cj)
// Elapsed time: 35 seconds
selectCodeEditor("vga.vhd", 399, 274); // cd (w, cj)
selectCodeEditor("vga.vhd", 229, 111); // cd (w, cj)
selectCodeEditor("vga.vhd", 110, 96); // cd (w, cj)
selectCodeEditor("vga.vhd", 110, 96, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("vga.vhd", 56, 436); // cd (w, cj)
// Elapsed time: 34 seconds
selectCodeEditor("vga.vhd", 107, 297); // cd (w, cj)
selectCodeEditor("vga.vhd", 251, 336); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 68, 442); // cd (w, cj)
selectCodeEditor("TOP.vhd", 183, 363); // cd (w, cj)
// Elapsed time: 30 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectCodeEditor("vga.vhd", 240, 316); // cd (w, cj)
typeControlKey((HResource) null, "vga.vhd", 'c'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 172, 170); // cd (w, cj)
selectCodeEditor("TOP.vhd", 318, 251); // cd (w, cj)
selectCodeEditor("TOP.vhd", 316, 248); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 334, 306); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("TOP.vhd", 272, 314); // cd (w, cj)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("TOP.vhd", 407, 418); // cd (w, cj)
// [GUI Memory]: 133 MB (+1587kb) [00:22:12]
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 169, 379); // cd (w, cj)
selectCodeEditor("TOP.vhd", 124, 176); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectCodeEditor("vga.vhd", 108, 313); // cd (w, cj)
selectCodeEditor("vga.vhd", 34, 402); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [GUI Memory]: 140 MB (+61kb) [00:22:38]
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("TOP.vhd", 401, 316); // cd (w, cj)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Sprite(Behavioral) (Sprite.vhd)]", 6, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Sprite(Behavioral) (Sprite.vhd)]", 6, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Sprite(Behavioral) (Sprite.vhd)]", 6, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("Sprite.vhd", 29, 209); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("Sprite.vhd", 598, 398); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 75, 328); // cd (w, cj)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("Sprite.vhd", 380, 317); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 420, 308); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 381, 313); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 90, 334); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 54, 360); // cd (w, cj)
selectCodeEditor("TOP.vhd", 165, 315); // cd (w, cj)
// Elapsed time: 14 seconds
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 23, 350); // cd (w, cj)
selectCodeEditor("TOP.vhd", 22, 350, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("TOP.vhd", 74, 384); // cd (w, cj)
selectCodeEditor("TOP.vhd", 235, 396); // cd (w, cj)
selectCodeEditor("TOP.vhd", 339, 143); // cd (w, cj)
selectCodeEditor("TOP.vhd", 383, 297); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 331, 296); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 116, 311); // cd (w, cj)
selectCodeEditor("TOP.vhd", 198, 318); // cd (w, cj)
selectCodeEditor("TOP.vhd", 210, 313); // cd (w, cj)
selectCodeEditor("TOP.vhd", 345, 331); // cd (w, cj)
selectCodeEditor("TOP.vhd", 292, 378); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 206, 459); // cd (w, cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("TOP.vhd", 63, 367); // cd (w, cj)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("TOP.vhd", 63, 367, false, false, false, false, true); // cd (w, cj) - Double Click
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectCodeEditor("TOP.vhd", 105, 391); // cd (w, cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("TOP.vhd", 93, 210); // cd (w, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("TOP.vhd", 64, 397); // cd (w, cj)
selectCodeEditor("TOP.vhd", 62, 365); // cd (w, cj)
selectCodeEditor("TOP.vhd", 62, 365, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("TOP.vhd", 73, 364); // cd (w, cj)
selectCodeEditor("TOP.vhd", 222, 388); // cd (w, cj)
selectCodeEditor("TOP.vhd", 322, 449); // cd (w, cj)
selectCodeEditor("TOP.vhd", 433, 414); // cd (w, cj)
selectCodeEditor("TOP.vhd", 433, 473); // cd (w, cj)
// Elapsed time: 13 seconds
selectCodeEditor("TOP.vhd", 355, 218); // cd (w, cj)
selectCodeEditor("TOP.vhd", 110, 315); // cd (w, cj)
selectCodeEditor("TOP.vhd", 31, 129); // cd (w, cj)
selectCodeEditor("TOP.vhd", 80, 194); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 296, 333); // cd (w, cj)
selectCodeEditor("TOP.vhd", 167, 296); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 101, 331); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("TOP.vhd", 276, 421); // cd (w, cj)
selectCodeEditor("TOP.vhd", 209, 457); // cd (w, cj)
selectCodeEditor("TOP.vhd", 28, 337); // cd (w, cj)
selectCodeEditor("TOP.vhd", 111, 351); // cd (w, cj)
selectCodeEditor("TOP.vhd", 384, 400); // cd (w, cj)
selectCodeEditor("TOP.vhd", 252, 424); // cd (w, cj)
selectCodeEditor("TOP.vhd", 322, 442); // cd (w, cj)
selectCodeEditor("TOP.vhd", 82, 385); // cd (w, cj)
selectCodeEditor("TOP.vhd", 305, 459); // cd (w, cj)
selectCodeEditor("TOP.vhd", 298, 437); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("TOP.vhd", 20, 447); // cd (w, cj)
selectCodeEditor("TOP.vhd", 20, 447, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("TOP.vhd", 41, 451); // cd (w, cj)
selectCodeEditor("TOP.vhd", 95, 453); // cd (w, cj)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectCodeEditor("vga.vhd", 343, 286); // cd (w, cj)
selectCodeEditor("vga.vhd", 339, 368); // cd (w, cj)
// Elapsed time: 28 seconds
selectCodeEditor("vga.vhd", 273, 365); // cd (w, cj)
selectCodeEditor("vga.vhd", 330, 365); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("vga.vhd", 387, 424); // cd (w, cj)
selectCodeEditor("vga.vhd", 315, 399); // cd (w, cj)
selectCodeEditor("vga.vhd", 368, 385); // cd (w, cj)
selectCodeEditor("vga.vhd", 496, 442); // cd (w, cj)
selectCodeEditor("vga.vhd", 385, 384); // cd (w, cj)
selectCodeEditor("vga.vhd", 247, 443); // cd (w, cj)
typeControlKey((HResource) null, "vga.vhd", 'c'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 128, 202); // cd (w, cj)
selectCodeEditor("TOP.vhd", 266, 162); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 303, 226); // cd (w, cj)
selectCodeEditor("TOP.vhd", 244, 228); // cd (w, cj)
selectCodeEditor("TOP.vhd", 388, 310); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 316, 355); // cd (w, cj)
selectCodeEditor("TOP.vhd", 443, 262); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 353, 109); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 554, 272); // cd (w, cj)
// Elapsed time: 17 seconds
selectCodeEditor("TOP.vhd", 313, 402); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 348, 78); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 216, 365); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 2, 333); // cd (w, cj)
selectCodeEditor("TOP.vhd", 140, 333); // cd (w, cj)
selectCodeEditor("TOP.vhd", 140, 333, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("TOP.vhd", 79, 333); // cd (w, cj)
selectCodeEditor("TOP.vhd", 232, 375); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("TOP.vhd", 62, 380); // cd (w, cj)
selectCodeEditor("TOP.vhd", 223, 366); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 69, 127); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 54, 371); // cd (w, cj)
selectCodeEditor("TOP.vhd", 65, 352); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 112, 347); // cd (w, cj)
selectCodeEditor("TOP.vhd", 333, 441); // cd (w, cj)
selectCodeEditor("TOP.vhd", 311, 403); // cd (w, cj)
selectCodeEditor("TOP.vhd", 389, 377); // cd (w, cj)
selectCodeEditor("TOP.vhd", 313, 395); // cd (w, cj)
selectCodeEditor("TOP.vhd", 436, 331); // cd (w, cj)
selectCodeEditor("TOP.vhd", 221, 440); // cd (w, cj)
selectCodeEditor("TOP.vhd", 8, 464); // cd (w, cj)
selectCodeEditor("TOP.vhd", 170, 471); // cd (w, cj)
selectCodeEditor("TOP.vhd", 146, 436); // cd (w, cj)
selectCodeEditor("TOP.vhd", 163, 440); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("TOP.vhd", 68, 334); // cd (w, cj)
selectCodeEditor("TOP.vhd", 68, 334, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 166, 434); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 125, 334); // cd (w, cj)
selectCodeEditor("TOP.vhd", 125, 334, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 222, 435); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 72, 314); // cd (w, cj)
selectCodeEditor("TOP.vhd", 72, 314, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 268, 433); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 74, 250); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 77, 347); // cd (w, cj)
selectCodeEditor("TOP.vhd", 90, 349); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 324, 432); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 314, 434); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 151, 161); // cd (w, cj)
selectCodeEditor("TOP.vhd", 151, 161, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 394, 431); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 511, 435); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("vga.vhd", 651, 293); // cd (w, cj)
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B (f, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("vga.vhd", 691, 221); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("TOP.vhd", 483, 218); // cd (w, cj)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
// [GUI Memory]: 147 MB (+103kb) [00:32:54]
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("vga.vhd", 120, 293); // cd (w, cj)
// Elapsed time: 11 seconds
typeControlKey((HResource) null, "vga.vhd", 'c'); // cd (w, cj)
typeControlKey((HResource) null, "vga.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "vga.vhd", 'v'); // cd (w, cj)
selectCodeEditor("vga.vhd", 255, 313); // cd (w, cj)
selectCodeEditor("vga.vhd", 257, 201); // cd (w, cj)
selectCodeEditor("vga.vhd", 126, 196); // cd (w, cj)
selectCodeEditor("vga.vhd", 280, 202); // cd (w, cj)
selectCodeEditor("vga.vhd", 267, 214); // cd (w, cj)
selectCodeEditor("vga.vhd", 279, 225); // cd (w, cj)
selectCodeEditor("vga.vhd", 138, 162); // cd (w, cj)
selectCodeEditor("vga.vhd", 131, 163); // cd (w, cj)
selectCodeEditor("vga.vhd", 118, 346); // cd (w, cj)
selectCodeEditor("vga.vhd", 290, 442); // cd (w, cj)
selectCodeEditor("vga.vhd", 287, 384); // cd (w, cj)
selectCodeEditor("vga.vhd", 199, 380); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 361, 343); // cd (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), Sprt : xil_defaultlib.Sprite]", 5, false); // B (D, cj)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), Sprt : xil_defaultlib.Sprite]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), Sprt : xil_defaultlib.Sprite]", 5, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), Sprt : xil_defaultlib.Sprite]", 5, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("TOP.vhd", 386, 210); // cd (w, cj)
selectCodeEditor("TOP.vhd", 72, 431); // cd (w, cj)
selectCodeEditor("TOP.vhd", 72, 431, false, false, false, false, true); // cd (w, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd), Sprt : xil_defaultlib.Sprite]", 5, false); // B (D, cj)
selectCodeEditor("TOP.vhd", 442, 213); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4, false, true); // k (j, cj) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4, false, true); // k (j, cj) - Double Click
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // R (Q, cj)
selectCodeEditor("Sprite.vhd", 399, 368); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 372, 266); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectCodeEditor("Sprite.vhd", 444, 222); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 58, 247); // cd (w, cj)
// Elapsed time: 14 seconds
selectCodeEditor("Sprite.vhd", 364, 314); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 179, 329); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 394, 417); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectCodeEditor("Sprite.vhd", 391, 332); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 119, 327); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 97, 280); // cd (w, cj)
// Elapsed time: 11 seconds
selectCodeEditor("Sprite.vhd", 171, 265); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 229, 299); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 190, 282); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 190, 282, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 228, 266); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 323, 333); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 166, 335); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 218, 331); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 210, 332); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 108, 329); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 402, 358); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 98, 330); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 262, 333); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 118, 352); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 250, 386); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 117, 330); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 124, 333); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 214, 330); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 213, 334); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 479, 432); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 214, 350); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 215, 344); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 231, 349); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 219, 365); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 216, 365); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 306, 417); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Sprite.vhd", 305, 119); // cd (w, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// x (cj): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (x)
// bs (cj):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // x (cj)
// TclEventType: ELABORATE_START
// [Engine Memory]: 1,034 MB (+28074kb) [00:39:00]
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: TOP 
// HMemoryUtils.trashcanNow. Engine heap size: 1,055 MB. GUI used memory: 73 MB. Current time: 1/16/19 7:40:30 PM CET
// [Engine Memory]: 1,111 MB (+26641kb) [00:39:05]
// [Engine Memory]: 1,272 MB (+110214kb) [00:39:10]
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,272 MB. GUI used memory: 73 MB. Current time: 1/16/19 7:40:42 PM CET
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.918 ; gain = 112.504 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Sprite' (2#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:41] INFO: [Synth 8-256] done synthesizing module 'TOP' (3#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:41] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.613 ; gain = 152.199 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.613 ; gain = 152.199 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.dcp' for cell 'Clock' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] 
// Tcl Message: Finished Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1461.563 ; gain = 298.148 
// Tcl Message: 19 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1461.563 ; gain = 299.133 
// 'dO' command handler elapsed time: 18 seconds
// M (cj): Critical Messages: addNotify
// Elapsed time: 17 seconds
dismissDialog("Open Elaborated Design"); // bs (cj)
// [Engine Memory]: 1,338 MB (+3084kb) [00:39:20]
// Elapsed time: 14 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cj)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aF (Q, cj)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 8); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cnts.xdc]", 10, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, cnts.xdc]", 10, false, false, false, false, false, true); // B (D, cj) - Double Click
selectCodeEditor("cnts.xdc", 759, 422); // cd (w, cj)
selectCodeEditor("cnts.xdc", 213, 278); // cd (w, cj)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectCodeEditor("cnts.xdc", 505, 102); // cd (w, cj)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,338 MB. GUI used memory: 96 MB. Current time: 1/16/19 7:41:38 PM CET
// Engine heap size: 1,338 MB. GUI used memory: 97 MB. Current time: 1/16/19 7:41:38 PM CET
// Tcl Message: refresh_design 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,338 MB. GUI used memory: 78 MB. Current time: 1/16/19 7:41:39 PM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] 
// Tcl Message: Finished Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.414 ; gain = 0.000 
// M (cj): Critical Messages: addNotify
dismissDialog("Reloading"); // bs (cj)
// Elapsed time: 25 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cj)
selectCodeEditor("cnts.xdc", 313, 344); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("cnts.xdc", 263, 267); // cd (w, cj)
selectCodeEditor("cnts.xdc", 338, 204); // cd (w, cj)
typeControlKey(null, null, 'z');
selectCodeEditor("cnts.xdc", 357, 201); // cd (w, cj)
selectCodeEditor("cnts.xdc", 341, 196); // cd (w, cj)
selectCodeEditor("cnts.xdc", 322, 148); // cd (w, cj)
selectCodeEditor("cnts.xdc", 352, 92); // cd (w, cj)
selectCodeEditor("cnts.xdc", 343, 47); // cd (w, cj)
selectCodeEditor("cnts.xdc", 82, 63); // cd (w, cj)
selectCodeEditor("cnts.xdc", 29, 95); // cd (w, cj)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: DESIGN_REFRESH
// [GUI Memory]: 155 MB (+6kb) [00:41:29]
// Engine heap size: 1,338 MB. GUI used memory: 83 MB. Current time: 1/16/19 7:42:58 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 1,338 MB. GUI used memory: 82 MB. Current time: 1/16/19 7:42:58 PM CET
// Tcl Message: refresh_design 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,338 MB. GUI used memory: 79 MB. Current time: 1/16/19 7:43:00 PM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Finished Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.414 ; gain = 0.000 
dismissDialog("Reloading"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_IO_PORTS_IN_THIS_SCHEMATIC, "18 I/O Ports"); // h (f, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 0, "default (LVCMOS18)", 9); // t (O, cj)
editTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "default (LVCMOS18)", 0, "I/O Std", 9); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[1] ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 1, "default (LVCMOS18)", 9); // t (O, cj)
editTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "default (LVCMOS18)", 1, "I/O Std", 9); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 0, "default (LVCMOS18)", 9, false, true, false, false, false); // t (O, cj) - Control Key
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 0, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {red[3]}]] 
// Elapsed time: 12 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 0, "LVCMOS33", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {red[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[1] ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 1, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {Backcolor[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[1] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 3, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {red[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 4, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {green[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 5, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[2] ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 7, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {Backcolor[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[2] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 8, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {green[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[2] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 9, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[1] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 10, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {green[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[1] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 11, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[2] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 12, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {red[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 13, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {green[0]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 14, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {Backcolor[0]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 16, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {blue[0]}]] 
// [GUI Memory]: 163 MB (+585kb) [00:42:41]
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 17, "default (LVCMOS18)", 9); // t (O, cj)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS33 [get_ports [list {red[0]}]] 
// Elapsed time: 11 seconds
selectTableHeader(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Name", 0); // t (O, cj)
// Elapsed time: 14 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {Backcolor[0]} R2 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[1] ; IN ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 1, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {Backcolor[1]} T1 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[2] ; IN ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 2, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {Backcolor[2]} U1 
// [GUI Memory]: 171 MB (+94kb) [00:43:29]
// Elapsed time: 34 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 3, "OUT", 1); // t (O, cj)
// Elapsed time: 10 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 3, "OUT", 1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 3, "OUT", 1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 3, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {blue[0]} N18 
// Elapsed time: 19 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[1] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 4, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {blue[1]} L18 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[2] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 5, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {blue[2]} K18 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "blue[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 6, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {blue[3]} J18 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 8, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {green[0]} J17 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[1] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 9, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {green[1]} H17 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[2] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 10, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {green[2]} G17 
// Elapsed time: 10 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 11, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {green[3]} D17 
// Elapsed time: 15 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[0] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 13, (String) null, 6); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {red[0]} G19 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[1] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 14, (String) null, -1); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {red[1]} H19 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[2] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 15, (String) null, -1); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {red[2]} J19 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[3] ; OUT ;  ;  ;  ;  ;  ;  ;  ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 16, (String) null, -1); // t (O, cj)
// TclEventType: LOC_CONSTRAINT_ADD
// Tcl Message: place_ports {red[3]} N19 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "vsync ; OUT ;  ;  ;  ;  ; R19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 17, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "vsync ; OUT ;  ;  ;  ;  ; R19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 17, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "vsync ; OUT ;  ;  ;  ;  ; R19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 17, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[3] ; OUT ;  ;  ;  ;  ; N19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 16, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[2] ; OUT ;  ;  ;  ;  ; J19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 15, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[1] ; OUT ;  ;  ;  ;  ; H19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 14, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "red[0] ; OUT ;  ;  ;  ;  ; G19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 13, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "hsync ; OUT ;  ;  ;  ;  ; P19 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 12, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[3] ; OUT ;  ;  ;  ;  ; D17 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 11, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "green[2] ; OUT ;  ;  ;  ;  ; G17 ; true ; 14 ; LVCMOS33 ; 3.3 ;  ; 12 ; SLOW ; NONE ; FP_VTT_50 ;  ; N/A", 10, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[1] ; IN ;  ;  ;  ;  ; T1 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 1, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "Backcolor[0] ; IN ;  ;  ;  ;  ; R2 ; true ; 34 ; LVCMOS33 ; 3.3 ;  ;  ;  ; NONE ; NONE ;  ; N/A", 0, (String) null, -1); // t (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
// bs (cj):  Save Constraints : addNotify
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints 
dismissDialog("Save Constraints"); // bs (cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cj): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 4 seconds
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// Tcl Message: [Wed Jan 16 19:47:42 2019] Launched synth_1... Run output will be captured here: C:/Progh/VGA_HD/VGA_HD.runs/synth_1/runme.log [Wed Jan 16 19:47:42 2019] Launched impl_1... Run output will be captured here: C:/Progh/VGA_HD/VGA_HD.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// [GUI Memory]: 183 MB (+3184kb) [00:46:23]
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,338 MB. GUI used memory: 112 MB. Current time: 1/16/19 8:13:01 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 1,341 MB. GUI used memory: 136 MB. Current time: 1/16/19 8:43:00 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 1,341 MB. GUI used memory: 109 MB. Current time: 1/16/19 9:13:01 PM CET
// Elapsed time: 6912 seconds
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a (N, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bs (cj):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// HMemoryUtils.trashcanNow. Engine heap size: 1,345 MB. GUI used memory: 109 MB. Current time: 1/16/19 9:42:56 PM CET
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
dismissDialog("Open Hardware Manager"); // bs (cj)
// Elapsed time: 23 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // h (cZ, cj)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ac (ai, cj)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bs (cj):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2017.4   **** Build date : Dec 15 2017-21:08:27     ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28281A 
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 4000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,894 MB. GUI used memory: 113 MB. Current time: 1/16/19 9:43:28 PM CET
// [Engine Memory]: 1,894 MB (+512692kb) [02:41:59]
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Progh/VGA_HD/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Auto Connect"); // bs (cj)
// Elapsed time: 87 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bA (cj)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Progh/VGA_HD/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// [GUI Memory]: 192 MB (+147kb) [02:44:25]
// Elapsed time: 57 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0, true); // u (O, cj) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_PROJECT_MANAGER
// [GUI Memory]: 204 MB (+2713kb) [02:44:32]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci), blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd)]", 6, true); // B (D, cj) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci), blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd)]", 6); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci), blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd), U0 : blk_mem_gen_v8_4_1(xilinx)]", 7, false); // B (D, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci), blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd), U0 : blk_mem_gen_v8_4_1(xilinx)]", 7, false, false, false, false, false, true); // B (D, cj) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci), blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd)]", 6, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, blk_mem_gen_0 (blk_mem_gen_0.xci), blk_mem_gen_0(blk_mem_gen_0_arch) (blk_mem_gen_0.vhd)]", 6, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
// Elapsed time: 13 seconds
selectCodeEditor("blk_mem_gen_0.vhd", 317, 220); // D (w, cj)
selectCodeEditor("blk_mem_gen_0.vhd", 131, 251); // D (w, cj)
typeControlKey((HResource) null, "blk_mem_gen_0.vhd", 'c'); // D (w, cj)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd)]", 1, true); // B (D, cj) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP(Behavioral) (TOP.vhd)]", 1, true, false, false, false, false, true); // B (D, cj) - Double Click - Node
selectCodeEditor("TOP.vhd", 387, 217); // cd (w, cj)
selectCodeEditor("TOP.vhd", 117, 283); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 28, 316); // cd (w, cj)
selectCodeEditor("TOP.vhd", 28, 316, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("TOP.vhd", 28, 315); // cd (w, cj)
selectCodeEditor("TOP.vhd", 28, 315, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 91, 420); // cd (w, cj)
selectCodeEditor("TOP.vhd", 91, 420, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 204, 427); // cd (w, cj)
selectCodeEditor("TOP.vhd", 463, 433); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 123, 186); // cd (w, cj)
selectCodeEditor("TOP.vhd", 122, 186, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 52, 457); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 163, 398); // cd (w, cj)
selectCodeEditor("TOP.vhd", 163, 398, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 216, 446); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
// Elapsed time: 57 seconds
selectCodeEditor("TOP.vhd", 310, 333); // cd (w, cj)
// Elapsed time: 21 seconds
selectCodeEditor("TOP.vhd", 310, 326); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 136, 350); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 251, 348); // cd (w, cj)
selectCodeEditor("TOP.vhd", 337, 479); // cd (w, cj)
selectCodeEditor("TOP.vhd", 273, 463); // cd (w, cj)
selectCodeEditor("TOP.vhd", 260, 457); // cd (w, cj)
selectCodeEditor("TOP.vhd", 266, 449); // cd (w, cj)
selectCodeEditor("TOP.vhd", 77, 354); // cd (w, cj)
selectCodeEditor("TOP.vhd", 77, 354, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 248, 453); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 340, 351); // cd (w, cj)
// Elapsed time: 20 seconds
selectCodeEditor("TOP.vhd", 140, 213); // cd (w, cj)
selectCodeEditor("TOP.vhd", 109, 211); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 97, 366); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 91, 365); // cd (w, cj)
selectCodeEditor("TOP.vhd", 318, 366); // cd (w, cj)
selectCodeEditor("TOP.vhd", 79, 370); // cd (w, cj)
selectCodeEditor("TOP.vhd", 302, 438); // cd (w, cj)
selectCodeEditor("TOP.vhd", 324, 438); // cd (w, cj)
selectCodeEditor("TOP.vhd", 518, 312); // cd (w, cj)
selectCodeEditor("TOP.vhd", 322, 330); // cd (w, cj)
selectCodeEditor("TOP.vhd", 324, 355); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 294, 232); // cd (w, cj)
selectCodeEditor("TOP.vhd", 386, 230); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 106, 248); // cd (w, cj)
selectCodeEditor("TOP.vhd", 149, 247); // cd (w, cj)
selectCodeEditor("TOP.vhd", 151, 264); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("TOP.vhd", 270, 314); // cd (w, cj)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis]", 3); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true, false, false, false, false, true); // u (O, cj) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true, false, false, false, false, true); // u (O, cj) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, cj) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// HMemoryUtils.trashcanNow. Engine heap size: 1,928 MB. GUI used memory: 112 MB. Current time: 1/16/19 9:50:31 PM CET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2075.887 ; gain = 23.367 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-2029] formal douta has no actual or default value [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:84] 
// Tcl Message: INFO: [Synth 8-994] douta is declared here [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:64] INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:41] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2108.305 ; gain = 55.785 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2108.383 ; gain = 55.863 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// M (cj): Critical Messages: addNotify
dismissDialog("Reloading"); // bs (cj)
// Elapsed time: 79 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 519, 178); // cd (w, cj)
selectCodeEditor("TOP.vhd", 445, 391); // cd (w, cj)
selectCodeEditor("TOP.vhd", 448, 386); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 73, 282); // cd (w, cj)
selectCodeEditor("TOP.vhd", 73, 282, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 489, 383); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 2); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: refresh_design 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.785 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-3493] module 'sprite' declared at 'C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:32' does not have matching formal port for component port 'addra' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:84] ERROR: [Synth 8-3493] module 'sprite' declared at 'C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:32' does not have matching formal port for component port 'douta' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:84] 
// Tcl Message: INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_0' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:85] 
// Tcl Message: ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:41] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2133.496 ; gain = 4.711 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2133.574 ; gain = 7.754 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// [Engine Memory]: 1,995 MB (+6339kb) [02:51:24]
// M (cj): Critical Messages: addNotify
// Elapsed time: 15 seconds
dismissDialog("Reloading"); // bs (cj)
// HMemoryUtils.trashcanNow. Engine heap size: 1,995 MB. GUI used memory: 113 MB. Current time: 1/16/19 9:52:56 PM CET
// Elapsed time: 380 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// WARNING: HTimer (HSTRUtils Dump STR Log Timer) is taking too long to process. Increasing delay to 5000 ms.
// TclEventType: HW_TARGET_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,002 MB. GUI used memory: 113 MB. Current time: 1/17/19 12:59:21 AM CET
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A28281A 
// TclEventType: HW_SERVER_UPDATE
// n (cj): Close Hardware Target: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 2,002 MB. GUI used memory: 112 MB. Current time: 1/17/19 8:52:35 AM CET
// Elapsed time: 39235 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cj)
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// [GUI Memory]: 218 MB (+3593kb) [13:52:02]
// Elapsed time: 10 seconds
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, false); // g (aQ, cj): FALSE
selectCheckBox(PAResourceItoN.MsgView_ERROR_MESSAGES, (String) null, true); // g (aQ, cj): TRUE
selectCheckBox(PAResourceItoN.MsgView_WARNING_MESSAGES, (String) null, false); // g (aQ, cj): FALSE
selectCheckBox(PAResourceItoN.MsgView_INFORMATION_MESSAGES, (String) null, false); // g (aQ, cj): FALSE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 528, 307); // cd (w, cj)
// Elapsed time: 23 seconds
selectCodeEditor("TOP.vhd", 475, 386); // cd (w, cj)
selectCodeEditor("TOP.vhd", 483, 386); // cd (w, cj)
// Elapsed time: 12 seconds
selectCodeEditor("TOP.vhd", 109, 179); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("TOP.vhd", 470, 386); // cd (w, cj)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
selectCodeEditor("TOP.vhd", 386, 202); // cd (w, cj)
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectCodeEditor("Sprite.vhd", 365, 264); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 373, 264); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 372, 268); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, cj)
// TclEventType: DG_GRAPH_GENERATED
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2142.105 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Sprite' (2#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:43] INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_0' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:85] INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:14] 
// Tcl Message: ERROR: [Synth 8-549] port width mismatch for port 'addra': port width = 14, actual width = 12 [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:85] ERROR: [Synth 8-549] port width mismatch for port 'douta': port width = 12, actual width = 14 [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:85] ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:41] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2142.105 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2142.105 ; gain = 1.367 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// M (cj): Critical Messages: addNotify
// Elapsed time: 17 seconds
dismissDialog("Reloading"); // bs (cj)
// Elapsed time: 48 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
// Elapsed time: 27 seconds
selectCodeEditor("TOP.vhd", 539, 313); // cd (w, cj)
selectCodeEditor("TOP.vhd", 301, 185); // cd (w, cj)
// Elapsed time: 26 seconds
selectCodeEditor("TOP.vhd", 102, 145); // cd (w, cj)
// Elapsed time: 65 seconds
selectCodeEditor("TOP.vhd", 495, 288); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectCodeEditor("Sprite.vhd", 74, 292); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 447, 360); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP.vhd", 2); // k (j, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("TOP.vhd", 456, 119); // cd (w, cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 18 seconds
selectCodeEditor("TOP.vhd", 301, 169); // cd (w, cj)
selectCodeEditor("TOP.vhd", 107, 127); // cd (w, cj)
// Elapsed time: 26 seconds
selectCodeEditor("TOP.vhd", 71, 329); // cd (w, cj)
selectCodeEditor("TOP.vhd", 272, 394); // cd (w, cj)
selectCodeEditor("TOP.vhd", 272, 394, false, false, false, false, true); // cd (w, cj) - Double Click
selectCodeEditor("TOP.vhd", 518, 384); // cd (w, cj)
selectCodeEditor("TOP.vhd", 518, 384, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'c'); // cd (w, cj)
selectCodeEditor("TOP.vhd", 313, 399); // cd (w, cj)
selectCodeEditor("TOP.vhd", 307, 399); // cd (w, cj)
selectCodeEditor("TOP.vhd", 307, 399, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "TOP.vhd", 'v'); // cd (w, cj)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// TclEventType: DG_ANALYSIS_MSG_RESET
// Tcl Message: refresh_design 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2145.602 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,006 MB. GUI used memory: 97 MB. Current time: 1/17/19 9:00:38 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,006 MB. GUI used memory: 96 MB. Current time: 1/17/19 9:00:38 AM CET
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Sprite' (2#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:43] INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_0' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:85] INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:14] INFO: [Synth 8-256] done synthesizing module 'TOP' (3#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:41] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.602 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.602 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.dcp' for cell 'Clock' INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ROM' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,006 MB. GUI used memory: 86 MB. Current time: 1/17/19 9:00:40 AM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Finished Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 2159.688 ; gain = 14.621 
// Elapsed time: 24 seconds
dismissDialog("Reloading"); // bs (cj)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 35 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (4)", 9); // k (j, cj)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectCodeEditor("Sprite.vhd", 70, 367); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 47, 352); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 53, 359); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 19, 242); // cd (w, cj)
// Elapsed time: 56 seconds
selectCodeEditor("Sprite.vhd", 96, 281); // cd (w, cj)
// Elapsed time: 54 seconds
selectCodeEditor("Sprite.vhd", 265, 296); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 267, 252); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 219, 310); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 270, 459); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 154, 246); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 190, 431); // cd (w, cj)
// Elapsed time: 49 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "vga.vhd", 3); // k (j, cj)
selectCodeEditor("vga.vhd", 179, 356); // cd (w, cj)
selectCodeEditor("vga.vhd", 186, 353); // cd (w, cj)
selectCodeEditor("vga.vhd", 188, 349, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "vga.vhd", 'c'); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 4); // k (j, cj)
selectCodeEditor("Sprite.vhd", 205, 268); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 0, 283); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 179, 330); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 520, 340); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 155, 421); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 90, 427); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 200, 434); // cd (w, cj)
// Elapsed time: 10 seconds
selectCodeEditor("Sprite.vhd", 556, 346); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 265, 229); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 105, 371); // cd (w, cj)
// Elapsed time: 43 seconds
selectCodeEditor("Sprite.vhd", 251, 451); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 195, 385); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 278, 435); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 161, 428); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 169, 425); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 186, 195); // cd (w, cj)
// Elapsed time: 16 seconds
selectCodeEditor("Sprite.vhd", 58, 366); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 58, 366, false, false, false, false, true); // cd (w, cj) - Double Click
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 183, 247); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
// Elapsed time: 16 seconds
selectCodeEditor("Sprite.vhd", 262, 249); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 270, 254); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'c'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 192, 265); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 196, 282); // cd (w, cj)
typeControlKey((HResource) null, "Sprite.vhd", 'v'); // cd (w, cj)
selectCodeEditor("Sprite.vhd", 183, 265); // cd (w, cj)
// Elapsed time: 13 seconds
selectCodeEditor("Sprite.vhd", 725, 347); // cd (w, cj)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cZ, cj)
// bs (cj):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.688 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,011 MB. GUI used memory: 92 MB. Current time: 1/17/19 9:08:03 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 90 MB. Current time: 1/17/19 9:08:03 AM CET
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'Sprite' (2#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:47] INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_0' [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:85] INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Progh/VGA_HD/.Xil/Vivado-9368-NB170210/realtime/blk_mem_gen_0_stub.vhdl:14] INFO: [Synth 8-256] done synthesizing module 'TOP' (3#1) [C:/Progh/VGA_HD/VGA_HD.srcs/sources_1/new/TOP.vhd:41] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.688 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.688 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.dcp' for cell 'Clock' INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ROM' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 89 MB. Current time: 1/17/19 9:08:04 AM CET
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2017.4 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst' Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' Finished Parsing XDC File [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Finished Parsing XDC File [C:/Progh/VGA_HD/VGA_HD.srcs/constrs_1/new/cnts.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2190.488 ; gain = 30.801 
// Elapsed time: 21 seconds
dismissDialog("Reloading"); // bs (cj)
selectCodeEditor("Sprite.vhd", 507, 118); // cd (w, cj)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, cj)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, cj)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// x (cj): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (x)
// bs (cj):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // x (cj)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cj): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 3 seconds
// TclEventType: FILESET_TARGET_UCF_CHANGE
dismissDialog("Launch Runs"); // f (cj)
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 8 
// TclEventType: RUN_LAUNCH
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// bs (cj):  Generate Bitstream : addNotify
// TclEventType: RUN_MODIFY
// Tcl Message: [Thu Jan 17 09:08:18 2019] Launched synth_1... Run output will be captured here: C:/Progh/VGA_HD/VGA_HD.runs/synth_1/runme.log [Thu Jan 17 09:08:18 2019] Launched impl_1... Run output will be captured here: C:/Progh/VGA_HD/VGA_HD.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bs (cj)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cj): Bitstream Generation Completed: addNotify
// Elapsed time: 155 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
dismissDialog("Bitstream Generation Completed"); // ah (cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_SERVER_UPDATE
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Elapsed time: 35 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cZ, cj)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bA (cj): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bA)
// bs (cj):  Program Device : addNotify
dismissDialog("Program Device"); // bA (cj)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0_1] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Progh/VGA_HD/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0_1] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0_1] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0_1] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 3 seconds
dismissDialog("Program Device"); // bs (cj)
// Elapsed time: 64 seconds
selectCodeEditor("TOP.vhd", 1052, 384); // cd (w, cj)
selectCodeEditor("TOP.vhd", 710, 278); // cd (w, cj)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Sprite.vhd", 2); // k (j, cj)
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: HW_TARGET_NEEDS_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// Tcl Message: ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A38948A 
// n (cj): Close Hardware Target: addNotify
// TclEventType: HW_SERVER_UPDATE
// Elapsed time: 281 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (n)
dismissDialog("Close Hardware Target"); // n (cj)
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 112 MB. Current time: 1/17/19 9:38:08 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 10:08:08 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 112 MB. Current time: 1/17/19 10:38:08 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 11:08:08 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 11:38:09 AM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 112 MB. Current time: 1/17/19 12:08:09 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 12:38:09 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 1:08:09 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 1:38:10 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 2:08:10 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 2:38:10 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 112 MB. Current time: 1/17/19 3:08:10 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 3:38:11 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 4:08:11 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 110 MB. Current time: 1/17/19 7:37:33 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 111 MB. Current time: 1/17/19 8:07:33 PM CET
// HMemoryUtils.trashcanNow. Engine heap size: 2,011 MB. GUI used memory: 110 MB. Current time: 1/17/19 8:37:33 PM CET
