$date
	Tue Jun 25 15:56:43 2024
$end

$version
	Synopsys VCS version V-2023.12-SP1-1_Full64
$end

$timescale
	100us
$end

$comment Csum: 1 60223fda365c642f $end


$scope module $unit $end
$upscope $end


$scope module tb_PCaddr $end
$var reg 1 ! tb_clk $end
$var reg 6 " tb_cuOP [5:0] $end
$var reg 1 # tb_iready $end
$var reg 1 $ tb_nRST $end
$var reg 1 % tb_ALUneg $end
$var reg 1 & tb_Zero $end
$var reg 1 ' tb_checking_outputs $end
$var reg 32 ( tb_rs1Read [31:0] $end
$var reg 32 ) tb_signExtend [31:0] $end
$var reg 32 * tb_PCaddr [31:0] $end
$var reg 32 + tb_intermResult [31:0] $end
$var integer 32 , tb_numOfTests $end
$var integer 32 - tb_test_num $end

$scope task reset_dut $end
$upscope $end


$scope task checkOut $end
$var reg 32 . exp_out [31:0] $end
$upscope $end


$scope begin unnamed$$_0 $end

$scope begin unnamed$$_1 $end
$upscope $end

$upscope $end


$scope begin unnamed$$_2 $end

$scope begin unnamed$$_3 $end
$upscope $end

$upscope $end


$scope module DUT $end
$var reg 6 / cuOP [5:0] $end
$var reg 32 0 rs1Read [31:0] $end
$var reg 32 1 signExtend [31:0] $end
$var wire 32 2 PCaddr [31:0] $end
$var reg 1 3 ALUneg $end
$var reg 1 4 Zero $end
$var reg 1 5 iready $end
$var reg 1 6 clk $end
$var reg 1 7 nRST $end
$var reg 32 8 next_pc [31:0] $end
$var reg 32 9 PC [31:0] $end
$var reg 32 : inter_next_pc [31:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
03
04
15
07
0%
0&
x'
0!
1#
0$
b00000000000000000000000000000000 9
b00000000000000000000000000000000 2
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx .
b000000 /
b00000000000000000000000000000000 :
b00000000000000000000000000000100 8
b00000000000000000000000000000000 0
b00000000000000000000000000000000 1
b00000000000000000000000000000000 *
b000000 "
b00000000000000000000000000000000 +
b00000000000000000000000000000010 ,
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 -
06
$end
