Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1//bin/unwrapped/lnx64.o/xelab -wto 90cb01782e6644c8b22cb3e74266aba8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot packet_gen_pipeline_behav xil_defaultlib.packet_gen_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_rx_axis_tready' [/mnt/home/jxlin/panic_exp/src/packet_gen_pipeline.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_rx_axis_tvalid' [/mnt/home/jxlin/panic_exp/src/panic_dma.v:249]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_rx_axis_tready' [/mnt/home/jxlin/panic_exp/src/panic_dma.v:250]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 's_flow_class' [/mnt/home/jxlin/panic_exp/src/panic_dma.v:270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_axis_tready' [/mnt/home/jxlin/panic_exp/src/pifo_warp.v:182]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'push_2' [/mnt/home/jxlin/panic_exp/src/pifo_warp.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'push_2_drop' [/mnt/home/jxlin/panic_exp/src/pifo_warp.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read_enable' [/mnt/home/jxlin/panic_exp/src/panic.v:679]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write_enable' [/mnt/home/jxlin/panic_exp/src/panic.v:680]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'write_abort' [/mnt/home/jxlin/panic_exp/src/panic.v:681]
WARNING: [VRFC 10-5021] port 'm_tx_axis_tready' is not connected on this instance [/mnt/home/jxlin/panic_exp/src/packet_gen_pipeline.v:75]
WARNING: [VRFC 10-5021] port 's_credit_p_axis_tdata' is not connected on this instance [/mnt/home/jxlin/panic_exp/src/panic.v:408]
WARNING: [VRFC 10-5021] port 's_axis_read_desc_id' is not connected on this instance [/mnt/home/jxlin/panic_exp/src/panic.v:581]
WARNING: [VRFC 10-1220] part-select has a negative or zero size [/mnt/home/jxlin/panic_exp/lib/axis/rtl/axis_fifo.v:193]
WARNING: [VRFC 10-5021] port 'm_rx_axis_tdata' is not connected on this instance [/mnt/home/jxlin/panic_exp/src/panic_dma.v:227]
WARNING: [VRFC 10-5021] port 'udin_2' is not connected on this instance [/mnt/home/jxlin/panic_exp/src/pifo_warp.v:271]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [/mnt/home/jxlin/panic_exp/lib/axis/rtl/axis_fifo.v:193]
WARNING: [VRFC 10-3705] select index -2 into 'pop_shift' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:278]
WARNING: [VRFC 10-3705] select index -2 into 'pop_shift' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:279]
WARNING: [VRFC 10-3705] select index -2 into 'pf_data' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:296]
WARNING: [VRFC 10-3705] select index -2 into 'pf_prio' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:297]
WARNING: [VRFC 10-3705] select index -2 into 'pf_port' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:298]
WARNING: [VRFC 10-3705] select index -1 into 'pf_data' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:301]
WARNING: [VRFC 10-3705] select index -1 into 'pf_prio' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:302]
WARNING: [VRFC 10-3705] select index -1 into 'pf_port' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:303]
WARNING: [VRFC 10-3705] select index 128 into 'pf_data' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:306]
WARNING: [VRFC 10-3705] select index 128 into 'pf_prio' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:307]
WARNING: [VRFC 10-3705] select index 128 into 'pf_port' is out of bounds [/mnt/home/jxlin/panic_exp/src/pifo.sv:308]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 1. Module pifo(NUMPIFO=128,BITPORT=1,BITPRIO=8,BITDATA=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=2,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 687. Module pop_pe_idx(NUMPIFO=128,BITPORT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 357. Module priority_encode_log(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 726. Module push_pe_idx(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 468. Module priority_encode_log2(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 708. Module push_pe_idx1(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 411. Module priority_encode_log1(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 1. Module pifo(NUMPIFO=128,BITPORT=1,BITPRIO=8,BITDATA=7,PIFO_ID=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=2,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 746. Module pop_pe_idx2(NUMPIFO=128,BITPORT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 522. Module priority_encode_log3(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 766. Module push_pe_idx2(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 576. Module priority_encode_log4(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 784. Module push_pe_idx3(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 633. Module priority_encode_log5(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 1. Module pifo(NUMPIFO=128,BITPORT=1,BITPRIO=8,BITDATA=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=2,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 687. Module pop_pe_idx(NUMPIFO=128,BITPORT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 357. Module priority_encode_log(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 726. Module push_pe_idx(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 468. Module priority_encode_log2(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 708. Module push_pe_idx1(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 411. Module priority_encode_log1(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 1. Module pifo(NUMPIFO=128,BITPORT=1,BITPRIO=8,BITDATA=7,PIFO_ID=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=2,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=18,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=14,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 328. Module shift(BITDATA=24,DELAY=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 746. Module pop_pe_idx2(NUMPIFO=128,BITPORT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 522. Module priority_encode_log3(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 766. Module push_pe_idx2(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 576. Module priority_encode_log4(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 784. Module push_pe_idx3(NUMPIFO=128,BITPRIO=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/mnt/home/jxlin/panic_exp/src/pifo.sv" Line 633. Module priority_encode_log5(width=128,log_width=7) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axis_fifo(DEPTH=4,DATA_WIDTH=23,...
Compiling module xil_defaultlib.axis_fifo(DEPTH=52,DATA_WIDTH=7,...
Compiling module xil_defaultlib.rand_mem_alloc(CELL_NUM=42,CELL_...
Compiling module xil_defaultlib.panic_memory_alloc(CELL_NUM=85,C...
Compiling module xil_defaultlib.axis_fifo(DEPTH=65536,DATA_WIDTH...
Compiling module xil_defaultlib.header_parser(DATA_WIDTH=512,KEE...
Compiling module xil_defaultlib.panic_parser(AXIS_KEEP_WIDTH=64,...
Compiling module xil_defaultlib.axis_fifo(DEPTH=1664,DATA_WIDTH=...
Compiling module xil_defaultlib.perf_counter(AXIS_DATA_WIDTH=512...
Compiling module xil_defaultlib.perf_laten(AXIS_DATA_WIDTH=512,A...
Compiling module xil_defaultlib.panic_dma(AXI_STRB_WIDTH=64,AXIS...
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKIN_...
Compiling module unisims_ver.PLLE4_BASE(CLKFBOUT_MULT=4,CLKIN...
Compiling module xil_defaultlib.sync_reset(N=4)
Compiling module xil_defaultlib.axis_async_fifo(DEPTH=4,DATA_WID...
Compiling module xpm.xpm_cdc_single_default
Compiling module xil_defaultlib.axis_fifo(DEPTH=4,KEEP_ENABLE=0,...
Compiling module xil_defaultlib.axis_fifo(DEPTH=138,DATA_WIDTH=7...
Compiling module xil_defaultlib.rand_mem_alloc(LEN_WIDTH=1,CELL_...
Compiling module xil_defaultlib.shift(BITDATA=2,DELAY=1)
Compiling module xil_defaultlib.shift(BITDATA=18,DELAY=1)
Compiling module xil_defaultlib.shift(DELAY=1)
Compiling module xil_defaultlib.shift(BITDATA=14,DELAY=1)
Compiling module xil_defaultlib.shift(BITDATA=24,DELAY=1)
Compiling module xil_defaultlib.priority_encode_log(width=128,lo...
Compiling module xil_defaultlib.pop_pe_idx(NUMPIFO=128,BITPORT=1...
Compiling module xil_defaultlib.priority_encode_log2(width=128,l...
Compiling module xil_defaultlib.push_pe_idx(NUMPIFO=128,BITPRIO=...
Compiling module xil_defaultlib.priority_encode_log1(width=128,l...
Compiling module xil_defaultlib.push_pe_idx1(NUMPIFO=128,BITPRIO...
Compiling module xil_defaultlib.pifo(NUMPIFO=128,BITPORT=1,BITPR...
Compiling module xil_defaultlib.pifo_warp(NUMPIFO=128,BITPRIO=8,...
Compiling module xil_defaultlib.axis_fifo(DEPTH=4,DATA_WIDTH=104...
Compiling module xil_defaultlib.priority_encode_log3(width=128,l...
Compiling module xil_defaultlib.pop_pe_idx2(NUMPIFO=128,BITPORT=...
Compiling module xil_defaultlib.priority_encode_log4(width=128,l...
Compiling module xil_defaultlib.push_pe_idx2(NUMPIFO=128,BITPRIO...
Compiling module xil_defaultlib.priority_encode_log5(width=128,l...
Compiling module xil_defaultlib.push_pe_idx3(NUMPIFO=128,BITPRIO...
Compiling module xil_defaultlib.pifo(NUMPIFO=128,BITPORT=1,BITPR...
Compiling module xil_defaultlib.pifo_warp(NUMPIFO=128,BITPRIO=8,...
Compiling module xil_defaultlib.axis_fifo(DEPTH=2,DATA_WIDTH=108...
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_PRI...
Compiling module xil_defaultlib.arbiter(PORTS=2,BLOCK="ACKNOWLED...
Compiling module xil_defaultlib.axis_arb_mux(S_COUNT=2,DATA_WIDT...
Compiling module xil_defaultlib.axis_fifo(DEPTH=8,DATA_WIDTH=96,...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=5...
Compiling module xil_defaultlib.axis_fifo(DEPTH=1536,DATA_WIDTH=...
Compiling module xil_defaultlib.panic_scheduler(AXI_STRB_WIDTH=6...
Compiling module xil_defaultlib.axi_dma_rd(AXI_DATA_WIDTH=512,AX...
Compiling module xil_defaultlib.axi_dma_wr(AXI_DATA_WIDTH=512,AX...
Compiling module xil_defaultlib.axi_dma(AXI_DATA_WIDTH=512,AXI_S...
Compiling module xil_defaultlib.axi_ram(DATA_WIDTH=512,STRB_WIDT...
Compiling module xil_defaultlib.axis_fifo(DEPTH=512,DATA_WIDTH=5...
Compiling module xil_defaultlib.c_dff(width=512)
Compiling module xil_defaultlib.c_dff(width=1)
Compiling module xil_defaultlib.c_dff(width=2)
Compiling module xil_defaultlib.rtr_channel_input(num_vcs=1,pack...
Compiling module xil_defaultlib.c_decode(num_ports=9)
Compiling module xil_defaultlib.rtr_next_hop_addr(num_resource_c...
Compiling module xil_defaultlib.c_binary_op(num_ports=1,op=2)
Compiling module xil_defaultlib.c_reduce_bits(width=1,op=2)
Compiling module xil_defaultlib.c_decode(num_ports=2)
Compiling module xil_defaultlib.c_reverse(width=2)
Compiling module xil_defaultlib.c_binary_op(op=0)
Compiling module xil_defaultlib.c_binary_op(op=2)
Compiling module xil_defaultlib.c_select_mofn(num_ports=2,width=...
Compiling module xil_defaultlib.c_select_1ofn(num_ports=1,width=...
Compiling module xil_defaultlib.c_decode_default
Compiling module xil_defaultlib.rtr_routing_logic(num_message_cl...
Compiling module xil_defaultlib.c_encode(num_ports=9)
Compiling module xil_defaultlib.c_dff(width=1,reset_value=1'b1)
Compiling module xil_defaultlib.c_dff(width=9)
Compiling module xil_defaultlib.c_dff(width=4)
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.c_align(in_width=1,out_width=1)
Compiling module xil_defaultlib.rtr_flit_type_check
Compiling module xil_defaultlib.c_dff(width=8)
Compiling module xil_defaultlib.c_select_1ofn(num_ports=8,width=...
Compiling module xil_defaultlib.c_incr(min_value=3'b0,max_value=...
Compiling module xil_defaultlib.c_decr(min_value=3'b0,max_value=...
Compiling module xil_defaultlib.c_dff(width=3,reset_value=3'b0)
Compiling module xil_defaultlib.c_fifo_ctrl(enable_bypass=1)
Compiling module xil_defaultlib.c_dff(width=3,reset_value=3'b01)
Compiling module xil_defaultlib.c_samq_ctrl(num_queues=1,enable_...
Compiling module xil_defaultlib.c_select_1ofn(num_ports=1,width=...
Compiling module xil_defaultlib.c_dff(width=3)
Compiling module xil_defaultlib.c_regfile(width=512,num_read_por...
Compiling module xil_defaultlib.rtr_flit_buffer(num_vcs=1,buffer...
Compiling module xil_defaultlib.c_select_1ofn(num_ports=1,width=...
Compiling module xil_defaultlib.rtr_flow_ctrl_output(num_vcs=1)
Compiling module xil_defaultlib.c_dff(width=5)
Compiling module xil_defaultlib.c_err_rpt(num_errors=5)
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.rtr_route_filter(num_message_cla...
Compiling module xil_defaultlib.rtr_ip_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.c_mat_mult(sum_op=2)
Compiling module xil_defaultlib.c_select_1ofn(num_ports=9,width=...
Compiling module xil_defaultlib.c_gate_bits(width=1)
Compiling module xil_defaultlib.rtr_flags_mux(num_message_classe...
Compiling module xil_defaultlib.c_lod(width=2)
Compiling module xil_defaultlib.c_arbiter(num_ports=1,num_priori...
Compiling module xil_defaultlib.c_select_mofn(num_ports=1,width=...
Compiling module xil_defaultlib.c_interleave(width=81,num_blocks...
Compiling module xil_defaultlib.c_lod(width=9)
Compiling module xil_defaultlib.c_rr_arbiter_base(num_ports=9)
Compiling module xil_defaultlib.c_encode(num_ports=9,offset=1)
Compiling module xil_defaultlib.c_decode(num_ports=9,therm_enc=1...
Compiling module xil_defaultlib.c_binary_op(num_ports=9,op=2)
Compiling module xil_defaultlib.c_reduce_bits(num_ports=2,width=...
Compiling module xil_defaultlib.c_binary_op(width=9,op=0)
Compiling module xil_defaultlib.c_gate_bits(num_ports=2,width=9)
Compiling module xil_defaultlib.c_select_1ofn(num_ports=2,width=...
Compiling module xil_defaultlib.c_rr_arbiter(num_ports=9,num_pri...
Compiling module xil_defaultlib.c_arbiter(num_ports=9,num_priori...
Compiling module xil_defaultlib.c_one_hot_filter(width=9)
Compiling module xil_defaultlib.c_multi_hot_det(width=9)
Compiling module xil_defaultlib.rtr_alloc_mac(num_message_classe...
Compiling module xil_defaultlib.c_select_1ofn(num_ports=9,width=...
Compiling module xil_defaultlib.c_crossbar(num_in_ports=9,num_ou...
Compiling module xil_defaultlib.rtr_crossbar_mac(num_ports=9,wid...
Compiling module xil_defaultlib.rtr_flow_ctrl_input(num_vcs=1)
Compiling module xil_defaultlib.rtr_channel_output(num_vcs=1,pac...
Compiling module xil_defaultlib.c_decr(width=4)
Compiling module xil_defaultlib.c_incr(width=4)
Compiling module xil_defaultlib.c_dff(width=4,reset_value=4'b100...
Compiling module xil_defaultlib.c_fifo_tracker(fast_almost_empty...
Compiling module xil_defaultlib.c_samq_tracker(num_queues=1,fast...
Compiling module xil_defaultlib.rtr_fc_state(num_vcs=1,buffer_si...
Compiling module xil_defaultlib.c_err_rpt(num_errors=2)
Compiling module xil_defaultlib.rtr_op_ctrl_mac(buffer_size=8,nu...
Compiling module xil_defaultlib.c_dff(width=18)
Compiling module xil_defaultlib.c_err_rpt(num_errors=18)
Compiling module xil_defaultlib.rtr_top(buffer_size=8,num_messag...
Compiling module xil_defaultlib.router_wrap(buffer_size=8,num_me...
Compiling module xil_defaultlib.panic_noc_warp(S_COUNT=8,M_COUNT...
Compiling module xil_defaultlib.axis_fifo(DEPTH=256,DATA_WIDTH=5...
Compiling module xil_defaultlib.axis_fifo(DEPTH=12288,DATA_WIDTH...
Compiling module xil_defaultlib.axis_fifo(DEPTH=4,DATA_WIDTH=512...
Compiling module xil_defaultlib.priority_encoder_copy1
Compiling module xil_defaultlib.priority_encoder(LSB_PRIORITY="H...
Compiling module xil_defaultlib.arbiter(BLOCK="ACKNOWLEDGE",LSB_...
Compiling module xil_defaultlib.axis_arb_mux(DATA_WIDTH=512,KEEP...
Compiling module xil_defaultlib.axis_fifo(DEPTH=1536,DATA_WIDTH=...
Compiling module xil_defaultlib.compute_engine(AXI_STRB_WIDTH=64...
Compiling module xil_defaultlib.compute_engine(AXI_STRB_WIDTH=64...
Compiling module xil_defaultlib.compute_engine(AXI_STRB_WIDTH=64...
Compiling module xil_defaultlib.compute_engine(AXI_STRB_WIDTH=64...
Compiling module xil_defaultlib.panic(AXIS_DATA_WIDTH=512,AXIS_K...
Compiling module xil_defaultlib.axis_fifo(DEPTH=65536,DATA_WIDTH...
Compiling module xil_defaultlib.packet_gen_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot packet_gen_pipeline_behav
