#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May 26 10:52:24 2022
# Process ID: 22840
# Current directory: C:/Users/Ziyueshi/vivado/dig_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8980 C:\Users\Ziyueshi\vivado\dig_clock\dig_clock.xpr
# Log file: C:/Users/Ziyueshi/vivado/dig_clock/vivado.log
# Journal file: C:/Users/Ziyueshi/vivado/dig_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci'.
Scanning sources...
Finished scanning sources
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'bin2bcd_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Ziyueshi/vivado/dig_clock/bin2bcd'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 790.379 ; gain = 140.363
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
create_ip -name bin2bcd -vendor xilinx.com -library user -version 1.0 -module_name bin2bcd_0 -dir c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'bin2bcd_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'bin2bcd_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'bin2bcd_0'...
catch { config_ip_cache -export [get_ips -all bin2bcd_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP bin2bcd_0, cache-ID = 86c20a8c13f98998; cache size = 0.035 MB.
catch { [ delete_ip_run [get_ips -all bin2bcd_0] ] }
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'bin2bcd_0'. Sub-design: 'c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci'.
INFO: [Project 1-386] Moving file 'C:/Users/Ziyueshi/Desktop/3/dig_clock/dig_clock.srcs/sources_1/bin2bcd_0_1/bin2bcd_0.xci' from fileset 'bin2bcd_0' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci'
export_simulation -of_objects [get_files c:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0.xci] -directory C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.ip_user_files -ipstatic_source_dir C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.cache/compile_simlib/modelsim} {questa=C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.cache/compile_simlib/questa} {riviera=C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.cache/compile_simlib/riviera} {activehdl=C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dig_clock_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dig_clock_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/bin2bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/ip/bin2bcd_0/sim/bin2bcd_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/EnableClock_x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EnableClock_x7seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/btn_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btn_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/dig_clock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/record_min.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/record_sec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module record_sec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/state_change.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_change
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x7seg
WARNING: [VRFC 10-1315] redeclaration of ansi port an is not allowed [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:15]
WARNING: [VRFC 10-1315] redeclaration of ansi port a_to_g is not allowed [C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sources_1/new/x7seg.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.srcs/sim_1/new/dig_clock_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dig_clock_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ec76e07e26d845b386e32e962ec4ce02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dig_clock_tb_behav xil_defaultlib.dig_clock_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_change
Compiling module xil_defaultlib.state_change
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.bin2bcd_0
Compiling module xil_defaultlib.record_min
Compiling module xil_defaultlib.record_sec
Compiling module xil_defaultlib.EnableClock_x7seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.dig_clock
Compiling module xil_defaultlib.dig_clock_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dig_clock_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim/xsim.dir/dig_clock_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 26 10:56:33 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ziyueshi/vivado/dig_clock/dig_clock.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dig_clock_tb_behav -key {Behavioral:sim_1:Functional:dig_clock_tb} -tclbatch {dig_clock_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source dig_clock_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dig_clock_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 832.230 ; gain = 9.855
run all
run: Time (s): cpu = 00:01:44 ; elapsed = 00:01:28 . Memory (MB): peak = 843.668 ; gain = 6.504
run all
run: Time (s): cpu = 00:01:19 ; elapsed = 00:01:18 . Memory (MB): peak = 856.156 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 26 11:41:00 2022...
