
The E3 extension connector provides external boot storage interfaces (QSPI/eMMC), power management, and watchdog control for mission-critical applications.

**Features:**

* QSPI Flash interface (6 pins) for external boot
* eMMC interface (6 pins) for external boot
* I2C communication (SCL, SDA)
* Power control signals (shutdown, watchdog kick)
* Boot mode selection (SDIO_SEL)
* 5V power supply pins

**Electrical Specifications:**

All E3 pins are LVCMOS33 (3.3V), with the following absolute maximum ratings:

* Abs. Min. voltage: -0.40 V
* Abs. Max. voltage: 3.3 V + 0.55 V
* Voltage levels: 3.3 V


**E3 Pinout:**

+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| Pin | Description                        | FPGA pin number | FPGA pin description   | Voltage levels | Voltage levels | FPGA pin description   | FPGA pin number | Description                        | Pin |
+=====+====================================+=================+========================+================+================+========================+=================+====================================+=====+
| 1   | I2C0_SCL                           |                 |                        | 3V3            | 3V3            | PS_MIO0_500            | E6              | E3_SHDN                            | 2   |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 3   | PS_POR#                            | C7              | PS_POR_B_500           | 3V3            | 3V3            | PS_MIO7_500            | D8              | E3_WDT_KICK                        | 4   |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 5   | PWR_ON                             |                 |                        | 3V3            | 3V3            | PS_MIO46_501           | D16             | SDIO_SEL [#f6]_                    | 6   |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 7   | NC                                 |                 |                        |                | 3V3            |                        |                 | I2C0_SDA                           | 8   |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 9   | NC                                 |                 |                        |                | 3V3            | PS_MIO41_501           | C17             | EMMC_CMD                           | 10  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 11  | NC                                 |                 |                        |                | 3V3            | PS_MIO45_501           | B15             | EMMC_DAT3                          | 12  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 13  | NC                                 |                 |                        |                | 3V3            | PS_MIO44_501           | F13             | EMMC_DAT2                          | 14  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 15  | NC                                 |                 |                        |                |                |                        |                 | GND                                | 16  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 17  | NC                                 |                 |                        |                | 3V3            | PS_MIO43_501           | A9              | EMMC_DAT1                          | 18  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 19  | NC                                 |                 |                        |                | 3V3            | PS_MIO42_501           | E12             | EMMC_DAT0                          | 20  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 21  | NC                                 |                 |                        |                |                |                        |                 | GND                                | 22  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 23  | NC                                 |                 |                        |                | 3V3            | PS_MIO40_501           | D14             | EMMC_CLK                           | 24  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 25  | NC                                 |                 |                        |                |                |                        |                 | GND                                | 26  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 27  | NC                                 |                 |                        |                | 3V3            | PS_MIO5_500            | A6              | SFSPI_IO3                          | 28  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 29  | NC                                 |                 |                        |                | 3V3            | PS_MIO4_500            | B7              | SFSPI_IO2                          | 30  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 31  | NC                                 |                 |                        |                | 3V3            | PS_MIO3_500            | D6              | SFSPI_IO1                          | 32  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 33  | NC                                 |                 |                        |                | 3V3            | PS_MIO2_500            | B8              | SFSPI_IO0                          | 34  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 35  | NC                                 |                 |                        |                | 3V3            | PS_MIO1_500            | A7              | SFSPI_CS#                          | 36  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 37  | NC                                 |                 |                        |                | 3V3            | PS_MIO6_500            | A5              | SFSPI_SCK                          | 38  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+
| 39  | +5V                                |                 |                        |                |                |                        |                 | +5V                                | 40  |
+-----+------------------------------------+-----------------+------------------------+----------------+----------------+------------------------+-----------------+------------------------------------+-----+

.. note::

    **Boot Mode Selection:**
    
    The **SDIO_SEL** pin (pin 6) controls the boot source:
    
    * **Low (GND):** Boot from SD card (default)
    * **High (3.3V):** Boot from external QSPI or eMMC
    
    The boot mode must be set before powering on the board.

.. important::

    **E3 Add-on Module Required:**
    
    External boot storage (QSPI/eMMC) requires an E3 add-on module with the appropriate storage chips. See :ref:`E3 Add-on board <E3_HW>` for details.
