<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='208' type='bool llvm::TargetPassConfig::getOptimizeRegAlloc() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='207'>/// Return true if the optimized regalloc pipeline is enabled.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='900' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1029' ll='1036' type='bool llvm::TargetPassConfig::getOptimizeRegAlloc() const'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1025'>//===---------------------------------------------------------------------===//
/// Register Allocation Pass Configuration
//===---------------------------------------------------------------------===//</doc>
