// Seed: 875098049
module module_0 ();
  assign id_1 = 1'h0;
  always @(1 & 1 & id_1 or posedge "" == id_1);
  always id_1 = id_1;
  assign id_1 = id_1;
  reg id_2;
  assign id_2 = id_1;
  id_3 :
  assert property (@(posedge 1 ? 1 : 1 - id_3) 1)
  else begin
    id_3 <= id_1;
  end
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1
);
  uwire id_3;
  wire  id_4 = id_4;
  assign id_3 = id_0;
  id_5 :
  assert property (@(1) id_0)
  else;
  module_0();
endmodule
