"cs43130-&gt;mclk = %u, cs43130-&gt;mclk_int = %u\n"	,	L_1
mclk_int	,	V_63
regmap	,	V_66
CS43130_ASP_CH_2_LOC	,	V_29
CS43130_SP_BITSIZE	,	V_124
"Crystal err: clock is not running\n"	,	L_44
"Invalid cirrus,xtal-ibias value: %d\n"	,	L_51
"cirrus,ac-measure"	,	L_53
den	,	V_195
SND_SOC_DAPM_POST_PMD	,	V_278
"HP DC load measurement done (%x)\n"	,	L_41
dev	,	V_2
CS43130_HP_PLUG_INT	,	V_368
cs43130_rate_table	,	V_132
CS43130_PDN_XTAL_SHIFT	,	V_98
CS43131_CHIP_ID	,	V_251
ARRAY_SIZE	,	F_5
SND_SOC_DAPM_POST_PMU	,	V_263
cs43130_set_bitwidth	,	F_19
component_driver	,	V_412
CS43130_HPLOAD_UNPLUG_INT	,	V_331
CS43130_DSD_PATH_CTL_3	,	V_37
CS43130_DSD_PATH_CTL_2	,	V_227
CS43130_DSD_PATH_CTL_1	,	V_264
CS43130_ASP_FRAME_CONF	,	V_25
cs43130_pcm_event	,	F_42
size	,	V_344
CS43198_CHIP_ID	,	V_252
soc_codec_dev_cs43130	,	V_411
__maybe_unused	,	T_6
of_node	,	V_383
CS43130_CH_BITSIZE_MASK	,	V_122
snd_pcm_hw_constraint_list	,	F_46
"dai_id = %d,  dai_mode = %u, dai_format = %u\n"	,	L_20
"cs43130-&gt;pll_bypass = %d"	,	L_4
snd_soc_kcontrol_codec	,	F_35
ssize_t	,	T_3
IRQ_NONE	,	V_361
freq_in	,	V_51
CS43130_DSD_SRC_SHIFT	,	V_232
CS43130_SP_FSD_MASK	,	V_160
CS43130_XTAL_IBIAS_12_5UA	,	V_385
usleep_range	,	F_17
rate_map	,	V_233
cs43130_bitwidth_map	,	V_114
cs43130_hw_params	,	F_29
of_property_read_u32	,	F_80
dc_threshold	,	V_333
snd_kcontrol	,	V_238
cs43130_handle_device_data	,	F_79
"snd_soc_register_codec failed with ret = %d\n"	,	L_64
ac_meas	,	V_307
pll_divout	,	V_78
seq	,	V_319
SND_SOC_DAIFMT_MASTER_MASK	,	V_288
INIT_WORK	,	F_78
CS43130_MUTE_EN	,	V_269
CS43130_MCLK_INT_SHIFT	,	V_106
e	,	V_243
ch	,	V_295
CS43130_PLL_DIV_FRAC_2_DATA_SHIFT	,	V_76
i	,	V_53
CS43130_PDN_PLL_SHIFT	,	V_108
irq	,	V_355
j	,	V_305
CS43130_SP_SRATE	,	V_12
CS43130_DSD_SRC_DSD	,	V_231
unmute_seq	,	V_266
CS43130_PLL_MODE_SHIFT	,	V_81
CS43130_MIX_PCM_DSD_SHIFT	,	V_215
component	,	V_374
i2c_set_clientdata	,	F_85
hpin_postpmu_seq	,	V_281
CS43130_HP_MEAS_LOAD_1	,	V_45
CS43130_HP_MEAS_LOAD_2	,	V_46
w	,	V_256
of_property_read_bool	,	F_81
bitwidth_sclk	,	V_136
cs43130_bitwidth_table	,	V_116
CS43130_XTAL_RDY_INT	,	V_362
"Invalid MCLK INT freq: %u\n"	,	L_5
CS43130_PCM_FILT_OPT	,	V_39
CS43130_MCLK_INT_MASK	,	V_105
hp_dis_cal_seq2	,	V_353
CS43130_XSP_DOP_DAI	,	V_127
CS43130_XSP_LRCK_PERIOD_2	,	V_186
CS43130_XSP_LRCK_PERIOD_1	,	V_185
cs43130_dc_threshold	,	V_387
CS43130_XTAL_RDY_INT_MASK	,	V_100
pop_free_seq	,	V_272
CS43130_DEVID_CD	,	V_398
CS43130_MCLK_22M	,	V_90
pll_id	,	V_83
impedance	,	V_314
dev_dbg	,	F_8
pll_entry	,	V_61
fmt	,	V_287
dir	,	V_292
reinit_completion	,	F_14
CS43130_SP_LCPR_LSB_DATA_SHIFT	,	V_174
digital_hp_routes	,	V_409
CS43130_XSP_BITSIZE_MASK	,	V_128
reg	,	V_3
CS43130_ASP_CH_1_LOC	,	V_28
CS43130_PLL_DIV_FRAC_0_DATA_SHIFT	,	V_72
pll_in	,	V_55
ret	,	V_85
seq_size	,	V_320
"cirrus,ac-freq"	,	L_54
CS43130_HPLOAD_ON_INT	,	V_365
pm_runtime_set_autosuspend_delay	,	F_97
en	,	V_210
pcm_seq	,	V_270
"Invalid DAI (%d)\n"	,	L_10
pll_cal_ratio	,	V_65
reset_gpio	,	V_396
hpload_seq2	,	V_343
"%u\n"	,	L_27
params_channels	,	F_23
hpload_seq1	,	V_342
work_struct	,	V_336
"SCLK freq is not set\n"	,	L_11
cs43130	,	V_60
CS43130_DEVID_AB	,	V_10
CS43130_ASP_NUM_2	,	V_204
CS43130_ASP_NUM_1	,	V_24
cs43130_private	,	V_59
CS43130_CH_EN_MASK	,	V_182
CS43130_MCLK_24M	,	V_92
cs43130_pll_config	,	F_6
fs	,	V_131
cs43130_asp_constraints	,	V_284
hp_dis_cal_seq	,	V_351
left_ch	,	V_312
cancel_work_sync	,	F_103
frm_phase	,	V_142
client	,	V_297
"HP unplugged during measurement (%x)\n"	,	L_38
CS43130_XSP_BITSIZE_SHIFT	,	V_129
"HP load queue work\n"	,	L_46
hpload_done	,	V_298
CS43130_JACK_LINEOUT	,	V_348
ch_bit	,	V_123
snd_soc_register_codec	,	F_101
soc_enum	,	V_242
"cirrus,dc-threshold"	,	L_55
"Failed to request supplies: %d\n"	,	L_56
devm_gpiod_get_optional	,	F_91
snd_soc_unregister_codec	,	F_108
CS43130_HPLOAD_CHN_SEL	,	V_317
ENOMEM	,	V_391
dev_get_drvdata	,	F_110
"Rate(%u) not supported\n"	,	L_9
cs43130_get_ac_reg_val	,	F_52
snd_soc_enum_item_to_val	,	F_36
CS43130_CH_EN_SHIFT	,	V_183
CS43130_DSD_SPEED_SHIFT	,	V_229
CS43130_DXD12	,	V_276
to_i2c_client	,	F_54
"clk_id = %d, source = %d, freq = %d, dir = %d\n"	,	L_24
dsd_seq	,	V_262
CS43130_DXD13	,	V_277
CS43130_HP_UNPLUG_INT	,	V_367
cs43130_pll_params	,	V_50
tmp	,	V_306
supplies	,	V_393
cs43130_get_clk_gen	,	F_21
CS43130_PLL_RDY_INT_SHIFT	,	V_112
id	,	V_224
"cs43130"	,	L_62
CS43130_DSD_VOL_B	,	V_36
i2c_get_clientdata	,	F_55
dac_postpmd_seq	,	V_279
mclk_int_decoded	,	V_88
masks	,	V_360
params	,	V_138
bitwidth_dai	,	V_118
IRQ_HANDLED	,	V_363
CS43130_HP_DETECT_CTRL_MASK	,	V_380
shift_l	,	V_249
"Timeout waiting for PLL_READY interrupt\n"	,	L_7
SND_SOC_DAPM_PRE_PMD	,	V_267
cs43130_show_dc	,	F_53
regmap_multi_reg_write	,	F_37
rslt_msk	,	V_321
"Headphone"	,	L_47
cs43130_hpload_proc	,	F_64
CS43130_PLL_MODE_MASK	,	V_79
CS43130_JACK_HEADPHONE	,	V_350
kcontrol	,	V_239
SND_SOC_DAPM_PRE_PMU	,	V_259
CS43130_XTAL_UNUSED	,	V_96
cs43130_64_clk_gen	,	V_193
u16	,	T_1
cs43130_probe	,	F_74
CS43130_HP_DETECT	,	V_42
CS43130_MCLK_SRC_PLL	,	V_109
err	,	V_401
CS4399_CHIP_ID	,	V_261
CS43130_PLL_RDY_INT	,	V_364
cs43130_regmap	,	V_392
"number of interrupts occurred (%u)\n"	,	L_36
digital_hp_widgets	,	V_406
"HP AC (%u Hz) impedance (Ch %u): %u\n"	,	L_29
complete	,	F_71
"Invalid MCLK source value\n"	,	L_8
CS43130_AC_FREQ	,	V_345
CS43130_PLL_START_MASK	,	V_67
CS43130_ASP_BITSIZE_MASK	,	V_125
dac_postpmu_seq	,	V_275
"HP load out of range (%x)\n"	,	L_39
CS43130_NUM_INT	,	V_358
hv_seq	,	V_335
pll_bypass	,	V_68
CS43130_DSD_SPEED_MASK	,	V_228
CS43130_HPLOAD_AC_START	,	V_324
clk_data	,	V_146
CS43130_CLASS_H_CTL	,	V_41
CS43130_SP_LCPOL_OUT_MASK	,	V_165
"NO_HPLOAD\n"	,	L_26
u32	,	T_4
"HP load state machine on done (%x)\n"	,	L_42
CS43130_MCLK_SRC_EXT	,	V_94
params_rate	,	F_24
CS43130_ASP_LRCK_HI_TIME_2	,	V_180
CS43130_ASP_LRCK_HI_TIME_1	,	V_177
frm_data	,	V_143
CS43130_DSD_SRC_ASP	,	V_236
snd_soc_card	,	V_372
mclk	,	V_62
"dai_mode = 0x%x\n"	,	L_22
CS43130_JACK_MASK	,	V_349
CS43130_DSD_SRC_MASK	,	V_230
"Failed to enable supplies: %d\n"	,	L_57
cs43130_set_sysclk	,	F_50
CS43130_DEVID_E	,	V_399
codec	,	V_58
cs43130_rate_map	,	V_130
reg_sequence	,	V_318
"reset"	,	L_58
CS43130_SP_SCPOL_OUT_SHIFT	,	V_168
"Get Revision ID failed\n"	,	L_60
dai_mode	,	V_157
cs43130_set_sp_fmt	,	F_22
CS43130_SP_M_LSB_DATA_MASK	,	V_196
devm_kzalloc	,	F_84
np	,	V_382
"HP load stat: %x, INT_MASK_4: %x\n"	,	L_31
CS43130_SP_SCPOL_OUT_MASK	,	V_169
cs43130_readable_register	,	F_2
"Failed to restore register cache\n"	,	L_65
clk_gen	,	V_150
hpload_stat	,	V_329
CS43130_LINEOUT_LOAD	,	V_346
"Timeout waiting for XTAL_READY interrupt\n"	,	L_6
attr	,	V_302
hpload_evt	,	V_323
"Cannot create jack\n"	,	L_48
ac_freq	,	V_293
regcache_sync	,	F_114
CS43130_HPLOAD_DC_INT	,	V_315
src	,	V_87
cs43130_show_ac	,	F_59
ucontrol	,	V_241
cs43130_set_hv	,	F_65
CS43130_DSD_PCM_MIX_CTL	,	V_211
pop_free_seq2	,	V_273
xtal_rdy	,	V_99
hp_cln_seq	,	V_354
dev_id	,	V_250
frm_size	,	V_139
container_of	,	F_67
pll_div_frac	,	V_71
cs43130_dsd_set_fmt	,	F_49
freq_out	,	V_52
snd_soc_codec	,	V_57
"Invalid MCLK source\n"	,	L_25
CS43130_SP_SCPOL_IN_SHIFT	,	V_166
IS_ERR	,	F_87
snd_pcm_hw_params	,	V_137
ac_idx	,	V_311
analog_hp_widgets	,	V_407
CS43130_HP_DC_STAT_1	,	V_6
snd_soc_codec_get_drvdata	,	F_7
regulator_bulk_enable	,	F_90
HP_RIGHT	,	V_304
msleep	,	F_41
supply	,	V_394
"Format not supported: SCLK freq is too low\n"	,	L_12
"Timeout waiting for HPLOAD interrupt\n"	,	L_30
hpload_dc	,	V_300
CS43130_DSD_INT_CFG	,	V_225
CS43130_HP_DC_STAT_2	,	V_7
"DC load has not completed before AC load (%x)\n"	,	L_37
cs43130_dsd_event	,	F_39
CS43130_SP_N_MSB_DATA_MASK	,	V_205
"Invalid event = 0x%x\n"	,	L_15
CS43130_SP_N_LSB_DATA_MASK	,	V_202
cs43130_irq_thread	,	F_70
CS43130_SP_LCHI_LSB_DATA_SHIFT	,	V_179
private_value	,	V_244
clk_mutex	,	V_222
pcm_ch_en_seq	,	V_253
CS43130_INT_STATUS_5	,	V_5
"unsupported pll output ref clock: %u\n"	,	L_3
regmap_read	,	F_63
CS43130_INT_STATUS_1	,	V_4
CS43130_INT_STATUS_4	,	V_341
clk_gen_table	,	V_134
wait_for_completion_timeout	,	F_15
CS43130_DXD1	,	V_274
CS43130_NUM_SUPPLIES	,	V_421
CS43130_HP_MEAS_LOAD_MASK	,	V_325
"unsupported pll input reference clock:%d\n"	,	L_2
CS43130_SP_LCHI_DATA_MASK	,	V_178
snd_soc_put_enum_double	,	F_38
CS43130_HP_AC_STAT_2	,	V_9
CS43130_HP_AC_STAT_1	,	V_8
GFP_KERNEL	,	V_390
device	,	V_1
items	,	V_248
CS43130_HP_STATUS	,	V_43
cs43130_show_ac_r	,	F_61
devid	,	V_389
SND_SOC_DAIFMT_FORMAT_MASK	,	V_289
cs43130_show_ac_l	,	F_60
cs43130_get_rate_table	,	F_20
"Set HP output control. DC threshold\n"	,	L_34
freq	,	V_291
dais	,	V_151
dsd_speed	,	V_221
cs43130_pcm_ch_get	,	F_32
clk_id	,	V_290
ac_reg_val	,	V_322
mutex_init	,	F_94
CS43130_ASP_DOP_DAI	,	V_121
snd_soc_get_enum_double	,	F_33
device_node	,	V_381
pcm_ch_dis_seq	,	V_254
mutex_unlock	,	F_28
CS43130_ASP_LRCK_PERIOD_2	,	V_175
CS43130_ASP_LRCK_PERIOD_1	,	V_172
"sclk = %u, fs = %d, bitwidth_dai = %u\n"	,	L_13
cs43130_imp_meas	,	F_66
CS43130_PLL_DIV_FRAC_1_DATA_SHIFT	,	V_74
CS43130_SP_MODE_SHIFT	,	V_170
hi_size	,	V_140
device_create_file	,	F_76
CS43130_SP_LCHI_MSB_DATA_SHIFT	,	V_181
devm_regmap_init_i2c	,	F_86
"Invalid dev_id for meas: %d"	,	L_33
CS43130_SP_M_MSB_DATA_SHIFT	,	V_200
substream	,	V_217
CS43130_XTAL_RDY_INT_SHIFT	,	V_101
u8	,	T_2
CS43130_HPLOAD_NO_DC_INT	,	V_330
CS43130_XSP_NUM_2	,	V_209
SND_JACK_MECHANICAL	,	V_371
CS43130_XSP_NUM_1	,	V_26
cs43130_get_bitwidth_table	,	F_18
cs43130_codec_set_sysclk	,	F_51
regmap_update_bits	,	F_9
cs43130_dop_constraints	,	V_285
CS43130_SP_STP_MASK	,	V_162
CS43130_XSP_FRAME_CONF	,	V_27
CS43130_PLL_SET_9	,	V_21
required_clk	,	V_220
buf	,	V_294
hpload_ac	,	V_309
CS43130_PLL_SET_8	,	V_20
CS43130_PLL_SET_7	,	V_19
CS43130_PLL_SET_6	,	V_18
CS43130_PLL_SET_5	,	V_17
CS43130_PLL_SET_4	,	V_75
CS43130_SP_MODE_MASK	,	V_171
mutex_lock	,	F_27
CS43130_PLL_SET_3	,	V_73
CS43130_PLL_SET_2	,	V_69
CS43130_PLL_SET_1	,	V_16
IRQF_ONESHOT	,	V_403
HP_LEFT	,	V_303
xtal_ibias	,	V_95
hpin_prepmd_seq	,	V_280
dai_id	,	V_117
CS43130_XSP_DEN_1	,	V_207
CS43130_XSP_DEN_2	,	V_208
pll_ratio_table	,	V_54
cs43130_update_hpload	,	F_62
snd_soc_card_jack_new	,	F_75
source	,	V_84
regulator_bulk_disable	,	F_107
cs43130_runtime_resume	,	F_113
CS43130_SP_N_MSB_DATA_SHIFT	,	V_206
CS43130_HP_LOAD_STAT	,	V_47
"CS43130 Device ID %X. Expected ID %X, %X, %X or %X\n"	,	L_59
CS43130_ASP_DEN_1	,	V_194
"unsupported mode\n"	,	L_18
SND_SOC_DAIFMT_LEFT_J	,	V_154
CS43130_ASP_DEN_2	,	V_198
CS43130_MCLK_24P5	,	V_93
snd_ctl_elem_value	,	V_240
CS43130_HP_OUT_CTL_1	,	V_38
pll_rdy	,	V_110
work_busy	,	F_72
CS43130_PLL_DIV_DATA_MASK	,	V_70
cs43130_32_clk_gen	,	V_191
SND_SOC_DAIFMT_CBS_CFS	,	V_158
cs43130_pcm_set_fmt	,	F_48
WARN	,	F_68
CS43130_HPLOAD_OFF_INT	,	V_352
ETIMEDOUT	,	V_102
reg_sequences	,	V_338
CS43130_MIX_PCM_PREP_MASK	,	V_212
"Cirrus Logic CS43130 (%x), Revision: %02X\n"	,	L_61
CS43130_SP_M_MSB_DATA_MASK	,	V_199
sp_bit	,	V_126
lrck_edge	,	V_145
CS43130_INT_MASK_4	,	V_328
"HP load state machine off done (%x)\n"	,	L_43
CS43130_ASP_3ST_MASK	,	V_418
CS43130_INT_MASK_5	,	V_49
CS43130_XTAL_IBIAS_MASK	,	V_375
loc_ch2	,	V_148
"Invalid DAC event = 0x%x\n"	,	L_16
cs43130_supply_names	,	V_395
CS43130_PLL_RDY_INT_MASK	,	V_111
loc_ch1	,	V_147
cs43130_set_pll	,	F_11
dev_err	,	F_12
IRQF_TRIGGER_LOW	,	V_404
"dai_id = %d,  sclk = %u\n"	,	L_23
snd_soc_dapm_to_codec	,	F_40
wk	,	V_337
create_singlethread_workqueue	,	F_77
regmap_write	,	F_10
wq	,	V_370
CS43130_XTAL_IBIAS_7_5UA	,	V_384
gpiod_set_value_cansleep	,	F_92
cs43130_dsd_hw_params	,	F_26
CS43130_INT_MASK_1	,	V_48
codec_dai	,	V_286
"cirrus,dc-measure"	,	L_52
CS43130_DC_THRESHOLD	,	V_334
CS43130_HPLOAD_AC_INT	,	V_316
cs43130_16_clk_gen	,	V_190
CS43130_DSD_MASTER	,	V_226
CS43130_MIX_PCM_DSD_MASK	,	V_214
cs43130_dac_event	,	F_43
cs43130_pcm_ch_put	,	F_34
flush_workqueue	,	F_104
CS43130_XSP_CH_2_LOC	,	V_33
CS43130_HPLOAD_OOR_INT	,	V_332
CS43130_SP_SCPOL_IN_MASK	,	V_167
dev_attr_hpload_dc_l	,	V_376
CS43130_SP_LCPOL_OUT_SHIFT	,	V_164
dev_attr_hpload_dc_r	,	V_377
mute_seq	,	V_268
snd_pcm_substream	,	V_216
cs43130_dop_startup	,	F_47
i2c_client	,	V_296
num_dapm_widgets	,	V_414
mclk_int_src	,	V_89
cs43130_precious_register	,	F_3
CS43130_MCLK_22P5	,	V_91
dev_info	,	F_93
CS43130_DSD_SRC_XSP	,	V_237
"unsupported audio format\n"	,	L_19
stickies	,	V_357
CS43130_MUTE_MASK	,	V_265
"HP AC load measurement done (%x)\n"	,	L_40
SND_SOC_DAIFMT_I2S	,	V_153
cs43130_hw_free	,	F_31
cs43130_i2c_remove	,	F_102
dapm	,	V_258
devm_request_threaded_irq	,	F_96
CS43130_HP_MEAS_LOAD_2_SHIFT	,	V_327
analog_hp_routes	,	V_410
num_dapm_routes	,	V_416
CS43130_MCLK_SRC_SEL_MASK	,	V_103
CS43130_SP_STP_SHIFT	,	V_161
val	,	V_235
cs43130_get_pll_table	,	F_4
item	,	V_245
snd_soc_dapm_widget	,	V_255
work	,	V_340
"Invalid HPIN event = 0x%x\n"	,	L_17
"Unsupported DAI format.\n"	,	L_21
cs43130_mclk_src_sel	,	V_86
CS43130_ASP_CLOCK_CONF	,	V_184
CS43130_XSP_LRCK_HI_TIME_2	,	V_188
PAGE_SIZE	,	V_299
CS43130_XSP_LRCK_HI_TIME_1	,	V_187
irq_occurrence	,	V_359
card	,	V_373
ENODEV	,	V_400
hpload_seq	,	V_339
regcache_cache_only	,	F_111
CS43130_CRYSTAL_SET	,	V_15
"HP DC impedance (Ch %u): %u\n"	,	L_28
CS43130_SP_N_LSB_DATA_SHIFT	,	V_203
CS43130_SP_LCPR_MSB_DATA_SHIFT	,	V_176
CS43130_PAD_INT_CFG	,	V_13
init_completion	,	F_95
CS43130_XTAL_ERR_INT_SHIFT	,	V_420
cs43130_dai	,	V_417
pm_runtime_disable	,	F_106
sclk_prediv	,	V_82
CS43130_MCLK_SRC_SEL_SHIFT	,	V_104
pll_out	,	V_56
event	,	V_257
CS43130_XSP_CH_1_LOC	,	V_32
CS43130_MIX_PCM_PREP_SHIFT	,	V_213
cs43130_pcm_startup	,	F_45
clk_req	,	V_223
SND_SOC_DAIFMT_CBM_CFM	,	V_159
SNDRV_PCM_HW_PARAM_RATE	,	V_283
"DC threshold[%d]: %u.\n"	,	L_35
cs43130_volatile_register	,	F_1
cs43130_show_dc_r	,	F_58
dapm_widgets	,	V_413
EINVAL	,	V_64
CS43130_XSP_CLOCK_CONF	,	V_189
cs43130_show_dc_l	,	F_57
CS43130_HP_MEAS_LOAD_1_SHIFT	,	V_326
dai_mode_val	,	V_149
CS43130_PWDN_CTL	,	V_14
msk	,	V_310
data	,	V_356
bw_map	,	V_119
cs43130_pcm_dsd_mix	,	F_25
CS43130_XSP_CH_2_SZ_EN	,	V_35
num	,	V_201
bitwidth	,	V_115
"bitwidth_sclk = %u, num_ch = %u\n"	,	L_14
device_attribute	,	V_301
all_hp_widgets	,	V_405
dai	,	V_219
CS43130_SP_M_LSB_DATA_SHIFT	,	V_197
regcache_mark_dirty	,	F_112
cs43130_48_clk_gen	,	V_192
i2c_device_id	,	V_388
enumerated	,	V_247
"HP unplugged\n"	,	L_45
scnprintf	,	F_56
len_clk_gen_table	,	V_135
CS43130_SP_LCPOL_IN_MASK	,	V_163
"cirrus,xtal-ibias"	,	L_50
runtime	,	V_282
dapm_routes	,	V_415
all_hp_routes	,	V_408
PTR_ERR	,	F_88
CS43130_XSP_3ST_MASK	,	V_419
cs43130_i2c_probe	,	F_83
CS43130_PDN_XTAL_MASK	,	V_97
CS43130_XTAL_IBIAS_15UA	,	V_386
pll_div_int	,	V_77
devm_regulator_bulk_get	,	F_89
CS43130_PDN_PLL_MASK	,	V_107
"HP load measure failed\n"	,	L_32
frm_delay	,	V_141
CS43130_PLL_SET_10	,	V_22
CS43130_HP_LOAD_1	,	V_44
cs43130_runtime_suspend	,	F_109
dai_format	,	V_152
CS43130_CHIP_ID	,	V_260
dc_meas	,	V_369
CS43130_XTAL_ERR_INT	,	V_366
CS43130_ASP_CH_1_SZ_EN	,	V_30
cs43130_change_clksrc	,	F_13
"cs43130_hp"	,	L_49
pll_mode	,	V_80
pm_runtime_set_active	,	F_99
CS43130_CLKOUT_CTL	,	V_23
msecs_to_jiffies	,	F_16
CS43130_MCLK_SRC_RCO	,	V_113
"Failed to request IRQ: %d\n"	,	L_63
cs43130_ac_freq	,	V_308
snd_soc_jack_report	,	F_69
addr	,	V_313
cs43130_clk_gen	,	V_133
value	,	V_246
CS43130_XSP_CH_1_SZ_EN	,	V_34
sclk_edge	,	V_144
dev_attr_hpload_ac_l	,	V_378
CS43130_SP_LCPR_DATA_MASK	,	V_173
pm_runtime_enable	,	F_100
dev_attr_hpload_ac_r	,	V_379
CS43130_SYS_CLK_CTL_1	,	V_11
CS43130_ASP_PCM_DAI	,	V_120
params_width	,	F_30
of_property_read_u16_array	,	F_82
GPIOD_OUT_LOW	,	V_397
irqreturn_t	,	T_5
CS43130_ASP_CH_2_SZ_EN	,	V_31
jack	,	V_347
pm_runtime_use_autosuspend	,	F_98
CS43130_REV_ID	,	V_402
snd_soc_dai	,	V_218
queue_work	,	F_73
cs43130_hpin_event	,	F_44
device_remove_file	,	F_105
CS43130_PCM_PATH_CTL_2	,	V_40
sclk	,	V_234
SND_SOC_DAIFMT_DSP_A	,	V_155
CS43130_PCM_PATH_CTL_1	,	V_271
SND_SOC_DAIFMT_DSP_B	,	V_156
