// Seed: 3234894977
module module_0 (
    input wire id_0,
    input tri1 id_1,
    output supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output supply0 id_5,
    output tri0 id_6,
    output tri id_7,
    output tri id_8,
    input supply0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    output supply1 id_12,
    output wire id_13
);
  initial id_3 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output wor id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    output uwire id_6,
    output wire id_7,
    input supply0 id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input tri1 id_12
    , id_16,
    input tri1 id_13,
    output wand id_14
);
  assign id_4 = 1;
  module_0(
      id_5, id_5, id_14, id_10, id_1, id_1, id_14, id_4, id_14, id_11, id_12, id_8, id_6, id_10
  );
endmodule
