Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr 21 16:14:29 2017
| Host         : gsc-250 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_methodology -file dma_wrapper_methodology_drc_routed.rpt -rpx dma_wrapper_methodology_drc_routed.rpx
| Design       : dma_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                     | 12         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 8          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on axi_resetn relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn5_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn5_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn5_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on leds8_tri_o[7] relative to clock(s) clk_fpga_0 
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 12)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 11)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 10)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 9)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 8)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 11)
Related violations: <none>

XDCC-2#6 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[5] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 7)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 13)
Related violations: <none>

XDCC-2#7 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[6] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 6)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 15)
Related violations: <none>

XDCC-2#8 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on leds8_tri_o[7] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/constrs_2/new/dma_wrapper.xdc (Line: 5)
Previous Source: /home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axi_gpio_1_0/dma_axi_gpio_1_0_board.xdc (Line: 17)
Related violations: <none>


