{:input (genetic.crossover/dumb-crossover 944763245 (genetic.mutation/change-names-remove-clause 411267801 (genetic.mutation/change-names-remove-clause 878057079 (genetic.mutation/change-constant-value 1815323314 (genetic.mutation/change-names-remove-clause 659658994 (genetic.mutation/change-names-remove-clause 1414398409 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))))))) (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire3_6_:missing , \\wire9_:missing , wire16_10, \\wire12_:missing , \\wire13_:missing , wire14_54, \\wire15_50_56_47_45_:missing_38_52_42_37 , wire17_10, wire18_40, wire19_44, wire21_49, wire22_10, wire24_53, wire25_55);\n  wire \\:missing_edge ;\n  wire wire0;\n  wire wire10_46;\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  input wire14_54;\n  wire wire14_54;\n  input \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  wire \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  inout wire16_10;\n  wire wire16_10;\n  output wire17_10;\n  wire wire17_10;\n  output wire18_40;\n  wire wire18_40;\n  output wire19_44;\n  wire wire19_44;\n  output wire21_49;\n  wire wire21_49;\n  output wire22_10;\n  wire wire22_10;\n  output wire24_53;\n  wire wire24_53;\n  output wire25_55;\n  wire wire25_55;\n  wire wire26;\n  wire wire27_10;\n  wire wire27_52;\n  wire \\wire27_:missing ;\n  wire wire28_56;\n  wire wire29_10;\n  wire wire30_10;\n  wire wire31_41;\n  wire wire31_42;\n  wire \\wire31_:missing ;\n  wire wire32_10;\n  wire wire32_43;\n  wire wire32_45;\n  wire wire33_46;\n  wire wire33_47;\n  wire \\wire33_:missing ;\n  wire wire34_10;\n  wire \\wire34_:missing ;\n  wire wire37_35;\n  wire wire37_41;\n  wire wire37_48;\n  wire wire37_51;\n  wire wire37_53;\n  wire wire37_55;\n  wire wire37_7;\n  input \\wire3_6_:missing ;\n  wire \\wire3_6_:missing ;\n  wire wire43_44;\n  wire wire48_49;\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_54 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire:missing_edge ;\n  assign \\wire33_:missing  = 4'h8 >> { wire33_47, wire33_46 };\n  assign \\wire34_:missing  = 4'h8 >> { wire34_10, wire34_10 };\n  assign \\wire:missing_edge  = 4'hx >> { \\wire3_6_:missing , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'hx >> wire37_7;\n  assign \\wire27_:missing  = 4'h8 >> { wire27_52, wire27_10 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire28_56, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire29_10, wire29_10 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire30_10, wire30_10 };\n  assign \\wire31_:missing  = 4'h8 >> { wire31_42, wire31_41 };\n  assign wire32_43 = 4'h8 >> { wire32_45, wire32_10 };\n  assign wire0 = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire26 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire28_56 = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign wire25_55 = wire37_55;\n  assign \\wire:missing_54  = wire14_54;\n  assign wire24_53 = wire37_53;\n  assign wire27_52 = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign \\wire:missing_51  = wire37_51;\n  assign \\wire:missing_edge  = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign wire21_49 = wire48_49;\n  assign wire48_49 = wire37_48;\n  assign wire33_47 = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign wire33_46 = wire10_46;\n  assign wire32_45 = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign wire19_44 = wire43_44;\n  assign wire43_44 = wire32_43;\n  assign wire31_42 = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign wire31_41 = wire37_41;\n  assign wire18_40 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign wire37_7 = \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  assign \\wire:missing_36  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire37_35;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:3.1-105.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire3_6_:missing , \\wire9_:missing , wire16_10, \\wire12_:missing , \\wire13_:missing , wire14_54, \\wire15_50_56_47_45_:missing_38_52_42_37 , wire17_10, wire18_40, wire19_44, wire21_49, wire22_10, wire24_53, wire25_55);\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:5.8-5.13\" *)\n  wire wire0;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:7.9-7.25\" *)\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:9.9-9.25\" *)\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:11.9-11.18\" *)\n  input wire14_54;\n  wire wire14_54;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:13.9-13.49\" *)\n  input \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  wire \\wire15_50_56_47_45_:missing_38_52_42_37 ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:15.9-15.18\" *)\n  inout wire16_10;\n  wire wire16_10;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:17.10-17.19\" *)\n  output wire17_10;\n  wire wire17_10;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:19.10-19.19\" *)\n  output wire18_40;\n  wire wire18_40;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:21.10-21.19\" *)\n  output wire19_44;\n  wire wire19_44;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:23.10-23.19\" *)\n  output wire21_49;\n  wire wire21_49;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:25.10-25.19\" *)\n  output wire22_10;\n  wire wire22_10;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:27.10-27.19\" *)\n  output wire24_53;\n  wire wire24_53;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:29.10-29.19\" *)\n  output wire25_55;\n  wire wire25_55;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:31.8-31.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:33.8-33.17\" *)\n  wire wire27_52;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:35.8-35.17\" *)\n  wire wire28_56;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:39.8-39.17\" *)\n  wire wire31_42;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:41.8-41.17\" *)\n  wire wire32_10;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:42.8-42.17\" *)\n  wire wire32_43;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:43.8-43.17\" *)\n  wire wire32_45;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:45.8-45.17\" *)\n  wire wire33_47;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:49.8-49.17\" *)\n  wire wire37_35;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:51.8-51.17\" *)\n  wire wire37_48;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:53.8-53.17\" *)\n  wire wire37_53;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:54.8-54.17\" *)\n  wire wire37_55;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:55.8-55.16\" *)\n  wire wire37_7;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:56.9-56.26\" *)\n  input \\wire3_6_:missing ;\n  wire \\wire3_6_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:58.8-58.17\" *)\n  wire wire43_44;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:59.8-59.17\" *)\n  wire wire48_49;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:60.9-60.24\" *)\n  input \\wire9_:missing ;\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:62.8-62.24\" *)\n  wire \\wire:missing_36 ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:64.8-64.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_54 ;\n  (* src = \"/tmp/fuzzmount745B5940/6A63FA04.v:65.9-65.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0 = 1'h0;\n  assign \\wire15_50_56_47_45_:missing_38_52_42_37  = 1'h1;\n  assign wire17_10 = 1'hx;\n  assign wire18_40 = 1'h1;\n  assign wire19_44 = 1'hx;\n  assign wire21_49 = 1'hx;\n  assign wire22_10 = 1'hx;\n  assign wire24_53 = 1'hx;\n  assign wire25_55 = 1'hx;\n  assign wire26 = 1'h0;\n  assign wire27_52 = 1'h1;\n  assign wire28_56 = 1'h1;\n  assign wire31_42 = 1'h1;\n  assign wire32_10 = 1'hx;\n  assign wire32_43 = 1'hx;\n  assign wire32_45 = 1'h1;\n  assign wire33_47 = 1'h1;\n  assign wire37_35 = 1'h1;\n  assign wire37_48 = 1'hx;\n  assign wire37_53 = 1'hx;\n  assign wire37_55 = 1'hx;\n  assign wire37_7 = 1'h1;\n  assign wire43_44 = 1'hx;\n  assign wire48_49 = 1'hx;\n  assign \\wire:missing_36  = 1'h1;\n  assign \\wire:missing_54  = wire14_54;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  0:06:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew/src/top.v'.\nSBY  0:06:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] Copy '/tmp/fuzzmount745B5940/6A63FA04.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew/src/6A63FA04.v'.\nSBY  0:06:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] Copy '/tmp/fuzzmount745B5940/6A63FA04.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew/src/6A63FA04.post.v'.\nSBY  0:06:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: abc pdr\nSBY  0:06:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: /tmp/fuzzmount745B5940/top.v:35: Warning: Identifier `\\clk' is implicitly declared.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6A63FA04.v:74$86_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6A63FA04.v:74$86.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6A63FA04.v:75$87_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6A63FA04.v:75$87.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/6A63FA04.v:70$82_Y [0] between cell $shr$/tmp/fuzzmount745B5940/6A63FA04.v:70$82.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire presynth.\\wire25_55 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire presynth.\\wire24_53 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire presynth.\\wire22_10 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire presynth.\\wire21_49 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire presynth.\\wire17_10 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire presynth.\\wire32_10 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:06:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] base: finished (returncode=0)\nSBY  0:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire presynth.\\wire25_55 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire presynth.\\wire24_53 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire presynth.\\wire22_10 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire presynth.\\wire21_49 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire presynth.\\wire17_10 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire presynth.\\wire32_10 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire top.\\y_post_5 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire top.\\y_pre_5 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  0:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] aig: finished (returncode=0)\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: Warning: The network has no constraints.\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: finished (returncode=0)\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] engine_0: Status returned by engine: FAIL\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] summary: engine_0 (abc pdr) returned FAIL\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew'.\nSBY  0:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpr4hf_2ew] DONE (FAIL, rc=2)\n", :err ""}}}