Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1290982599624f309af360ba7277d285 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot whack_a_mole_top_testbench_behav xil_defaultlib.whack_a_mole_top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider100MHzTo1kHz
Compiling module xil_defaultlib.clock_divider100MHzTo1Hz
Compiling module xil_defaultlib.down_counter
Compiling module xil_defaultlib.startup
Compiling module xil_defaultlib.startup1
Compiling module xil_defaultlib.count2
Compiling module xil_defaultlib.display_control
Compiling module xil_defaultlib.seven_segment_decoder
Compiling module xil_defaultlib.whack_a_mole_top
Compiling module xil_defaultlib.whack_a_mole_top_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot whack_a_mole_top_testbench_behav
