// Generated by CIRCT firtool-1.62.0
// VCS coverage exclude_file
module ram_65536x8(
  input  [15:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [7:0]  R0_data,
  input  [15:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [7:0]  W0_data
);

  reg [7:0] Memory[0:65535];
  always @(posedge W0_clk) begin
    if (W0_en & 1'h1)
      Memory[W0_addr] <= W0_data;
  end // always @(posedge)
  assign R0_data = R0_en ? Memory[R0_addr] : 8'bx;
endmodule

module RAM(
  input         clock,
                reset,
  input  [7:0]  io_in,
  input  [15:0] io_addr,
  input         io_write,
  output [7:0]  io_out
);

  ram_65536x8 ram_ext (
    .R0_addr (io_addr),
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (io_out),
    .W0_addr (io_addr),
    .W0_en   (io_write),
    .W0_clk  (clock),
    .W0_data (io_in)
  );
endmodule

