#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 24 11:35:44 2021
# Process ID: 18336
# Current directory: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22708 D:\Documents\workspace\CPP_Schoolworks\ECE4304L\ECE4304L_Lab6\ECE4304L_Lab6_VHDL\ECE4304L_Lab6_VHDL.xpr
# Log file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/vivado.log
# Journal file: D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sim_1/new/downcounter_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sim_1/new/downcounter_tb.vhd
file delete -force D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sim_1/new/downcounter_tb.vhd
import_files {D:/Documents/workspace/Vivado_Playground/FDRE/FDRE.srcs/sources_1/new/miscs.vhd D:/Documents/workspace/Vivado_Playground/FDRE/FDRE.srcs/sources_1/new/DFlipFlop_SyncRst.vhd D:/Documents/workspace/Vivado_Playground/FDRE/FDRE.srcs/sources_1/new/FlipFlops.vhd D:/Documents/workspace/Vivado_Playground/FDRE/FDRE.srcs/sources_1/new/misc.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/FlipFlops.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/misc.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/miscs.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/DFlipFlop_SyncRst.vhd] -no_script -reset -force -quiet
remove_files  {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/FlipFlops.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/misc.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/miscs.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/imports/new/DFlipFlop_SyncRst.vhd}
add_files {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/ctrl7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/hex7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/decoder8bit.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipFlop_SyncRst.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipflop.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/muxNbits8x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/top.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/upcounter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/NbitReg.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/ctrl7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/hex7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/decoder8bit.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/barrel.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipFlop_SyncRst.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/mux2x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/muxNbits8x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/top.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipflop.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/NbitReg.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/upcounter.vhd] -no_script -reset -force -quiet
remove_files  {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipflop.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/NbitReg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/upcounter.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
add_files {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/ctrl7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/hex7seg.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/decoder8bit.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/barrel.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipFlop_SyncRst.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/mux2x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/muxNbits8x1.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/top.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/upcounter.vhd D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sim_1/new/top_tb.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/downcounter.vhd
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipFlop_SyncRst.vhd] -no_script -reset -force -quiet
remove_files  D:/Documents/workspace/CPP_Schoolworks/ECE4304L/ECE4304L_Lab6/ECE4304L_Lab6_VHDL/ECE4304L_Lab6_VHDL.srcs/sources_1/new/DFlipFlop_SyncRst.vhd
launch_simulation
close_design
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run all
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run all
run all
run 655290 ns
run 655290 ns
relaunch_sim
run 655290 ns
relaunch_sim
run 700000 ns
close_sim
launch_simulation
source top_tb_TEXTIO.tcl
run 700000 ns
synth_design -rtl -name rtl_1
close_sim
