# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2.2.srcs/sources_1/new/range_adjuster.vhd" \
"../../../../lab2.2.srcs/sources_1/new/sliding_window_adder.vhd" \
"../../../../lab2.2.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
