# Reading C:/modeltech64_10.0a/tcl/vsim/pref.tcl 
# //  ModelSim SE-64 10.0a Feb 17 2011 
# //
# //  Copyright 1991-2011 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {tb_UARTest1.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UARTTransmitter
# -- Compiling architecture Behavioral of UARTTransmitter
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UARTReciever
# -- Compiling architecture Behavioral of UARTReciever
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UARTCtrl
# -- Compiling architecture Behavioral of UARTCtrl
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED7SEG
# -- Compiling architecture BEH1 of LED7SEG
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BaudRateGenerator
# -- Compiling architecture Behavioral of BaudRateGenerator
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity UARTest1
# -- Compiling architecture Behavioral of UARTest1
# Model Technology ModelSim SE-64 vcom 10.0a Compiler 2011.02 Feb 17 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity tb_UARTest1
# -- Compiling architecture behavior of tb_UARTest1
# vsim -lib work -voptargs=\"+acc\" -t 1ps work.tb_UARTest1 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 6
#           Attempting to use alternate WLF file "./wlft7c0vta".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7c0vta
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_uartest1(behavior)#1
# Loading work.uartest1(behavioral)#1
# Loading work.uartreciever(behavioral)#1
# Loading work.uarttransmitter(behavioral)#1
# Loading work.baudrategenerator(behavioral)#1
# Loading work.uartctrl(behavioral)#1
# Loading work.led7seg(beh1)#1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_uartest1(behavior)#1
# Loading work.uartest1(behavioral)#1
# Loading work.uartreciever(behavioral)#1
# Loading work.uarttransmitter(behavioral)#1
# Loading work.baudrategenerator(behavioral)#1
# Loading work.uartctrl(behavioral)#1
# Loading work.led7seg(beh1)#1
run 1 ms
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_uartest1(behavior)#1
# Loading work.uartest1(behavioral)#1
# Loading work.uartreciever(behavioral)#1
# Loading work.uarttransmitter(behavioral)#1
# Loading work.baudrategenerator(behavioral)#1
# Loading work.uartctrl(behavioral)#1
# Loading work.led7seg(beh1)#1
run 1 ms
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tb_uartest1(behavior)#1
# Loading work.uartest1(behavioral)#1
# Loading work.uartreciever(behavioral)#1
# Loading work.uarttransmitter(behavioral)#1
# Loading work.baudrategenerator(behavioral)#1
# Loading work.uartctrl(behavioral)#1
# Loading work.led7seg(beh1)#1
run 1 ms
run 5 ms
