[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mux_rs1|mux_rs1>io_rs1_out",
    "sources":[
      "~mux_rs1|mux_rs1>io_sel",
      "~mux_rs1|mux_rs1>io_alu_out",
      "~mux_rs1|mux_rs1>io_rs1"
    ]
  }
]