<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/memory/generic/xml/attribute_info/generic_memory_ddr5_eff_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022,2023                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- EKB-Mirror-To: hostboot -->

<!-- -->
<!-- @file generic_memory_ddr5_eff_attributes.xml -->
<!-- @brief Calculated effective attribute definitions that are derived from DDR5 SPD -->
<!-- -->
<!-- *HWP HWP Owner: Louis Stermole <stermole@us.ibm.com> -->
<!-- *HWP HWP Backup: Stephen Glancy <sglancy@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 2 -->
<!-- *HWP Consumed by: HB:FSP -->
<!-- -->

<attributes>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_TX_SLEW_RISE_DQ</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Pull-up slew rate control for DBYTE transmitter.
      Valid values are 0-255
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_tx_slew_rise_dq</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_TX_SLEW_FALL_DQ</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Pull-down slew rate control for DBYTE transmitter.
      Valid values are 0-255
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_tx_slew_fall_dq</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_TX_SLEW_RISE_AC</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      [Channel]
      Pull-up slew rate control for CAC transmitters.
      Valid values are 0-255
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
    <mssAccessorName>ddr5_tx_slew_rise_ac</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_TX_SLEW_FALL_AC</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      [Channel]
      Pull-down slew rate control for CAC transmitters.
      Valid values are 0-255
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
    <mssAccessorName>ddr5_tx_slew_fall_ac</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_TX_SLEW_RISE_CK</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      [Channel]
      Pull-up slew rate control for clock.
      Valid values are 0-255
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <array>2</array>
    <mssAccessorName>ddr5_tx_slew_rise_ck</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_TX_SLEW_FALL_CK</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Pull-down slew rate control for clock.
      Valid values are 0-255
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_tx_slew_fall_ck</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_EN_TX_DQ_PREAMBLE_PATTERN_U0</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Control the length of DDR5 write DQ preamble for U0
      EnTxDqPreamblePatternU0 in phyinit struct
    </description>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>
        TCK0 = 0,
        TCK1 = 0x1,
        TCK2 = 0x3,
        TCK3 = 0x7,
        TCK4 = 0xF
    </enum>
    <default>TCK0</default>
    <mssAccessorName>ddr5_en_tx_dq_preamble_pattern_u0</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_EN_TX_DQ_PREAMBLE_PATTERN_U1</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Control the length of DDR5 write DQ preamble for U1
      EnTxDqPreamblePatternU1 in phyinit struct
    </description>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>
        TCK0 = 0,
        TCK1 = 0x1,
        TCK2 = 0x3,
        TCK3 = 0x7,
        TCK4 = 0xF
    </enum>
    <default>TCK0</default>
    <mssAccessorName>ddr5_en_tx_dq_preamble_pattern_u1</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_EN_TX_DM_PREAMBLE_PATTERN</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Control the length of DDR5 write DM preamble
      EnTxDmPreamblePattern in phyinit struct
    </description>
    <valueType>uint8</valueType>
    <writeable/>
    <enum>
        TCK0 = 0,
        TCK1 = 0x1,
        TCK2 = 0x3,
        TCK3 = 0x7,
        TCK4 = 0xF
    </enum>
    <default>TCK0</default>
    <mssAccessorName>ddr5_en_tx_dm_preamble_pattern</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_TX_DQ_PREAMBLE_PATTERN_U0</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Control the pattern of DDR5 write DQ preamble for U0
      TxDqPreamblePatternU0 in phyinit struct
    </description>
    <valueType>uint8</valueType>
    <writeable/>
    <default>0</default>
    <mssAccessorName>ddr5_tx_dq_preamble_pattern_u0</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_TX_DQ_PREAMBLE_PATTERN_U1</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Control the pattern of DDR5 write DQ preamble for U1
      TxDqPreamblePatternU1 in phyinit struct
    </description>
    <valueType>uint8</valueType>
    <writeable/>
    <default>0</default>
    <mssAccessorName>ddr5_tx_dq_preamble_pattern_u1</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_DDR5_TX_DM_PREAMBLE_PATTERN</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Control the pattern of DDR5 write DM preamble
      TxDmPreamblePattern in phyinit struct
    </description>
    <valueType>uint8</valueType>
    <writeable/>
    <default>0</default>
    <mssAccessorName>ddr5_tx_dm_preamble_pattern</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_REDUNDANT_CS_EN</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
        Rank0 DRAM will be half driven by CS0 and CS2.
        Rank1 DRAM will be half driven by CS1 and CS3.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <enum>DISABLE = 0, ENABLE = 1</enum>
    <writeable/>
    <array>2</array>
    <mssUnits>bool</mssUnits>
    <mssAccessorName>ddr5_redundant_cs_en</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_RXEN_ADJ</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Offset to apply at the end of RxEn training (in fine steps).
      Signed value: if bit 0 == '1' value is negative
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_rxen_adj</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_WL_ADJ_START</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Offset to apply before internal WL (in fine steps).
      WL_ADJ_START is subtracted from the TxDqsDly value found after
      external WL, to be used as the starting point for internal WL.
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <mssAccessorName>ddr5_wl_adj_start</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_WL_ADJ_END</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Offset to apply after internal WL (in fine steps).
      WL_ADJ_END is added to the TxDqsDly value found after
      internal WL, to be used as the final value.
    </description>
    <initToZero></initToZero>
    <valueType>uint16</valueType>
    <writeable/>
    <mssAccessorName>ddr5_wl_adj_end</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_PHY_VREF_RD</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      Vref level to be used by the PHY during reads for DDR5.
      The units of this field are a percentage of VDDQ according
      to the following equation: Receiver Vref =
      VDDQ*PhyVref[6:0]/128. For example to set Vref at 0.25*VDDQ,
      set this field to 0x20.
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_phy_vref_rd</mssAccessorName>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_RTT_PARK_RD</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      RTT_PARK setting for read accesses. Bits[4:6] bitmap setting
      for non-target ranks 3 to 0, respectively (bit 7 is not used). If
      a bit is set, corresponding ranks use RTT_PARK during Reads to this
      rank; otherwise, RTT_NOM_RD is used.
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_rtt_park_rd</mssAccessorName>
    <array>2 4</array>
  </attribute>

  <attribute>
    <id>ATTR_MEM_EFF_DDR5_RTT_PARK_WR</id>
    <targetType>TARGET_TYPE_MEM_PORT</targetType>
    <description>
      RTT_PARK setting for write accesses. Bits[4:6] bitmap setting
      for non-target ranks 3 to 0, respectively (bit 7 is not used). If
      a bit is set, corresponding ranks use RTT_PARK during Writes to this
      rank; otherwise, RTT_NOM_RD is used.
      ARRAY[DIMM][RANK]
    </description>
    <initToZero></initToZero>
    <valueType>uint8</valueType>
    <writeable/>
    <mssAccessorName>ddr5_rtt_park_wr</mssAccessorName>
    <array>2 4</array>
  </attribute>

  <attribute>
        <id>ATTR_MEM_DDR5_SPD_CL_SUPPORTED</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Cas Latency Supported by DDR5 DRAM
        </description>
        <initToZero></initToZero>
        <valueType>uint64</valueType>
        <writeable/>
        <mssAccessorName>ddr5_spd_cl_supported</mssAccessorName>
    </attribute>


  <attribute>
        <id>ATTR_MEM_EFF_DDR5_CHB_ACTIVE</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
             Used when the DFI1 channel exists
                0 not active
                1 active
        </description>
        <valueType>uint8</valueType>
        <default>1</default>
        <writeable/>
        <mssAccessorName>ddr5_chb_active</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_DDR5_MEM_PORT_ENABLE</id>
        <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
        <description>
            Byte 235 - Enabled Phys and channels is based on mem ports per ocmb target
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>NOT_EN = 0, PORT0_EN = 1, PORT1_EN = 2, BOTH_EN = 3</enum>
        <sbeAttrSync toSBE="1" fromSBE="0" chipTypes="ody">
          <targetTypes>TARGET_TYPE_OCMB_CHIP</targetTypes>
        </sbeAttrSync>
        <mssAccessorName>ddr5_mem_port_enable</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_DDR5_CHANNEL_BUS_WIDTH</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Byte 235 - Bus Width for Channels A and B
            ARRAY[CHANNEL]
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <enum>NOT_USED = 0, 32_BITS = 32, 36_BITS = 36, 40_BITS = 40</enum>
        <mssAccessorName>ddr5_channel_bus_width</mssAccessorName>
        <array>2</array>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_DDR5_VREFCS_SWEEP_MIN</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Low bound of the Vref sweep range used during VrefCS training
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>ddr5_vrefcs_sweep_min</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_DDR5_VREFCS_SWEEP_MAX</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            High bound of the Vref sweep range used during VrefCS training.
            The max value is not included in the sweep
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>ddr5_vrefcs_sweep_max</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_DDR5_VREFCA_SWEEP_MIN</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            Low bound of the Vref sweep range used during VrefCA training
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>ddr5_vrefca_sweep_min</mssAccessorName>
    </attribute>

    <attribute>
        <id>ATTR_MEM_EFF_DDR5_VREFCA_SWEEP_MAX</id>
        <targetType>TARGET_TYPE_MEM_PORT</targetType>
        <description>
            High bound of the Vref sweep range used during VrefCA training.
            The max value is not included in the sweep
        </description>
        <initToZero></initToZero>
        <valueType>uint8</valueType>
        <writeable/>
        <mssAccessorName>ddr5_vrefca_sweep_max</mssAccessorName>
    </attribute>

</attributes>
