// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1,
        weight_buffer_0_address0,
        weight_buffer_0_ce0,
        weight_buffer_0_q0,
        weight_buffer_0_address1,
        weight_buffer_0_ce1,
        weight_buffer_0_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1,
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1,
        grp_fu_664_p_din0,
        grp_fu_664_p_din1,
        grp_fu_664_p_opcode,
        grp_fu_664_p_dout0,
        grp_fu_664_p_ce,
        grp_fu_668_p_din0,
        grp_fu_668_p_din1,
        grp_fu_668_p_opcode,
        grp_fu_668_p_dout0,
        grp_fu_668_p_ce,
        grp_fu_672_p_din0,
        grp_fu_672_p_din1,
        grp_fu_672_p_opcode,
        grp_fu_672_p_dout0,
        grp_fu_672_p_ce,
        grp_fu_676_p_din0,
        grp_fu_676_p_din1,
        grp_fu_676_p_dout0,
        grp_fu_676_p_ce,
        grp_fu_680_p_din0,
        grp_fu_680_p_din1,
        grp_fu_680_p_dout0,
        grp_fu_680_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1;
output  [9:0] weight_buffer_0_address0;
output   weight_buffer_0_ce0;
input  [31:0] weight_buffer_0_q0;
output  [9:0] weight_buffer_0_address1;
output   weight_buffer_0_ce1;
input  [31:0] weight_buffer_0_q1;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0;
output  [15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0;
output  [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
output   conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1;
output  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1;
input  [31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1;
output  [31:0] grp_fu_664_p_din0;
output  [31:0] grp_fu_664_p_din1;
output  [1:0] grp_fu_664_p_opcode;
input  [31:0] grp_fu_664_p_dout0;
output   grp_fu_664_p_ce;
output  [31:0] grp_fu_668_p_din0;
output  [31:0] grp_fu_668_p_din1;
output  [1:0] grp_fu_668_p_opcode;
input  [31:0] grp_fu_668_p_dout0;
output   grp_fu_668_p_ce;
output  [31:0] grp_fu_672_p_din0;
output  [31:0] grp_fu_672_p_din1;
output  [1:0] grp_fu_672_p_opcode;
input  [31:0] grp_fu_672_p_dout0;
output   grp_fu_672_p_ce;
output  [31:0] grp_fu_676_p_din0;
output  [31:0] grp_fu_676_p_din1;
input  [31:0] grp_fu_676_p_dout0;
output   grp_fu_676_p_ce;
output  [31:0] grp_fu_680_p_din0;
output  [31:0] grp_fu_680_p_din1;
input  [31:0] grp_fu_680_p_dout0;
output   grp_fu_680_p_ce;

reg ap_idle;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1;
reg[31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1;
reg[9:0] weight_buffer_0_address0;
reg weight_buffer_0_ce0;
reg[9:0] weight_buffer_0_address1;
reg weight_buffer_0_ce1;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0;
reg[15:0] conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0;
reg[9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1;
reg conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1;
reg[31:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state38_pp0_stage18_iter1;
wire    ap_block_pp0_stage18_subdone;
reg   [0:0] icmp_ln38_reg_3188;
reg    ap_condition_exit_pp0_iter0_stage18;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_1181;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_state41_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state26_pp0_stage6_iter1;
wire    ap_block_state45_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state31_pp0_stage11_iter1;
wire    ap_block_state50_pp0_stage11_iter2;
wire    ap_block_pp0_stage11_11001;
reg   [31:0] reg_1189;
wire   [31:0] grp_fu_1091_p4;
reg   [31:0] reg_1196;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state29_pp0_stage9_iter1;
wire    ap_block_state48_pp0_stage9_iter2;
wire    ap_block_pp0_stage9_11001;
wire   [31:0] grp_fu_1100_p4;
reg   [31:0] reg_1202;
reg   [31:0] reg_1210;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_state42_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state28_pp0_stage8_iter1;
wire    ap_block_state47_pp0_stage8_iter2;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_1217;
wire   [31:0] grp_fu_1109_p4;
reg   [31:0] reg_1224;
reg   [31:0] reg_1232;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_state43_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
reg   [31:0] reg_1240;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state30_pp0_stage10_iter1;
wire    ap_block_state49_pp0_stage10_iter2;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] reg_1248;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_state44_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
reg   [31:0] reg_1255;
reg   [31:0] reg_1261;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state33_pp0_stage13_iter1;
wire    ap_block_state52_pp0_stage13_iter2;
wire    ap_block_pp0_stage13_11001;
wire   [31:0] grp_fu_1118_p4;
reg   [31:0] reg_1267;
wire   [31:0] grp_fu_1127_p4;
reg   [31:0] reg_1274;
wire   [31:0] grp_fu_1083_p2;
reg   [31:0] reg_1281;
reg   [31:0] reg_1287;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state37_pp0_stage17_iter1;
wire    ap_block_pp0_stage17_11001;
wire   [31:0] grp_fu_1145_p4;
reg   [31:0] reg_1293;
reg   [31:0] reg_1299;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state34_pp0_stage14_iter1;
wire    ap_block_pp0_stage14_11001;
reg   [31:0] reg_1305;
wire   [31:0] grp_fu_1087_p2;
reg   [31:0] reg_1311;
reg   [31:0] reg_1317;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state27_pp0_stage7_iter1;
wire    ap_block_state46_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_1323;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state35_pp0_stage15_iter1;
wire    ap_block_pp0_stage15_11001;
wire   [31:0] grp_fu_1154_p4;
reg   [31:0] reg_1329;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state32_pp0_stage12_iter1;
wire    ap_block_state51_pp0_stage12_iter2;
wire    ap_block_pp0_stage12_11001;
reg   [31:0] reg_1336;
reg   [31:0] reg_1343;
reg   [31:0] reg_1349;
wire    ap_block_pp0_stage18_11001;
reg   [31:0] reg_1355;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state36_pp0_stage16_iter1;
wire    ap_block_pp0_stage16_11001;
reg   [31:0] reg_1363;
reg   [31:0] reg_1369;
reg   [31:0] reg_1375;
reg   [31:0] reg_1382;
reg   [31:0] reg_1387;
reg   [31:0] reg_1393;
reg   [31:0] reg_1399;
reg   [31:0] reg_1404;
reg   [31:0] reg_1410;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_state39_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1416;
reg   [31:0] reg_1422;
reg   [31:0] reg_1429;
reg   [31:0] reg_1434;
reg   [31:0] reg_1440;
reg   [31:0] reg_1446;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_state40_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_1452;
reg   [31:0] reg_1458;
reg   [31:0] reg_1464;
reg   [31:0] reg_1470;
reg   [31:0] reg_1475;
reg   [31:0] reg_1481;
reg   [31:0] reg_1487;
reg   [31:0] reg_1493;
reg   [31:0] reg_1499;
reg   [31:0] reg_1505;
wire   [31:0] grp_fu_1163_p4;
reg   [31:0] reg_1511;
reg   [31:0] reg_1517;
wire   [31:0] grp_fu_1172_p4;
reg   [31:0] reg_1523;
reg   [31:0] reg_1529;
reg   [31:0] reg_1535;
reg   [31:0] reg_1542;
wire   [31:0] grp_fu_1066_p2;
reg   [31:0] reg_1547;
reg   [31:0] reg_1554;
reg   [31:0] reg_1562;
reg   [31:0] reg_1570;
reg   [31:0] reg_1578;
reg   [31:0] reg_1584;
wire   [31:0] grp_fu_1071_p2;
reg   [31:0] reg_1590;
reg   [31:0] reg_1598;
reg   [31:0] reg_1603;
reg   [31:0] reg_1609;
reg   [31:0] reg_1617;
reg   [31:0] reg_1624;
reg   [2:0] r_2_reg_3180;
wire   [0:0] icmp_ln38_fu_1664_p2;
reg   [0:0] icmp_ln38_reg_3188_pp0_iter1_reg;
wire   [0:0] icmp_ln40_fu_1688_p2;
reg   [0:0] icmp_ln40_reg_3192;
wire   [2:0] select_ln38_fu_1694_p3;
reg   [2:0] select_ln38_reg_3200;
wire   [9:0] add_ln55_5_fu_1726_p2;
reg   [9:0] add_ln55_5_reg_3207;
wire   [9:0] empty_190_fu_1747_p1;
reg   [9:0] empty_190_reg_3215;
wire   [0:0] and_ln38_fu_1774_p2;
reg   [0:0] and_ln38_reg_3252;
wire   [2:0] indvars_iv_next158_dup_fu_1780_p2;
reg   [2:0] indvars_iv_next158_dup_reg_3260;
wire   [7:0] select_ln40_fu_1792_p3;
reg   [7:0] select_ln40_reg_3265;
wire   [2:0] select_ln40_1_fu_1800_p3;
reg   [2:0] select_ln40_1_reg_3272;
reg   [2:0] select_ln40_1_reg_3272_pp0_iter1_reg;
wire   [15:0] add_ln55_7_fu_1842_p2;
reg   [15:0] add_ln55_7_reg_3279;
wire   [8:0] zext_ln42_fu_1848_p1;
reg   [8:0] zext_ln42_reg_3288;
wire   [6:0] trunc_ln42_fu_1852_p1;
reg   [6:0] trunc_ln42_reg_3298;
reg   [6:0] trunc_ln42_reg_3298_pp0_iter1_reg;
wire   [15:0] zext_ln55_12_fu_1876_p1;
reg   [15:0] zext_ln55_12_reg_3305;
reg   [0:0] tmp_reg_3323;
reg   [0:0] tmp_reg_3323_pp0_iter1_reg;
reg   [0:0] tmp_reg_3323_pp0_iter2_reg;
reg   [0:0] tmp_116_reg_3328;
reg   [0:0] tmp_116_reg_3328_pp0_iter1_reg;
reg   [0:0] tmp_116_reg_3328_pp0_iter2_reg;
wire   [15:0] zext_ln55_18_fu_1934_p1;
reg   [15:0] zext_ln55_18_reg_3333;
wire   [0:0] icmp_ln55_fu_1950_p2;
reg   [0:0] icmp_ln55_reg_3351;
wire   [8:0] add_ln53_3_fu_1962_p2;
reg   [8:0] add_ln53_3_reg_3357;
wire   [0:0] icmp_ln42_1_fu_2033_p2;
reg   [0:0] icmp_ln42_1_reg_3373;
reg   [0:0] tmp_118_reg_3379;
reg   [0:0] tmp_118_reg_3379_pp0_iter1_reg;
reg   [0:0] tmp_118_reg_3379_pp0_iter2_reg;
wire   [15:0] zext_ln55_24_fu_2080_p1;
reg   [15:0] zext_ln55_24_reg_3384;
reg   [0:0] tmp_119_reg_3402;
wire   [8:0] add_ln55_3_fu_2113_p2;
reg   [8:0] add_ln55_3_reg_3408;
wire   [15:0] zext_ln55_31_fu_2137_p1;
reg   [15:0] zext_ln55_31_reg_3413;
wire   [8:0] add_ln53_4_fu_2152_p2;
reg   [8:0] add_ln53_4_reg_3431;
wire   [15:0] add_ln55_9_fu_2240_p2;
reg   [15:0] add_ln55_9_reg_3447;
wire   [31:0] tmp_5_fu_2268_p4;
reg   [31:0] tmp_5_reg_3476;
reg   [0:0] tmp_120_reg_3483;
wire   [15:0] zext_ln55_38_fu_2349_p1;
reg   [15:0] zext_ln55_38_reg_3509;
reg   [0:0] tmp_121_reg_3527;
reg   [31:0] tmp_11_reg_3532;
reg   [31:0] tmp_13_reg_3537;
reg   [31:0] weight_buffer_0_load_3_reg_3543;
wire   [15:0] add_ln55_11_fu_2459_p2;
reg   [15:0] add_ln55_11_reg_3559;
reg   [0:0] tmp_122_reg_3589;
wire   [31:0] grp_fu_1136_p4;
reg   [31:0] tmp_17_reg_3625;
reg   [0:0] tmp_123_reg_3632;
reg   [31:0] weight_buffer_0_load_4_reg_3637;
reg   [31:0] weight_buffer_0_load_8_reg_3644;
wire   [15:0] add_ln55_13_fu_2696_p2;
reg   [15:0] add_ln55_13_reg_3691;
wire   [15:0] add_ln55_15_fu_2748_p2;
reg   [15:0] add_ln55_15_reg_3700;
reg   [31:0] mul_6_reg_3731;
reg   [31:0] weight_buffer_0_load_20_reg_3746;
reg   [31:0] weight_buffer_0_load_17_reg_3778;
reg   [31:0] tmp_29_reg_3809;
reg   [31:0] tmp_37_reg_3845;
reg   [31:0] weight_buffer_0_load_18_reg_3851;
reg   [31:0] weight_buffer_0_load_22_reg_3862;
wire   [9:0] add_ln38_24_fu_2916_p2;
reg   [9:0] add_ln38_24_reg_3874;
reg   [31:0] mul_130_3_reg_3899;
reg   [31:0] weight_buffer_0_load_19_reg_3904;
reg   [31:0] weight_buffer_0_load_23_reg_3910;
reg   [31:0] tmp_47_reg_3922;
wire   [15:0] zext_ln55_45_fu_2945_p1;
reg   [15:0] zext_ln55_45_reg_3929;
reg   [31:0] weight_buffer_0_load_24_reg_3956;
wire   [15:0] zext_ln55_52_fu_2981_p1;
reg   [15:0] zext_ln55_52_reg_3973;
wire   [31:0] tmp_101_fu_2996_p4;
reg   [31:0] tmp_101_reg_3991;
reg   [31:0] mul_130_4_reg_4007;
wire   [15:0] add_ln55_47_fu_3015_p2;
reg   [15:0] add_ln55_47_reg_4012;
wire   [15:0] add_ln55_48_fu_3019_p2;
reg   [15:0] add_ln55_48_reg_4017;
wire   [15:0] add_ln55_51_fu_3033_p2;
reg   [15:0] add_ln55_51_reg_4027;
wire   [15:0] add_ln55_52_fu_3037_p2;
reg   [15:0] add_ln55_52_reg_4032;
wire   [15:0] add_ln55_53_fu_3041_p2;
reg   [15:0] add_ln55_53_reg_4037;
reg   [31:0] tmp_102_reg_4047;
reg   [31:0] mul_3_2_reg_4053;
reg   [31:0] tmp_107_reg_4098;
reg   [31:0] tmp_104_reg_4113;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4119;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4119_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4124;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4124_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4129;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4129_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4134;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4134_pp0_iter2_reg;
reg   [31:0] mul_1_3_3_reg_4139;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4144;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4144_pp0_iter2_reg;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4150;
reg   [9:0] conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4150_pp0_iter2_reg;
wire   [31:0] tmp_s_fu_3118_p4;
reg   [31:0] tmp_s_reg_4156;
reg   [31:0] mul_3_4_reg_4161;
reg   [31:0] mul_2_3_3_reg_4166;
reg   [31:0] mul_2_2_4_reg_4171;
wire   [31:0] tmp_111_fu_3127_p4;
reg   [31:0] tmp_111_reg_4176;
reg   [31:0] mul_4_3_reg_4181;
reg   [31:0] mul_1_4_3_reg_4186;
reg   [31:0] mul_2_4_3_reg_4191;
wire   [31:0] tmp_112_fu_3136_p4;
reg   [31:0] tmp_112_reg_4196;
reg   [31:0] mul_4_4_reg_4201;
reg   [31:0] mul_1_4_4_reg_4206;
reg   [31:0] mul_2_3_4_reg_4211;
reg   [31:0] mul_2_4_4_reg_4216;
reg   [31:0] tmp_10_reg_4221;
reg   [31:0] tmp_46_reg_4226;
reg   [31:0] tmp_20_reg_4231;
reg   [31:0] tmp_74_reg_4236;
reg   [31:0] tmp_30_reg_4241;
reg   [31:0] tmp_66_reg_4246;
reg   [31:0] tmp_96_reg_4251;
reg   [31:0] tmp_50_reg_4256;
reg   [31:0] tmp_110_reg_4261;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage13_subdone;
wire   [63:0] select_ln38_2_cast1_fu_1742_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] add_ln38_1_cast_fu_1757_p1;
wire   [63:0] zext_ln55_13_fu_1886_p1;
wire   [63:0] zext_ln55_19_fu_1944_p1;
wire   [63:0] add_ln38_2_cast_fu_2018_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] add_ln38_5_cast_fu_2028_p1;
wire   [63:0] zext_ln55_25_fu_2089_p1;
wire   [63:0] zext_ln55_32_fu_2146_p1;
wire   [63:0] add_ln38_6_cast_fu_2173_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] add_ln38_10_cast_fu_2183_p1;
wire   [63:0] zext_ln55_14_fu_2251_p1;
wire   [63:0] zext_ln55_20_fu_2262_p1;
wire   [63:0] add_ln38_3_cast_fu_2300_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] add_ln38_7_cast_fu_2310_p1;
wire   [63:0] zext_ln55_26_fu_2319_p1;
wire   [63:0] zext_ln55_39_fu_2358_p1;
wire   [63:0] add_ln38_11_cast_fu_2392_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] add_ln38_15_cast_fu_2402_p1;
wire   [63:0] zext_ln55_15_fu_2470_p1;
wire   [63:0] zext_ln55_33_fu_2480_p1;
wire   [63:0] add_ln38_4_cast_fu_2508_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] add_ln38_8_cast_fu_2518_p1;
wire   [63:0] zext_ln55_21_fu_2527_p1;
wire   [63:0] zext_ln55_27_fu_2537_p1;
wire   [63:0] add_ln38_12_cast_fu_2565_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] add_ln38_16_cast_fu_2575_p1;
wire   [63:0] zext_ln55_34_fu_2584_p1;
wire   [63:0] zext_ln55_40_fu_2594_p1;
wire   [63:0] add_ln38_9_cast_fu_2619_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] add_ln38_20_cast_fu_2629_p1;
wire   [63:0] zext_ln55_16_fu_2759_p1;
wire   [63:0] zext_ln55_22_fu_2770_p1;
wire   [63:0] add_ln38_13_cast_fu_2781_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] add_ln38_17_cast_fu_2791_p1;
wire   [63:0] zext_ln55_28_fu_2800_p1;
wire   [63:0] zext_ln55_41_fu_2810_p1;
wire   [63:0] add_ln38_14_cast_fu_2821_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] add_ln38_21_cast_fu_2831_p1;
wire   [63:0] zext_ln55_17_fu_2840_p1;
wire   [63:0] zext_ln55_35_fu_2850_p1;
wire   [63:0] add_ln38_18_cast_fu_2861_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] add_ln38_22_cast_fu_2871_p1;
wire   [63:0] zext_ln55_23_fu_2880_p1;
wire   [63:0] zext_ln55_29_fu_2890_p1;
wire   [63:0] add_ln38_19_cast_fu_2901_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] add_ln38_23_cast_fu_2911_p1;
wire   [63:0] zext_ln55_36_fu_2925_p1;
wire   [63:0] zext_ln55_42_fu_2935_p1;
wire   [63:0] add_ln38_24_cast_fu_2941_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln55_46_fu_2954_p1;
wire   [63:0] zext_ln55_47_fu_2965_p1;
wire   [63:0] zext_ln55_48_fu_2975_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln55_53_fu_2990_p1;
wire   [63:0] zext_ln55_43_fu_3009_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln55_54_fu_3027_p1;
wire   [63:0] zext_ln55_49_fu_3045_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln55_55_fu_3050_p1;
wire   [63:0] zext_ln55_50_fu_3055_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln55_56_fu_3060_p1;
wire   [63:0] zext_ln55_57_fu_3065_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] tmp_134_cast_fu_3076_p1;
wire   [63:0] tmp_135_cast_fu_3094_p1;
wire   [63:0] tmp_136_cast_fu_3112_p1;
reg   [7:0] col_fu_178;
wire   [7:0] add_ln55_4_fu_1956_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_182;
reg   [9:0] indvar_flatten25_fu_186;
wire   [9:0] select_ln40_6_fu_1980_p3;
reg   [5:0] i_fu_190;
wire   [5:0] select_ln38_1_fu_1702_p3;
reg   [13:0] indvar_flatten81_fu_194;
wire   [13:0] add_ln38_25_fu_1670_p2;
wire    ap_block_pp0_stage0;
reg   [31:0] grp_fu_1051_p0;
reg   [31:0] grp_fu_1051_p1;
reg   [31:0] grp_fu_1056_p0;
reg   [31:0] grp_fu_1056_p1;
reg   [31:0] grp_fu_1061_p0;
reg   [31:0] grp_fu_1061_p1;
reg   [31:0] grp_fu_1066_p0;
reg   [31:0] grp_fu_1066_p1;
reg   [31:0] grp_fu_1071_p0;
reg   [31:0] grp_fu_1071_p1;
reg   [31:0] grp_fu_1075_p0;
reg   [31:0] grp_fu_1075_p1;
reg   [31:0] grp_fu_1079_p0;
reg   [31:0] grp_fu_1079_p1;
reg   [31:0] grp_fu_1083_p0;
reg   [31:0] grp_fu_1083_p1;
reg   [31:0] grp_fu_1087_p0;
reg   [31:0] grp_fu_1087_p1;
reg   [0:0] grp_fu_1091_p3;
reg   [0:0] grp_fu_1109_p3;
wire   [5:0] add_ln38_fu_1682_p2;
wire   [8:0] tmp_113_fu_1714_p3;
wire   [9:0] zext_ln55_1_fu_1722_p1;
wire   [9:0] zext_ln55_fu_1710_p1;
wire   [5:0] mul_ln38_fu_1736_p0;
wire   [5:0] mul_ln38_fu_1736_p1;
wire   [10:0] mul_ln38_fu_1736_p2;
wire   [9:0] add_ln38_1_fu_1751_p2;
wire   [0:0] icmp_ln42_fu_1768_p2;
wire   [0:0] xor_ln38_fu_1762_p2;
wire   [0:0] or_ln40_fu_1786_p2;
wire   [9:0] zext_ln55_2_fu_1808_p1;
wire   [9:0] add_ln55_6_fu_1812_p2;
wire   [8:0] trunc_ln55_fu_1818_p1;
wire   [10:0] p_shl2_fu_1830_p3;
wire   [15:0] p_shl1_fu_1822_p3;
wire   [15:0] zext_ln55_3_fu_1838_p1;
wire   [0:0] icmp_ln42_2_fu_1856_p2;
wire   [7:0] add_ln42_fu_1862_p2;
wire   [7:0] select_ln42_fu_1868_p3;
wire   [15:0] add_ln55_16_fu_1880_p2;
wire   [7:0] add_ln53_fu_1900_p2;
wire   [0:0] icmp_ln55_1_fu_1914_p2;
wire   [7:0] add_ln55_21_fu_1920_p2;
wire   [7:0] select_ln55_fu_1926_p3;
wire   [15:0] add_ln55_22_fu_1938_p2;
wire   [8:0] grp_fu_1968_p0;
wire   [9:0] add_ln40_fu_1974_p2;
wire   [9:0] add_ln38_2_fu_2013_p2;
wire   [9:0] add_ln38_5_fu_2023_p2;
wire   [7:0] add_ln55_1_fu_2044_p2;
wire   [8:0] add_ln53_1_fu_2039_p2;
wire   [7:0] xor_ln55_fu_2063_p2;
wire   [0:0] icmp_ln55_2_fu_2057_p2;
wire  signed [8:0] sext_ln55_fu_2068_p1;
wire   [8:0] select_ln55_2_fu_2072_p3;
wire   [15:0] add_ln55_27_fu_2084_p2;
wire   [8:0] mul_ln55_fu_2099_p0;
wire   [10:0] mul_ln55_fu_2099_p1;
wire   [18:0] mul_ln55_fu_2099_p2;
wire   [0:0] icmp_ln55_3_fu_2118_p2;
wire   [8:0] add_ln55_32_fu_2124_p2;
wire   [8:0] select_ln55_3_fu_2129_p3;
wire   [15:0] add_ln55_33_fu_2141_p2;
wire   [8:0] grp_fu_2157_p0;
wire   [9:0] add_ln38_6_fu_2168_p2;
wire   [9:0] add_ln38_10_fu_2178_p2;
wire   [2:0] indvars_iv_next158_fu_2163_p2;
wire   [2:0] indvars_iv_next158_mid1_fu_2195_p2;
wire   [2:0] select_ln38_2_fu_2188_p3;
wire   [2:0] select_ln40_2_fu_2200_p3;
wire   [9:0] zext_ln55_4_fu_2207_p1;
wire   [9:0] add_ln55_8_fu_2211_p2;
wire   [8:0] trunc_ln55_1_fu_2216_p1;
wire   [10:0] p_shl4_fu_2228_p3;
wire   [15:0] p_shl3_fu_2220_p3;
wire   [15:0] zext_ln55_5_fu_2236_p1;
wire   [15:0] add_ln55_17_fu_2246_p2;
wire   [15:0] add_ln55_23_fu_2257_p2;
wire   [8:0] mul_ln55_1_fu_2280_p0;
wire   [10:0] mul_ln55_1_fu_2280_p1;
wire   [18:0] mul_ln55_1_fu_2280_p2;
wire   [9:0] add_ln38_3_fu_2295_p2;
wire   [9:0] add_ln38_7_fu_2305_p2;
wire   [15:0] add_ln55_28_fu_2315_p2;
wire   [8:0] add_ln53_2_fu_2325_p2;
wire   [0:0] icmp_ln55_4_fu_2330_p2;
wire   [8:0] add_ln55_38_fu_2336_p2;
wire   [8:0] select_ln55_4_fu_2341_p3;
wire   [15:0] add_ln55_39_fu_2353_p2;
wire   [8:0] mul_ln55_2_fu_2368_p0;
wire   [10:0] mul_ln55_2_fu_2368_p1;
wire   [18:0] mul_ln55_2_fu_2368_p2;
wire   [9:0] add_ln38_11_fu_2387_p2;
wire   [9:0] add_ln38_15_fu_2397_p2;
wire   [2:0] empty_fu_2382_p2;
wire   [2:0] p_mid1_fu_2414_p2;
wire   [2:0] select_ln38_3_fu_2407_p3;
wire   [2:0] select_ln40_3_fu_2419_p3;
wire   [9:0] zext_ln55_6_fu_2426_p1;
wire   [9:0] add_ln55_10_fu_2430_p2;
wire   [8:0] trunc_ln55_2_fu_2435_p1;
wire   [10:0] p_shl6_fu_2447_p3;
wire   [15:0] p_shl5_fu_2439_p3;
wire   [15:0] zext_ln55_7_fu_2455_p1;
wire   [15:0] add_ln55_18_fu_2465_p2;
wire   [15:0] add_ln55_34_fu_2476_p2;
wire   [8:0] mul_ln55_3_fu_2489_p0;
wire   [10:0] mul_ln55_3_fu_2489_p1;
wire   [18:0] mul_ln55_3_fu_2489_p2;
wire   [9:0] add_ln38_4_fu_2503_p2;
wire   [9:0] add_ln38_8_fu_2513_p2;
wire   [15:0] add_ln55_24_fu_2523_p2;
wire   [15:0] add_ln55_29_fu_2533_p2;
wire   [8:0] mul_ln55_4_fu_2546_p0;
wire   [10:0] mul_ln55_4_fu_2546_p1;
wire   [18:0] mul_ln55_4_fu_2546_p2;
wire   [9:0] add_ln38_12_fu_2560_p2;
wire   [9:0] add_ln38_16_fu_2570_p2;
wire   [15:0] add_ln55_35_fu_2580_p2;
wire   [15:0] add_ln55_40_fu_2590_p2;
wire   [3:0] zext_ln40_fu_2600_p1;
wire   [9:0] add_ln38_9_fu_2614_p2;
wire   [9:0] add_ln38_20_fu_2624_p2;
wire   [2:0] empty_188_fu_2603_p2;
wire   [3:0] empty_189_fu_2608_p2;
wire   [2:0] p_mid121_fu_2651_p2;
wire   [2:0] select_ln38_4_fu_2634_p3;
wire   [2:0] select_ln40_4_fu_2656_p3;
wire   [9:0] zext_ln55_8_fu_2663_p1;
wire   [9:0] add_ln55_12_fu_2667_p2;
wire   [8:0] trunc_ln55_3_fu_2672_p1;
wire   [10:0] p_shl8_fu_2684_p3;
wire   [15:0] p_shl7_fu_2676_p3;
wire   [15:0] zext_ln55_9_fu_2692_p1;
wire   [3:0] zext_ln40_1_fu_2648_p1;
wire   [3:0] p_mid123_fu_2702_p2;
wire   [3:0] select_ln38_5_fu_2641_p3;
wire   [3:0] select_ln40_5_fu_2708_p3;
wire   [9:0] zext_ln55_10_fu_2715_p1;
wire   [9:0] add_ln55_14_fu_2719_p2;
wire   [8:0] trunc_ln55_4_fu_2724_p1;
wire   [10:0] p_shl_fu_2736_p3;
wire   [15:0] p_shl9_fu_2728_p3;
wire   [15:0] zext_ln55_11_fu_2744_p1;
wire   [15:0] add_ln55_19_fu_2754_p2;
wire   [15:0] add_ln55_25_fu_2765_p2;
wire   [9:0] add_ln38_13_fu_2776_p2;
wire   [9:0] add_ln38_17_fu_2786_p2;
wire   [15:0] add_ln55_30_fu_2796_p2;
wire   [15:0] add_ln55_41_fu_2806_p2;
wire   [9:0] add_ln38_14_fu_2816_p2;
wire   [9:0] add_ln38_21_fu_2826_p2;
wire   [15:0] add_ln55_20_fu_2836_p2;
wire   [15:0] add_ln55_36_fu_2846_p2;
wire   [9:0] add_ln38_18_fu_2856_p2;
wire   [9:0] add_ln38_22_fu_2866_p2;
wire   [15:0] add_ln55_26_fu_2876_p2;
wire   [15:0] add_ln55_31_fu_2886_p2;
wire   [9:0] add_ln38_19_fu_2896_p2;
wire   [9:0] add_ln38_23_fu_2906_p2;
wire   [15:0] add_ln55_37_fu_2921_p2;
wire   [15:0] add_ln55_42_fu_2931_p2;
wire   [8:0] grp_fu_1968_p2;
wire   [15:0] add_ln55_44_fu_2949_p2;
wire   [15:0] add_ln55_45_fu_2960_p2;
wire   [15:0] add_ln55_46_fu_2971_p2;
wire   [8:0] grp_fu_2157_p2;
wire   [15:0] add_ln55_49_fu_2985_p2;
wire   [15:0] add_ln55_43_fu_3005_p2;
wire   [15:0] add_ln55_50_fu_3023_p2;
wire   [9:0] tmp_114_fu_3070_p3;
wire   [6:0] add_ln55_fu_3082_p2;
wire   [9:0] tmp_115_fu_3087_p3;
wire   [6:0] add_ln55_2_fu_3100_p2;
wire   [9:0] tmp_117_fu_3105_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage13;
reg    ap_idle_pp0_0to0;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage5_00001;
wire   [10:0] mul_ln38_fu_1736_p00;
wire   [18:0] mul_ln55_1_fu_2280_p00;
wire   [18:0] mul_ln55_2_fu_2368_p00;
wire   [18:0] mul_ln55_3_fu_2489_p00;
wire   [18:0] mul_ln55_4_fu_2546_p00;
wire   [18:0] mul_ln55_fu_2099_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U183(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1066_p0),
    .din1(grp_fu_1066_p1),
    .ce(1'b1),
    .dout(grp_fu_1066_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U184(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1071_p0),
    .din1(grp_fu_1071_p1),
    .ce(1'b1),
    .dout(grp_fu_1071_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U187(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1083_p0),
    .din1(grp_fu_1083_p1),
    .ce(1'b1),
    .dout(grp_fu_1083_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U188(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1087_p0),
    .din1(grp_fu_1087_p1),
    .ce(1'b1),
    .dout(grp_fu_1087_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U189(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(grp_fu_1091_p3),
    .dout(grp_fu_1091_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U190(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(icmp_ln55_reg_3351),
    .dout(grp_fu_1100_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U191(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(grp_fu_1109_p3),
    .dout(grp_fu_1109_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U192(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_121_reg_3527),
    .dout(grp_fu_1118_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U193(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_119_reg_3402),
    .dout(grp_fu_1127_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U194(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_120_reg_3483),
    .dout(grp_fu_1136_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U195(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(icmp_ln42_1_reg_3373),
    .dout(grp_fu_1145_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U196(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(icmp_ln55_reg_3351),
    .dout(grp_fu_1154_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U197(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_122_reg_3589),
    .dout(grp_fu_1163_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U198(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_123_reg_3632),
    .dout(grp_fu_1172_p4)
);

srcnn_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U199(
    .din0(mul_ln38_fu_1736_p0),
    .din1(mul_ln38_fu_1736_p1),
    .dout(mul_ln38_fu_1736_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U200(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1968_p0),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1968_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U201(
    .din0(mul_ln55_fu_2099_p0),
    .din1(mul_ln55_fu_2099_p1),
    .dout(mul_ln55_fu_2099_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U202(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2157_p0),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_2157_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U203(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q1),
    .din2(tmp_119_reg_3402),
    .dout(tmp_5_fu_2268_p4)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U204(
    .din0(mul_ln55_1_fu_2280_p0),
    .din1(mul_ln55_1_fu_2280_p1),
    .dout(mul_ln55_1_fu_2280_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U205(
    .din0(mul_ln55_2_fu_2368_p0),
    .din1(mul_ln55_2_fu_2368_p1),
    .dout(mul_ln55_2_fu_2368_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U206(
    .din0(mul_ln55_3_fu_2489_p0),
    .din1(mul_ln55_3_fu_2489_p1),
    .dout(mul_ln55_3_fu_2489_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U207(
    .din0(mul_ln55_4_fu_2546_p0),
    .din1(mul_ln55_4_fu_2546_p1),
    .dout(mul_ln55_4_fu_2546_p2)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U208(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_i_q0),
    .din2(tmp_122_reg_3589),
    .dout(tmp_101_fu_2996_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U209(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q1),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q1),
    .din2(tmp_reg_3323_pp0_iter1_reg),
    .dout(tmp_s_fu_3118_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U210(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .din2(tmp_116_reg_3328_pp0_iter1_reg),
    .dout(tmp_111_fu_3127_p4)
);

srcnn_mux_2_1_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_2_1_32_1_1_U211(
    .din0(conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_q0),
    .din1(conv3_float_255_255_float_32_5_5_float_float_255_255_o_q0),
    .din2(tmp_118_reg_3379_pp0_iter1_reg),
    .dout(tmp_112_fu_3136_p4)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage18),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage18)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage13))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_fu_178 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1664_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_178 <= add_ln55_4_fu_1956_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_190 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1664_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_190 <= select_ln38_1_fu_1702_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten25_fu_186 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1664_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten25_fu_186 <= select_ln40_6_fu_1980_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten81_fu_194 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1664_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten81_fu_194 <= add_ln38_25_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_182 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1664_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_182 <= select_ln40_1_fu_1800_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_1240 <= weight_buffer_0_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_1240 <= weight_buffer_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln38_24_reg_3874 <= add_ln38_24_fu_2916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln38_fu_1664_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln53_3_reg_3357 <= add_ln53_3_fu_1962_p2;
        add_ln55_5_reg_3207 <= add_ln55_5_fu_1726_p2;
        add_ln55_7_reg_3279[15 : 1] <= add_ln55_7_fu_1842_p2[15 : 1];
        and_ln38_reg_3252 <= and_ln38_fu_1774_p2;
        empty_190_reg_3215 <= empty_190_fu_1747_p1;
        icmp_ln40_reg_3192 <= icmp_ln40_fu_1688_p2;
        icmp_ln55_reg_3351 <= icmp_ln55_fu_1950_p2;
        indvars_iv_next158_dup_reg_3260 <= indvars_iv_next158_dup_fu_1780_p2;
        select_ln38_reg_3200 <= select_ln38_fu_1694_p3;
        select_ln40_1_reg_3272 <= select_ln40_1_fu_1800_p3;
        select_ln40_reg_3265 <= select_ln40_fu_1792_p3;
        tmp_116_reg_3328 <= add_ln53_fu_1900_p2[32'd7];
        tmp_reg_3323 <= select_ln40_fu_1792_p3[32'd7];
        trunc_ln42_reg_3298 <= trunc_ln42_fu_1852_p1;
        zext_ln42_reg_3288[7 : 0] <= zext_ln42_fu_1848_p1[7 : 0];
        zext_ln55_12_reg_3305[7 : 0] <= zext_ln55_12_fu_1876_p1[7 : 0];
        zext_ln55_18_reg_3333[7 : 0] <= zext_ln55_18_fu_1934_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln53_4_reg_3431 <= add_ln53_4_fu_2152_p2;
        add_ln55_3_reg_3408 <= add_ln55_3_fu_2113_p2;
        icmp_ln42_1_reg_3373 <= icmp_ln42_1_fu_2033_p2;
        tmp_118_reg_3379 <= add_ln55_1_fu_2044_p2[32'd7];
        tmp_119_reg_3402 <= mul_ln55_fu_2099_p2[32'd17];
        zext_ln55_24_reg_3384[8 : 0] <= zext_ln55_24_fu_2080_p1[8 : 0];
        zext_ln55_31_reg_3413[8 : 0] <= zext_ln55_31_fu_2137_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln55_11_reg_3559[15 : 1] <= add_ln55_11_fu_2459_p2[15 : 1];
        tmp_122_reg_3589 <= mul_ln55_3_fu_2489_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln55_13_reg_3691[15 : 1] <= add_ln55_13_fu_2696_p2[15 : 1];
        add_ln55_15_reg_3700[15 : 1] <= add_ln55_15_fu_2748_p2[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln55_47_reg_4012 <= add_ln55_47_fu_3015_p2;
        add_ln55_48_reg_4017 <= add_ln55_48_fu_3019_p2;
        add_ln55_51_reg_4027 <= add_ln55_51_fu_3033_p2;
        add_ln55_52_reg_4032 <= add_ln55_52_fu_3037_p2;
        add_ln55_53_reg_4037 <= add_ln55_53_fu_3041_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln55_9_reg_3447[15 : 1] <= add_ln55_9_fu_2240_p2[15 : 1];
        tmp_120_reg_3483 <= mul_ln55_1_fu_2280_p2[32'd17];
        tmp_5_reg_3476 <= tmp_5_fu_2268_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4119 <= tmp_134_cast_fu_3076_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4119_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4119;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4124 <= tmp_134_cast_fu_3076_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4124_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4124;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4129 <= tmp_135_cast_fu_3094_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4129_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4129;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4134 <= tmp_135_cast_fu_3094_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4134_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4134;
        icmp_ln38_reg_3188 <= icmp_ln38_fu_1664_p2;
        icmp_ln38_reg_3188_pp0_iter1_reg <= icmp_ln38_reg_3188;
        r_2_reg_3180 <= r_fu_182;
        select_ln40_1_reg_3272_pp0_iter1_reg <= select_ln40_1_reg_3272;
        tmp_116_reg_3328_pp0_iter1_reg <= tmp_116_reg_3328;
        tmp_116_reg_3328_pp0_iter2_reg <= tmp_116_reg_3328_pp0_iter1_reg;
        tmp_reg_3323_pp0_iter1_reg <= tmp_reg_3323;
        tmp_reg_3323_pp0_iter2_reg <= tmp_reg_3323_pp0_iter1_reg;
        trunc_ln42_reg_3298_pp0_iter1_reg <= trunc_ln42_reg_3298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4144 <= tmp_136_cast_fu_3112_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4144_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4144;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4150 <= tmp_136_cast_fu_3112_p1;
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4150_pp0_iter2_reg <= conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4150;
        tmp_111_reg_4176 <= tmp_111_fu_3127_p4;
        tmp_118_reg_3379_pp0_iter1_reg <= tmp_118_reg_3379;
        tmp_118_reg_3379_pp0_iter2_reg <= tmp_118_reg_3379_pp0_iter1_reg;
        tmp_s_reg_4156 <= tmp_s_fu_3118_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_130_3_reg_3899 <= grp_fu_676_p_dout0;
        weight_buffer_0_load_18_reg_3851 <= weight_buffer_0_q1;
        weight_buffer_0_load_22_reg_3862 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_130_4_reg_4007 <= grp_fu_676_p_dout0;
        tmp_102_reg_4047 <= grp_fu_1163_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_1_3_3_reg_4139 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_1_4_3_reg_4186 <= grp_fu_680_p_dout0;
        mul_2_4_3_reg_4191 <= grp_fu_1087_p2;
        mul_4_3_reg_4181 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_1_4_4_reg_4206 <= grp_fu_680_p_dout0;
        mul_2_3_4_reg_4211 <= grp_fu_1083_p2;
        mul_2_4_4_reg_4216 <= grp_fu_1087_p2;
        mul_4_4_reg_4201 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_2_4_reg_4171 <= grp_fu_1087_p2;
        mul_2_3_3_reg_4166 <= grp_fu_1083_p2;
        mul_3_4_reg_4161 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_3_2_reg_4053 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_6_reg_3731 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1181 <= weight_buffer_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1189 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1196 <= grp_fu_1091_p4;
        reg_1202 <= grp_fu_1100_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1210 <= weight_buffer_0_q1;
        reg_1217 <= weight_buffer_0_q0;
        reg_1224 <= grp_fu_1109_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1232 <= weight_buffer_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1248 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1255 <= grp_fu_676_p_dout0;
        reg_1281 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1261 <= grp_fu_680_p_dout0;
        reg_1267 <= grp_fu_1118_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1274 <= grp_fu_1127_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1287 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1293 <= grp_fu_1145_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1299 <= grp_fu_680_p_dout0;
        reg_1311 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1305 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1317 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1323 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1329 <= grp_fu_1154_p4;
        reg_1336 <= grp_fu_1127_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        reg_1343 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1349 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1355 <= grp_fu_1118_p4;
        reg_1363 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1369 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_1375 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1382 <= grp_fu_664_p_dout0;
        reg_1393 <= grp_fu_668_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1387 <= grp_fu_680_p_dout0;
        reg_1399 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1404 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1410 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1416 <= grp_fu_664_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_1422 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1429 <= grp_fu_664_p_dout0;
        reg_1434 <= grp_fu_668_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1440 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1446 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1452 <= grp_fu_680_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1458 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1464 <= grp_fu_664_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1470 <= grp_fu_676_p_dout0;
        reg_1487 <= grp_fu_1087_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1475 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1481 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1493 <= grp_fu_676_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        reg_1499 <= grp_fu_668_p_dout0;
        reg_1505 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        reg_1511 <= grp_fu_1163_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1517 <= grp_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1523 <= grp_fu_1172_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1529 <= grp_fu_668_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1535 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1542 <= grp_fu_1172_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1547 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)))) begin
        reg_1554 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1562 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_1570 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_1578 <= grp_fu_668_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1584 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_1590 <= grp_fu_1071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1598 <= grp_fu_1071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1603 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1609 <= grp_fu_1071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_1617 <= grp_fu_1071_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1624 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_101_reg_3991 <= tmp_101_fu_2996_p4;
        zext_ln55_52_reg_3973[8 : 0] <= zext_ln55_52_fu_2981_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        tmp_104_reg_4113 <= grp_fu_1163_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_107_reg_4098 <= grp_fu_1172_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_10_reg_4221 <= grp_fu_664_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_110_reg_4261 <= grp_fu_1071_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_112_reg_4196 <= tmp_112_fu_3136_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_11_reg_3532 <= grp_fu_1091_p4;
        tmp_13_reg_3537 <= grp_fu_1100_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_121_reg_3527 <= mul_ln55_2_fu_2368_p2[32'd17];
        zext_ln55_38_reg_3509[8 : 0] <= zext_ln55_38_fu_2349_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_123_reg_3632 <= mul_ln55_4_fu_2546_p2[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_17_reg_3625 <= grp_fu_1136_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_20_reg_4231 <= grp_fu_664_p_dout0;
        tmp_74_reg_4236 <= grp_fu_668_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_29_reg_3809 <= grp_fu_1118_p4;
        weight_buffer_0_load_17_reg_3778 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_30_reg_4241 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_37_reg_3845 <= grp_fu_1136_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_46_reg_4226 <= grp_fu_664_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_47_reg_3922 <= grp_fu_1109_p4;
        weight_buffer_0_load_19_reg_3904 <= weight_buffer_0_q1;
        weight_buffer_0_load_23_reg_3910 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_50_reg_4256 <= grp_fu_1066_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_66_reg_4246 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        tmp_96_reg_4251 <= grp_fu_672_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        weight_buffer_0_load_20_reg_3746 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        weight_buffer_0_load_24_reg_3956 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        weight_buffer_0_load_3_reg_3543 <= weight_buffer_0_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        weight_buffer_0_load_4_reg_3637 <= weight_buffer_0_q1;
        weight_buffer_0_load_8_reg_3644 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_reg_3188 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        zext_ln55_45_reg_3929[8 : 0] <= zext_ln55_45_fu_2945_p1[8 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_3188 == 1'd1) & (1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage18 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln38_reg_3188_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_condition_exit_pp0_iter1_stage13 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_57_fu_3065_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_56_fu_3060_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_55_fu_3050_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_54_fu_3027_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_53_fu_2990_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_47_fu_2965_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_36_fu_2925_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_29_fu_2890_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_17_fu_2840_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_28_fu_2800_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_22_fu_2770_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_34_fu_2584_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_27_fu_2537_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_15_fu_2470_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_26_fu_2319_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_20_fu_2262_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_32_fu_2146_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = zext_ln55_19_fu_1944_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_50_fu_3055_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_49_fu_3045_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_43_fu_3009_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_48_fu_2975_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_46_fu_2954_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_42_fu_2935_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_23_fu_2880_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_35_fu_2850_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_41_fu_2810_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_16_fu_2759_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_40_fu_2594_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_21_fu_2527_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_33_fu_2480_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_39_fu_2358_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_14_fu_2251_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_25_fu_2089_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = zext_ln55_13_fu_1886_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_57_fu_3065_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_56_fu_3060_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_55_fu_3050_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_54_fu_3027_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_53_fu_2990_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_47_fu_2965_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_36_fu_2925_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_29_fu_2890_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_17_fu_2840_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_28_fu_2800_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_22_fu_2770_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_34_fu_2584_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_27_fu_2537_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_15_fu_2470_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_26_fu_2319_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_20_fu_2262_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_32_fu_2146_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = zext_ln55_19_fu_1944_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_50_fu_3055_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_49_fu_3045_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_43_fu_3009_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_48_fu_2975_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_46_fu_2954_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_42_fu_2935_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_23_fu_2880_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_35_fu_2850_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_41_fu_2810_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_16_fu_2759_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_40_fu_2594_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_21_fu_2527_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_33_fu_2480_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_39_fu_2358_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_14_fu_2251_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_25_fu_2089_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = zext_ln55_13_fu_1886_p1;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_12_reg_4129_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = tmp_136_cast_fu_3112_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = tmp_135_cast_fu_3094_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_14_reg_4144_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_10_reg_4119_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = tmp_134_cast_fu_3076_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = reg_1617;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = reg_1609;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_116_reg_3328_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_118_reg_3379_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_3323_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_13_reg_4134_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = tmp_136_cast_fu_3112_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = tmp_135_cast_fu_3094_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_15_reg_4150_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = conv3_float_255_255_float_32_5_5_float_float_255_255_o_11_reg_4124_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = tmp_134_cast_fu_3076_p1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = reg_1617;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = reg_1609;
        end else begin
            conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = 'bx;
        end
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_d1 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_116_reg_3328_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_118_reg_3379_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((tmp_reg_3323_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1 = 1'b1;
    end else begin
        conv3_float_255_255_float_32_5_5_float_float_255_255_o_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1051_p0 = reg_1416;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1051_p0 = reg_1464;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1051_p0 = reg_1493;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1051_p0 = reg_1458;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1051_p0 = reg_1429;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1051_p0 = reg_1382;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1051_p0 = reg_1375;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1051_p0 = reg_1317;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1051_p0 = reg_1305;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1051_p0 = reg_1255;
    end else begin
        grp_fu_1051_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1051_p1 = mul_130_4_reg_4007;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1051_p1 = reg_1317;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1051_p1 = mul_3_2_reg_4053;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1051_p1 = mul_130_3_reg_3899;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1051_p1 = reg_1363;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1051_p1 = mul_6_reg_3731;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1051_p1 = reg_1470;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1051_p1 = reg_1255;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1051_p1 = reg_1287;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1051_p1 = reg_1323;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1051_p1 = reg_1261;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1051_p1 = 32'd0;
    end else begin
        grp_fu_1051_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1056_p0 = tmp_46_reg_4226;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1056_p0 = tmp_s_reg_4156;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1056_p0 = reg_1562;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1056_p0 = reg_1499;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1056_p0 = reg_1529;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1056_p0 = reg_1393;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1056_p0 = reg_1375;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1056_p0 = reg_1434;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1056_p0 = reg_1416;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1056_p0 = reg_1387;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1056_p0 = reg_1349;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1056_p0 = reg_1281;
    end else begin
        grp_fu_1056_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1056_p1 = mul_4_3_reg_4181;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1056_p1 = tmp_10_reg_4221;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1056_p1 = reg_1446;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1056_p1 = reg_1458;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1056_p1 = reg_1323;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1056_p1 = reg_1375;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1056_p1 = reg_1261;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1056_p1 = reg_1481;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1056_p1 = reg_1452;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1056_p1 = reg_1299;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1056_p1 = reg_1410;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1056_p1 = reg_1440;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1056_p1 = reg_1404;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1056_p1 = reg_1363;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1056_p1 = reg_1311;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1056_p1 = 32'd0;
    end else begin
        grp_fu_1056_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1061_p0 = tmp_74_reg_4236;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1061_p0 = reg_1578;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1061_p0 = reg_1570;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1061_p0 = reg_1505;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1061_p0 = reg_1547;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1061_p0 = reg_1562;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1061_p0 = reg_1554;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1061_p0 = reg_1535;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1061_p0 = reg_1517;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1061_p0 = reg_1499;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1061_p0 = reg_1475;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1061_p0 = reg_1464;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1061_p0 = reg_1422;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1061_p0 = reg_1393;
    end else begin
        grp_fu_1061_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1061_p1 = mul_2_3_4_reg_4211;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1061_p1 = mul_1_4_3_reg_4186;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1061_p1 = reg_1452;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1061_p1 = reg_1493;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1061_p1 = reg_1410;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1061_p1 = reg_1487;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1061_p1 = reg_1517;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1061_p1 = reg_1404;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1061_p1 = reg_1287;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1061_p1 = reg_1305;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1061_p1 = reg_1281;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1061_p1 = reg_1446;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1061_p1 = reg_1369;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1061_p1 = reg_1343;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1061_p1 = reg_1399;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_1061_p1 = 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1061_p1 = reg_1299;
    end else begin
        grp_fu_1061_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1066_p0 = reg_1603;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1066_p0 = reg_1624;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1066_p0 = reg_1578;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1066_p0 = reg_1609;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1066_p0 = reg_1535;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1066_p0 = reg_1562;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1066_p0 = reg_1529;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1066_p0 = reg_1434;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1066_p0 = reg_1554;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1066_p0 = reg_1475;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1066_p0 = reg_1570;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1066_p0 = reg_1547;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1066_p0 = reg_1422;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1066_p0 = reg_1505;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1066_p0 = reg_1487;
    end else begin
        grp_fu_1066_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1066_p1 = tmp_96_reg_4251;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1066_p1 = reg_1603;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1066_p1 = mul_4_4_reg_4201;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1066_p1 = reg_1590;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1066_p1 = tmp_20_reg_4231;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1066_p1 = mul_3_4_reg_4161;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1066_p1 = mul_2_4_3_reg_4191;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1066_p1 = mul_2_2_4_reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1066_p1 = mul_2_3_3_reg_4166;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1066_p1 = mul_1_3_3_reg_4139;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1066_p1 = reg_1369;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1066_p1 = reg_1387;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1066_p1 = reg_1440;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1066_p1 = reg_1343;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1066_p1 = reg_1311;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1066_p1 = reg_1349;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1066_p1 = 32'd0;
    end else begin
        grp_fu_1066_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1071_p0 = reg_1624;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1071_p0 = reg_1609;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1071_p0 = reg_1570;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1071_p0 = reg_1554;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1071_p0 = reg_1562;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1071_p0 = reg_1598;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1071_p0 = reg_1584;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1071_p0 = tmp_112_reg_4196;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1071_p0 = tmp_111_reg_4176;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1071_p0 = reg_1535;
    end else begin
        grp_fu_1071_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1071_p1 = tmp_110_reg_4261;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1071_p1 = reg_1590;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1071_p1 = tmp_50_reg_4256;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1071_p1 = reg_1617;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1071_p1 = reg_1584;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1071_p1 = tmp_66_reg_4246;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1071_p1 = tmp_30_reg_4241;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1071_p1 = mul_2_4_4_reg_4216;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1071_p1 = mul_1_4_4_reg_4206;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1071_p1 = reg_1570;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1071_p1 = reg_1481;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1071_p1 = reg_1554;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1071_p1 = reg_1547;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1071_p1 = reg_1422;
    end else begin
        grp_fu_1071_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_24_reg_3956;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_23_reg_3910;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_19_reg_3904;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_22_reg_3862;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_17_reg_3778;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1075_p0 = reg_1232;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_20_reg_3746;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_8_reg_3644;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_4_reg_3637;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1075_p0 = reg_1248;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1075_p0 = weight_buffer_0_load_3_reg_3543;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1075_p0 = reg_1217;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1075_p0 = reg_1210;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1075_p0 = reg_1181;
    end else begin
        grp_fu_1075_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1075_p1 = tmp_47_reg_3922;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1075_p1 = tmp_29_reg_3809;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_1075_p1 = reg_1336;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1075_p1 = reg_1355;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1075_p1 = reg_1293;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1075_p1 = reg_1202;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1075_p1 = tmp_17_reg_3625;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1075_p1 = reg_1267;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1075_p1 = reg_1329;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1075_p1 = reg_1274;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1075_p1 = reg_1224;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1075_p1 = tmp_11_reg_3532;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1075_p1 = tmp_5_reg_3476;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1075_p1 = reg_1196;
    end else begin
        grp_fu_1075_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1079_p0 = weight_buffer_0_load_24_reg_3956;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1079_p0 = weight_buffer_0_load_23_reg_3910;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        grp_fu_1079_p0 = weight_buffer_0_load_18_reg_3851;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1079_p0 = weight_buffer_0_load_4_reg_3637;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1079_p0 = reg_1217;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1079_p0 = weight_buffer_0_load_8_reg_3644;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1079_p0 = reg_1210;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1079_p0 = reg_1181;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1079_p0 = reg_1248;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1079_p0 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1079_p0 = reg_1232;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1079_p0 = reg_1189;
    end else begin
        grp_fu_1079_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1079_p1 = tmp_104_reg_4113;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1079_p1 = tmp_102_reg_4047;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1079_p1 = reg_1267;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1079_p1 = tmp_37_reg_3845;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1079_p1 = tmp_47_reg_3922;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1079_p1 = reg_1511;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1079_p1 = reg_1329;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1079_p1 = reg_1224;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1079_p1 = reg_1355;
    end else if ((((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1079_p1 = reg_1336;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1079_p1 = tmp_17_reg_3625;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1079_p1 = reg_1293;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1079_p1 = reg_1274;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1079_p1 = tmp_13_reg_3537;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1079_p1 = tmp_5_reg_3476;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1079_p1 = reg_1202;
    end else begin
        grp_fu_1079_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_19_reg_3904;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_18_reg_3851;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_22_reg_3862;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1083_p0 = reg_1232;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_20_reg_3746;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1083_p0 = reg_1189;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1083_p0 = reg_1248;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1083_p0 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1083_p0 = weight_buffer_0_load_3_reg_3543;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1083_p0 = reg_1210;
    end else if ((((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1083_p0 = reg_1181;
    end else begin
        grp_fu_1083_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1083_p1 = reg_1523;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1083_p1 = tmp_47_reg_3922;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1083_p1 = tmp_102_reg_4047;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1083_p1 = tmp_101_reg_3991;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1083_p1 = reg_1511;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_1083_p1 = tmp_29_reg_3809;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1083_p1 = reg_1196;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1083_p1 = reg_1355;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1083_p1 = reg_1329;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1083_p1 = reg_1267;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1083_p1 = reg_1224;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1083_p1 = tmp_5_reg_3476;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1083_p1 = reg_1202;
    end else begin
        grp_fu_1083_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_24_reg_3956;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_23_reg_3910;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_22_reg_3862;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_4_reg_3637;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_8_reg_3644;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_17_reg_3778;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1087_p0 = weight_buffer_0_load_20_reg_3746;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_1087_p0 = reg_1181;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1087_p0 = reg_1240;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        grp_fu_1087_p0 = reg_1232;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_1087_p0 = reg_1217;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1087_p0 = reg_1189;
    end else begin
        grp_fu_1087_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1087_p1 = tmp_104_reg_4113;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1087_p1 = tmp_107_reg_4098;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1087_p1 = reg_1355;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1087_p1 = reg_1542;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1087_p1 = reg_1523;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1087_p1 = tmp_101_reg_3991;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_1087_p1 = tmp_37_reg_3845;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1087_p1 = reg_1202;
    end else if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1087_p1 = reg_1336;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1087_p1 = tmp_17_reg_3625;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_1087_p1 = reg_1274;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1087_p1 = tmp_13_reg_3537;
    end else if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1087_p1 = reg_1224;
    end else begin
        grp_fu_1087_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1091_p3 = icmp_ln42_1_reg_3373;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1091_p3 = icmp_ln42_1_fu_2033_p2;
    end else begin
        grp_fu_1091_p3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_1109_p3 = tmp_120_reg_3483;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1109_p3 = mul_ln55_1_fu_2280_p2[32'd17];
    end else begin
        grp_fu_1109_p3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            weight_buffer_0_address0 = add_ln38_24_cast_fu_2941_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address0 = add_ln38_23_cast_fu_2911_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address0 = add_ln38_22_cast_fu_2871_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address0 = add_ln38_21_cast_fu_2831_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address0 = add_ln38_17_cast_fu_2791_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address0 = add_ln38_20_cast_fu_2629_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address0 = add_ln38_16_cast_fu_2575_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address0 = add_ln38_8_cast_fu_2518_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address0 = add_ln38_15_cast_fu_2402_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address0 = add_ln38_7_cast_fu_2310_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address0 = add_ln38_10_cast_fu_2183_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address0 = add_ln38_5_cast_fu_2028_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address0 = add_ln38_1_cast_fu_1757_p1;
        end else begin
            weight_buffer_0_address0 = 'bx;
        end
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address1 = add_ln38_19_cast_fu_2901_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address1 = add_ln38_18_cast_fu_2861_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address1 = add_ln38_14_cast_fu_2821_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address1 = add_ln38_13_cast_fu_2781_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address1 = add_ln38_9_cast_fu_2619_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address1 = add_ln38_12_cast_fu_2565_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address1 = add_ln38_4_cast_fu_2508_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address1 = add_ln38_11_cast_fu_2392_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address1 = add_ln38_3_cast_fu_2300_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address1 = add_ln38_6_cast_fu_2173_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address1 = add_ln38_2_cast_fu_2018_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address1 = select_ln38_2_cast1_fu_1742_p1;
        end else begin
            weight_buffer_0_address1 = 'bx;
        end
    end else begin
        weight_buffer_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage11_11001) & 
    (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce1 = 1'b1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage13))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln38_10_cast_fu_2183_p1 = add_ln38_10_fu_2178_p2;

assign add_ln38_10_fu_2178_p2 = (empty_190_reg_3215 + 10'd10);

assign add_ln38_11_cast_fu_2392_p1 = add_ln38_11_fu_2387_p2;

assign add_ln38_11_fu_2387_p2 = (empty_190_reg_3215 + 10'd11);

assign add_ln38_12_cast_fu_2565_p1 = add_ln38_12_fu_2560_p2;

assign add_ln38_12_fu_2560_p2 = (empty_190_reg_3215 + 10'd12);

assign add_ln38_13_cast_fu_2781_p1 = add_ln38_13_fu_2776_p2;

assign add_ln38_13_fu_2776_p2 = (empty_190_reg_3215 + 10'd13);

assign add_ln38_14_cast_fu_2821_p1 = add_ln38_14_fu_2816_p2;

assign add_ln38_14_fu_2816_p2 = (empty_190_reg_3215 + 10'd14);

assign add_ln38_15_cast_fu_2402_p1 = add_ln38_15_fu_2397_p2;

assign add_ln38_15_fu_2397_p2 = (empty_190_reg_3215 + 10'd15);

assign add_ln38_16_cast_fu_2575_p1 = add_ln38_16_fu_2570_p2;

assign add_ln38_16_fu_2570_p2 = (empty_190_reg_3215 + 10'd16);

assign add_ln38_17_cast_fu_2791_p1 = add_ln38_17_fu_2786_p2;

assign add_ln38_17_fu_2786_p2 = (empty_190_reg_3215 + 10'd17);

assign add_ln38_18_cast_fu_2861_p1 = add_ln38_18_fu_2856_p2;

assign add_ln38_18_fu_2856_p2 = (empty_190_reg_3215 + 10'd18);

assign add_ln38_19_cast_fu_2901_p1 = add_ln38_19_fu_2896_p2;

assign add_ln38_19_fu_2896_p2 = (empty_190_reg_3215 + 10'd19);

assign add_ln38_1_cast_fu_1757_p1 = add_ln38_1_fu_1751_p2;

assign add_ln38_1_fu_1751_p2 = (empty_190_fu_1747_p1 + 10'd1);

assign add_ln38_20_cast_fu_2629_p1 = add_ln38_20_fu_2624_p2;

assign add_ln38_20_fu_2624_p2 = (empty_190_reg_3215 + 10'd20);

assign add_ln38_21_cast_fu_2831_p1 = add_ln38_21_fu_2826_p2;

assign add_ln38_21_fu_2826_p2 = (empty_190_reg_3215 + 10'd21);

assign add_ln38_22_cast_fu_2871_p1 = add_ln38_22_fu_2866_p2;

assign add_ln38_22_fu_2866_p2 = (empty_190_reg_3215 + 10'd22);

assign add_ln38_23_cast_fu_2911_p1 = add_ln38_23_fu_2906_p2;

assign add_ln38_23_fu_2906_p2 = (empty_190_reg_3215 + 10'd23);

assign add_ln38_24_cast_fu_2941_p1 = add_ln38_24_reg_3874;

assign add_ln38_24_fu_2916_p2 = (empty_190_reg_3215 + 10'd24);

assign add_ln38_25_fu_1670_p2 = (indvar_flatten81_fu_194 + 14'd1);

assign add_ln38_2_cast_fu_2018_p1 = add_ln38_2_fu_2013_p2;

assign add_ln38_2_fu_2013_p2 = (empty_190_reg_3215 + 10'd2);

assign add_ln38_3_cast_fu_2300_p1 = add_ln38_3_fu_2295_p2;

assign add_ln38_3_fu_2295_p2 = (empty_190_reg_3215 + 10'd3);

assign add_ln38_4_cast_fu_2508_p1 = add_ln38_4_fu_2503_p2;

assign add_ln38_4_fu_2503_p2 = (empty_190_reg_3215 + 10'd4);

assign add_ln38_5_cast_fu_2028_p1 = add_ln38_5_fu_2023_p2;

assign add_ln38_5_fu_2023_p2 = (empty_190_reg_3215 + 10'd5);

assign add_ln38_6_cast_fu_2173_p1 = add_ln38_6_fu_2168_p2;

assign add_ln38_6_fu_2168_p2 = (empty_190_reg_3215 + 10'd6);

assign add_ln38_7_cast_fu_2310_p1 = add_ln38_7_fu_2305_p2;

assign add_ln38_7_fu_2305_p2 = (empty_190_reg_3215 + 10'd7);

assign add_ln38_8_cast_fu_2518_p1 = add_ln38_8_fu_2513_p2;

assign add_ln38_8_fu_2513_p2 = (empty_190_reg_3215 + 10'd8);

assign add_ln38_9_cast_fu_2619_p1 = add_ln38_9_fu_2614_p2;

assign add_ln38_9_fu_2614_p2 = (empty_190_reg_3215 + 10'd9);

assign add_ln38_fu_1682_p2 = (i_fu_190 + 6'd1);

assign add_ln40_fu_1974_p2 = (indvar_flatten25_fu_186 + 10'd1);

assign add_ln42_fu_1862_p2 = (select_ln40_fu_1792_p3 + 8'd126);

assign add_ln53_1_fu_2039_p2 = (zext_ln42_reg_3288 + 9'd2);

assign add_ln53_2_fu_2325_p2 = (zext_ln42_reg_3288 + 9'd4);

assign add_ln53_3_fu_1962_p2 = (zext_ln42_fu_1848_p1 + 9'd5);

assign add_ln53_4_fu_2152_p2 = (zext_ln42_reg_3288 + 9'd6);

assign add_ln53_fu_1900_p2 = (select_ln40_fu_1792_p3 + 8'd1);

assign add_ln55_10_fu_2430_p2 = (add_ln55_5_reg_3207 + zext_ln55_6_fu_2426_p1);

assign add_ln55_11_fu_2459_p2 = (p_shl5_fu_2439_p3 + zext_ln55_7_fu_2455_p1);

assign add_ln55_12_fu_2667_p2 = (add_ln55_5_reg_3207 + zext_ln55_8_fu_2663_p1);

assign add_ln55_13_fu_2696_p2 = (p_shl7_fu_2676_p3 + zext_ln55_9_fu_2692_p1);

assign add_ln55_14_fu_2719_p2 = (add_ln55_5_reg_3207 + zext_ln55_10_fu_2715_p1);

assign add_ln55_15_fu_2748_p2 = (p_shl9_fu_2728_p3 + zext_ln55_11_fu_2744_p1);

assign add_ln55_16_fu_1880_p2 = (add_ln55_7_fu_1842_p2 + zext_ln55_12_fu_1876_p1);

assign add_ln55_17_fu_2246_p2 = (add_ln55_9_fu_2240_p2 + zext_ln55_12_reg_3305);

assign add_ln55_18_fu_2465_p2 = (add_ln55_11_fu_2459_p2 + zext_ln55_12_reg_3305);

assign add_ln55_19_fu_2754_p2 = (add_ln55_13_fu_2696_p2 + zext_ln55_12_reg_3305);

assign add_ln55_1_fu_2044_p2 = (select_ln40_reg_3265 + 8'd2);

assign add_ln55_20_fu_2836_p2 = (add_ln55_15_reg_3700 + zext_ln55_12_reg_3305);

assign add_ln55_21_fu_1920_p2 = (select_ln40_fu_1792_p3 + 8'd127);

assign add_ln55_22_fu_1938_p2 = (add_ln55_7_fu_1842_p2 + zext_ln55_18_fu_1934_p1);

assign add_ln55_23_fu_2257_p2 = (add_ln55_9_fu_2240_p2 + zext_ln55_18_reg_3333);

assign add_ln55_24_fu_2523_p2 = (add_ln55_11_reg_3559 + zext_ln55_18_reg_3333);

assign add_ln55_25_fu_2765_p2 = (add_ln55_13_fu_2696_p2 + zext_ln55_18_reg_3333);

assign add_ln55_26_fu_2876_p2 = (add_ln55_15_reg_3700 + zext_ln55_18_reg_3333);

assign add_ln55_27_fu_2084_p2 = (add_ln55_7_reg_3279 + zext_ln55_24_fu_2080_p1);

assign add_ln55_28_fu_2315_p2 = (add_ln55_9_reg_3447 + zext_ln55_24_reg_3384);

assign add_ln55_29_fu_2533_p2 = (add_ln55_11_reg_3559 + zext_ln55_24_reg_3384);

assign add_ln55_2_fu_3100_p2 = (trunc_ln42_reg_3298_pp0_iter1_reg + 7'd2);

assign add_ln55_30_fu_2796_p2 = (add_ln55_13_reg_3691 + zext_ln55_24_reg_3384);

assign add_ln55_31_fu_2886_p2 = (add_ln55_15_reg_3700 + zext_ln55_24_reg_3384);

assign add_ln55_32_fu_2124_p2 = ($signed(zext_ln42_reg_3288) + $signed(9'd385));

assign add_ln55_33_fu_2141_p2 = (add_ln55_7_reg_3279 + zext_ln55_31_fu_2137_p1);

assign add_ln55_34_fu_2476_p2 = (add_ln55_9_reg_3447 + zext_ln55_31_reg_3413);

assign add_ln55_35_fu_2580_p2 = (add_ln55_11_reg_3559 + zext_ln55_31_reg_3413);

assign add_ln55_36_fu_2846_p2 = (add_ln55_13_reg_3691 + zext_ln55_31_reg_3413);

assign add_ln55_37_fu_2921_p2 = (add_ln55_15_reg_3700 + zext_ln55_31_reg_3413);

assign add_ln55_38_fu_2336_p2 = ($signed(zext_ln42_reg_3288) + $signed(9'd386));

assign add_ln55_39_fu_2353_p2 = (add_ln55_7_reg_3279 + zext_ln55_38_fu_2349_p1);

assign add_ln55_3_fu_2113_p2 = (zext_ln42_reg_3288 + 9'd3);

assign add_ln55_40_fu_2590_p2 = (add_ln55_9_reg_3447 + zext_ln55_38_reg_3509);

assign add_ln55_41_fu_2806_p2 = (add_ln55_11_reg_3559 + zext_ln55_38_reg_3509);

assign add_ln55_42_fu_2931_p2 = (add_ln55_13_reg_3691 + zext_ln55_38_reg_3509);

assign add_ln55_43_fu_3005_p2 = (add_ln55_15_reg_3700 + zext_ln55_38_reg_3509);

assign add_ln55_44_fu_2949_p2 = (add_ln55_7_reg_3279 + zext_ln55_45_fu_2945_p1);

assign add_ln55_45_fu_2960_p2 = (add_ln55_9_reg_3447 + zext_ln55_45_fu_2945_p1);

assign add_ln55_46_fu_2971_p2 = (add_ln55_11_reg_3559 + zext_ln55_45_reg_3929);

assign add_ln55_47_fu_3015_p2 = (add_ln55_13_reg_3691 + zext_ln55_45_reg_3929);

assign add_ln55_48_fu_3019_p2 = (add_ln55_15_reg_3700 + zext_ln55_45_reg_3929);

assign add_ln55_49_fu_2985_p2 = (add_ln55_7_reg_3279 + zext_ln55_52_fu_2981_p1);

assign add_ln55_4_fu_1956_p2 = (select_ln40_fu_1792_p3 + 8'd3);

assign add_ln55_50_fu_3023_p2 = (add_ln55_9_reg_3447 + zext_ln55_52_reg_3973);

assign add_ln55_51_fu_3033_p2 = (add_ln55_11_reg_3559 + zext_ln55_52_reg_3973);

assign add_ln55_52_fu_3037_p2 = (add_ln55_13_reg_3691 + zext_ln55_52_reg_3973);

assign add_ln55_53_fu_3041_p2 = (add_ln55_15_reg_3700 + zext_ln55_52_reg_3973);

assign add_ln55_5_fu_1726_p2 = (zext_ln55_1_fu_1722_p1 + zext_ln55_fu_1710_p1);

assign add_ln55_6_fu_1812_p2 = (add_ln55_5_fu_1726_p2 + zext_ln55_2_fu_1808_p1);

assign add_ln55_7_fu_1842_p2 = (p_shl1_fu_1822_p3 + zext_ln55_3_fu_1838_p1);

assign add_ln55_8_fu_2211_p2 = (add_ln55_5_reg_3207 + zext_ln55_4_fu_2207_p1);

assign add_ln55_9_fu_2240_p2 = (p_shl3_fu_2220_p3 + zext_ln55_5_fu_2236_p1);

assign add_ln55_fu_3082_p2 = (trunc_ln42_reg_3298 + 7'd1);

assign and_ln38_fu_1774_p2 = (xor_ln38_fu_1762_p2 & icmp_ln42_fu_1768_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage18;

assign conv3_float_255_255_float_32_5_5_float_float_255_255_o_1_d0 = reg_1590;

assign conv3_float_255_255_float_32_5_5_float_float_255_255_o_d0 = reg_1590;

assign empty_188_fu_2603_p2 = (r_2_reg_3180 + 3'd3);

assign empty_189_fu_2608_p2 = (zext_ln40_fu_2600_p1 + 4'd4);

assign empty_190_fu_1747_p1 = mul_ln38_fu_1736_p2[9:0];

assign empty_fu_2382_p2 = (r_2_reg_3180 + 3'd2);

assign grp_fu_1968_p0 = (zext_ln42_fu_1848_p1 + 9'd5);

assign grp_fu_2157_p0 = (zext_ln42_reg_3288 + 9'd6);

assign grp_fu_664_p_ce = 1'b1;

assign grp_fu_664_p_din0 = grp_fu_1051_p0;

assign grp_fu_664_p_din1 = grp_fu_1051_p1;

assign grp_fu_664_p_opcode = 2'd0;

assign grp_fu_668_p_ce = 1'b1;

assign grp_fu_668_p_din0 = grp_fu_1056_p0;

assign grp_fu_668_p_din1 = grp_fu_1056_p1;

assign grp_fu_668_p_opcode = 2'd0;

assign grp_fu_672_p_ce = 1'b1;

assign grp_fu_672_p_din0 = grp_fu_1061_p0;

assign grp_fu_672_p_din1 = grp_fu_1061_p1;

assign grp_fu_672_p_opcode = 2'd0;

assign grp_fu_676_p_ce = 1'b1;

assign grp_fu_676_p_din0 = grp_fu_1075_p0;

assign grp_fu_676_p_din1 = grp_fu_1075_p1;

assign grp_fu_680_p_ce = 1'b1;

assign grp_fu_680_p_din0 = grp_fu_1079_p0;

assign grp_fu_680_p_din1 = grp_fu_1079_p1;

assign icmp_ln38_fu_1664_p2 = ((indvar_flatten81_fu_194 == 14'd13600) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_1688_p2 = ((indvar_flatten25_fu_186 == 10'd425) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_2033_p2 = ((select_ln40_reg_3265 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_1856_p2 = ((select_ln40_fu_1792_p3 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1768_p2 = ((col_fu_178 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln55_1_fu_1914_p2 = ((add_ln53_fu_1900_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_2_fu_2057_p2 = ((add_ln53_1_fu_2039_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_3_fu_2118_p2 = ((add_ln55_3_fu_2113_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_4_fu_2330_p2 = ((add_ln53_2_fu_2325_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1950_p2 = ((add_ln53_fu_1900_p2 > 8'd129) ? 1'b1 : 1'b0);

assign indvars_iv_next158_dup_fu_1780_p2 = (select_ln38_fu_1694_p3 + 3'd1);

assign indvars_iv_next158_fu_2163_p2 = (r_2_reg_3180 + 3'd1);

assign indvars_iv_next158_mid1_fu_2195_p2 = (select_ln38_reg_3200 + 3'd2);

assign mul_ln38_fu_1736_p0 = mul_ln38_fu_1736_p00;

assign mul_ln38_fu_1736_p00 = select_ln38_1_fu_1702_p3;

assign mul_ln38_fu_1736_p1 = 11'd25;

assign mul_ln55_1_fu_2280_p0 = mul_ln55_1_fu_2280_p00;

assign mul_ln55_1_fu_2280_p00 = add_ln55_3_reg_3408;

assign mul_ln55_1_fu_2280_p1 = 19'd1009;

assign mul_ln55_2_fu_2368_p0 = mul_ln55_2_fu_2368_p00;

assign mul_ln55_2_fu_2368_p00 = add_ln53_2_fu_2325_p2;

assign mul_ln55_2_fu_2368_p1 = 19'd1009;

assign mul_ln55_3_fu_2489_p0 = mul_ln55_3_fu_2489_p00;

assign mul_ln55_3_fu_2489_p00 = add_ln53_3_reg_3357;

assign mul_ln55_3_fu_2489_p1 = 19'd1009;

assign mul_ln55_4_fu_2546_p0 = mul_ln55_4_fu_2546_p00;

assign mul_ln55_4_fu_2546_p00 = add_ln53_4_reg_3431;

assign mul_ln55_4_fu_2546_p1 = 19'd1009;

assign mul_ln55_fu_2099_p0 = mul_ln55_fu_2099_p00;

assign mul_ln55_fu_2099_p00 = add_ln53_1_fu_2039_p2;

assign mul_ln55_fu_2099_p1 = 19'd1009;

assign or_ln40_fu_1786_p2 = (icmp_ln40_fu_1688_p2 | and_ln38_fu_1774_p2);

assign p_mid121_fu_2651_p2 = (select_ln38_reg_3200 ^ 3'd4);

assign p_mid123_fu_2702_p2 = (zext_ln40_1_fu_2648_p1 + 4'd4);

assign p_mid1_fu_2414_p2 = (select_ln38_reg_3200 + 3'd3);

assign p_shl1_fu_1822_p3 = {{trunc_ln55_fu_1818_p1}, {7'd0}};

assign p_shl2_fu_1830_p3 = {{add_ln55_6_fu_1812_p2}, {1'd0}};

assign p_shl3_fu_2220_p3 = {{trunc_ln55_1_fu_2216_p1}, {7'd0}};

assign p_shl4_fu_2228_p3 = {{add_ln55_8_fu_2211_p2}, {1'd0}};

assign p_shl5_fu_2439_p3 = {{trunc_ln55_2_fu_2435_p1}, {7'd0}};

assign p_shl6_fu_2447_p3 = {{add_ln55_10_fu_2430_p2}, {1'd0}};

assign p_shl7_fu_2676_p3 = {{trunc_ln55_3_fu_2672_p1}, {7'd0}};

assign p_shl8_fu_2684_p3 = {{add_ln55_12_fu_2667_p2}, {1'd0}};

assign p_shl9_fu_2728_p3 = {{trunc_ln55_4_fu_2724_p1}, {7'd0}};

assign p_shl_fu_2736_p3 = {{add_ln55_14_fu_2719_p2}, {1'd0}};

assign select_ln38_1_fu_1702_p3 = ((icmp_ln40_fu_1688_p2[0:0] == 1'b1) ? add_ln38_fu_1682_p2 : i_fu_190);

assign select_ln38_2_cast1_fu_1742_p1 = mul_ln38_fu_1736_p2;

assign select_ln38_2_fu_2188_p3 = ((icmp_ln40_reg_3192[0:0] == 1'b1) ? 3'd1 : indvars_iv_next158_fu_2163_p2);

assign select_ln38_3_fu_2407_p3 = ((icmp_ln40_reg_3192[0:0] == 1'b1) ? 3'd2 : empty_fu_2382_p2);

assign select_ln38_4_fu_2634_p3 = ((icmp_ln40_reg_3192[0:0] == 1'b1) ? 3'd3 : empty_188_fu_2603_p2);

assign select_ln38_5_fu_2641_p3 = ((icmp_ln40_reg_3192[0:0] == 1'b1) ? 4'd4 : empty_189_fu_2608_p2);

assign select_ln38_fu_1694_p3 = ((icmp_ln40_fu_1688_p2[0:0] == 1'b1) ? 3'd0 : r_fu_182);

assign select_ln40_1_fu_1800_p3 = ((and_ln38_fu_1774_p2[0:0] == 1'b1) ? indvars_iv_next158_dup_fu_1780_p2 : select_ln38_fu_1694_p3);

assign select_ln40_2_fu_2200_p3 = ((and_ln38_reg_3252[0:0] == 1'b1) ? indvars_iv_next158_mid1_fu_2195_p2 : select_ln38_2_fu_2188_p3);

assign select_ln40_3_fu_2419_p3 = ((and_ln38_reg_3252[0:0] == 1'b1) ? p_mid1_fu_2414_p2 : select_ln38_3_fu_2407_p3);

assign select_ln40_4_fu_2656_p3 = ((and_ln38_reg_3252[0:0] == 1'b1) ? p_mid121_fu_2651_p2 : select_ln38_4_fu_2634_p3);

assign select_ln40_5_fu_2708_p3 = ((and_ln38_reg_3252[0:0] == 1'b1) ? p_mid123_fu_2702_p2 : select_ln38_5_fu_2641_p3);

assign select_ln40_6_fu_1980_p3 = ((icmp_ln40_fu_1688_p2[0:0] == 1'b1) ? 10'd1 : add_ln40_fu_1974_p2);

assign select_ln40_fu_1792_p3 = ((or_ln40_fu_1786_p2[0:0] == 1'b1) ? 8'd0 : col_fu_178);

assign select_ln42_fu_1868_p3 = ((icmp_ln42_2_fu_1856_p2[0:0] == 1'b1) ? select_ln40_fu_1792_p3 : add_ln42_fu_1862_p2);

assign select_ln55_2_fu_2072_p3 = ((icmp_ln55_2_fu_2057_p2[0:0] == 1'b1) ? add_ln53_1_fu_2039_p2 : sext_ln55_fu_2068_p1);

assign select_ln55_3_fu_2129_p3 = ((icmp_ln55_3_fu_2118_p2[0:0] == 1'b1) ? add_ln55_3_fu_2113_p2 : add_ln55_32_fu_2124_p2);

assign select_ln55_4_fu_2341_p3 = ((icmp_ln55_4_fu_2330_p2[0:0] == 1'b1) ? add_ln53_2_fu_2325_p2 : add_ln55_38_fu_2336_p2);

assign select_ln55_fu_1926_p3 = ((icmp_ln55_1_fu_1914_p2[0:0] == 1'b1) ? add_ln53_fu_1900_p2 : add_ln55_21_fu_1920_p2);

assign sext_ln55_fu_2068_p1 = $signed(xor_ln55_fu_2063_p2);

assign tmp_113_fu_1714_p3 = {{select_ln38_1_fu_1702_p3}, {3'd0}};

assign tmp_114_fu_3070_p3 = {{select_ln40_1_reg_3272}, {trunc_ln42_reg_3298}};

assign tmp_115_fu_3087_p3 = {{select_ln40_1_reg_3272}, {add_ln55_fu_3082_p2}};

assign tmp_117_fu_3105_p3 = {{select_ln40_1_reg_3272_pp0_iter1_reg}, {add_ln55_2_fu_3100_p2}};

assign tmp_134_cast_fu_3076_p1 = tmp_114_fu_3070_p3;

assign tmp_135_cast_fu_3094_p1 = tmp_115_fu_3087_p3;

assign tmp_136_cast_fu_3112_p1 = tmp_117_fu_3105_p3;

assign trunc_ln42_fu_1852_p1 = select_ln40_fu_1792_p3[6:0];

assign trunc_ln55_1_fu_2216_p1 = add_ln55_8_fu_2211_p2[8:0];

assign trunc_ln55_2_fu_2435_p1 = add_ln55_10_fu_2430_p2[8:0];

assign trunc_ln55_3_fu_2672_p1 = add_ln55_12_fu_2667_p2[8:0];

assign trunc_ln55_4_fu_2724_p1 = add_ln55_14_fu_2719_p2[8:0];

assign trunc_ln55_fu_1818_p1 = add_ln55_6_fu_1812_p2[8:0];

assign xor_ln38_fu_1762_p2 = (icmp_ln40_fu_1688_p2 ^ 1'd1);

assign xor_ln55_fu_2063_p2 = (select_ln40_reg_3265 ^ 8'd128);

assign zext_ln40_1_fu_2648_p1 = indvars_iv_next158_dup_reg_3260;

assign zext_ln40_fu_2600_p1 = r_2_reg_3180;

assign zext_ln42_fu_1848_p1 = select_ln40_fu_1792_p3;

assign zext_ln55_10_fu_2715_p1 = select_ln40_5_fu_2708_p3;

assign zext_ln55_11_fu_2744_p1 = p_shl_fu_2736_p3;

assign zext_ln55_12_fu_1876_p1 = select_ln42_fu_1868_p3;

assign zext_ln55_13_fu_1886_p1 = add_ln55_16_fu_1880_p2;

assign zext_ln55_14_fu_2251_p1 = add_ln55_17_fu_2246_p2;

assign zext_ln55_15_fu_2470_p1 = add_ln55_18_fu_2465_p2;

assign zext_ln55_16_fu_2759_p1 = add_ln55_19_fu_2754_p2;

assign zext_ln55_17_fu_2840_p1 = add_ln55_20_fu_2836_p2;

assign zext_ln55_18_fu_1934_p1 = select_ln55_fu_1926_p3;

assign zext_ln55_19_fu_1944_p1 = add_ln55_22_fu_1938_p2;

assign zext_ln55_1_fu_1722_p1 = tmp_113_fu_1714_p3;

assign zext_ln55_20_fu_2262_p1 = add_ln55_23_fu_2257_p2;

assign zext_ln55_21_fu_2527_p1 = add_ln55_24_fu_2523_p2;

assign zext_ln55_22_fu_2770_p1 = add_ln55_25_fu_2765_p2;

assign zext_ln55_23_fu_2880_p1 = add_ln55_26_fu_2876_p2;

assign zext_ln55_24_fu_2080_p1 = select_ln55_2_fu_2072_p3;

assign zext_ln55_25_fu_2089_p1 = add_ln55_27_fu_2084_p2;

assign zext_ln55_26_fu_2319_p1 = add_ln55_28_fu_2315_p2;

assign zext_ln55_27_fu_2537_p1 = add_ln55_29_fu_2533_p2;

assign zext_ln55_28_fu_2800_p1 = add_ln55_30_fu_2796_p2;

assign zext_ln55_29_fu_2890_p1 = add_ln55_31_fu_2886_p2;

assign zext_ln55_2_fu_1808_p1 = select_ln40_1_fu_1800_p3;

assign zext_ln55_31_fu_2137_p1 = select_ln55_3_fu_2129_p3;

assign zext_ln55_32_fu_2146_p1 = add_ln55_33_fu_2141_p2;

assign zext_ln55_33_fu_2480_p1 = add_ln55_34_fu_2476_p2;

assign zext_ln55_34_fu_2584_p1 = add_ln55_35_fu_2580_p2;

assign zext_ln55_35_fu_2850_p1 = add_ln55_36_fu_2846_p2;

assign zext_ln55_36_fu_2925_p1 = add_ln55_37_fu_2921_p2;

assign zext_ln55_38_fu_2349_p1 = select_ln55_4_fu_2341_p3;

assign zext_ln55_39_fu_2358_p1 = add_ln55_39_fu_2353_p2;

assign zext_ln55_3_fu_1838_p1 = p_shl2_fu_1830_p3;

assign zext_ln55_40_fu_2594_p1 = add_ln55_40_fu_2590_p2;

assign zext_ln55_41_fu_2810_p1 = add_ln55_41_fu_2806_p2;

assign zext_ln55_42_fu_2935_p1 = add_ln55_42_fu_2931_p2;

assign zext_ln55_43_fu_3009_p1 = add_ln55_43_fu_3005_p2;

assign zext_ln55_45_fu_2945_p1 = grp_fu_1968_p2;

assign zext_ln55_46_fu_2954_p1 = add_ln55_44_fu_2949_p2;

assign zext_ln55_47_fu_2965_p1 = add_ln55_45_fu_2960_p2;

assign zext_ln55_48_fu_2975_p1 = add_ln55_46_fu_2971_p2;

assign zext_ln55_49_fu_3045_p1 = add_ln55_47_reg_4012;

assign zext_ln55_4_fu_2207_p1 = select_ln40_2_fu_2200_p3;

assign zext_ln55_50_fu_3055_p1 = add_ln55_48_reg_4017;

assign zext_ln55_52_fu_2981_p1 = grp_fu_2157_p2;

assign zext_ln55_53_fu_2990_p1 = add_ln55_49_fu_2985_p2;

assign zext_ln55_54_fu_3027_p1 = add_ln55_50_fu_3023_p2;

assign zext_ln55_55_fu_3050_p1 = add_ln55_51_reg_4027;

assign zext_ln55_56_fu_3060_p1 = add_ln55_52_reg_4032;

assign zext_ln55_57_fu_3065_p1 = add_ln55_53_reg_4037;

assign zext_ln55_5_fu_2236_p1 = p_shl4_fu_2228_p3;

assign zext_ln55_6_fu_2426_p1 = select_ln40_3_fu_2419_p3;

assign zext_ln55_7_fu_2455_p1 = p_shl6_fu_2447_p3;

assign zext_ln55_8_fu_2663_p1 = select_ln40_4_fu_2656_p3;

assign zext_ln55_9_fu_2692_p1 = p_shl8_fu_2684_p3;

assign zext_ln55_fu_1710_p1 = select_ln38_1_fu_1702_p3;

always @ (posedge ap_clk) begin
    add_ln55_7_reg_3279[0] <= 1'b0;
    zext_ln42_reg_3288[8] <= 1'b0;
    zext_ln55_12_reg_3305[15:8] <= 8'b00000000;
    zext_ln55_18_reg_3333[15:8] <= 8'b00000000;
    zext_ln55_24_reg_3384[15:9] <= 7'b0000000;
    zext_ln55_31_reg_3413[15:9] <= 7'b0000000;
    add_ln55_9_reg_3447[0] <= 1'b0;
    zext_ln55_38_reg_3509[15:9] <= 7'b0000000;
    add_ln55_11_reg_3559[0] <= 1'b0;
    add_ln55_13_reg_3691[0] <= 1'b0;
    add_ln55_15_reg_3700[0] <= 1'b0;
    zext_ln55_45_reg_3929[15:9] <= 7'b0000000;
    zext_ln55_52_reg_3973[15:9] <= 7'b0000000;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
