<profile>

<section name = "Vitis HLS Report for 'tx_sar_table'" level="0">
<item name = "Date">Tue Jul 19 06:14:00 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">toe_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu3p-ffvc1517-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 2.565 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 16.000 ns, 16.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 968, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 213, -</column>
<column name="Register">-, -, 1446, 384, -</column>
<specialColumn name="Available">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tx_table_not_ackd_V_U">reverseLookupTableInterface_reverseLookupTable_theirIp_V, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
<column name="tx_table_ackd_V_U">tx_sar_table_tx_table_ackd_V, 2, 0, 0, 0, 1000, 32, 1, 32000</column>
<column name="tx_table_app_V_U">tx_sar_table_tx_table_app_V, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
<column name="tx_table_cong_window_V_U">tx_sar_table_tx_table_cong_window_V, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
<column name="tx_table_count_V_U">tx_sar_table_tx_table_count_V, 1, 0, 0, 0, 1000, 2, 1, 2000</column>
<column name="tx_table_fastRetransmitted_U">tx_sar_table_tx_table_fastRetransmitted, 1, 0, 0, 0, 1000, 1, 1, 1000</column>
<column name="tx_table_finReady_U">tx_sar_table_tx_table_finReady, 1, 0, 0, 0, 1000, 1, 1, 1000</column>
<column name="tx_table_finSent_U">tx_sar_table_tx_table_finReady, 1, 0, 0, 0, 1000, 1, 1, 1000</column>
<column name="tx_table_recv_window_V_U">tx_sar_table_tx_table_recv_window_V, 1, 0, 0, 0, 1000, 16, 1, 16000</column>
<column name="tx_table_slowstart_threshold_V_U">tx_sar_table_tx_table_slowstart_threshold_V, 2, 0, 0, 0, 1000, 18, 1, 18000</column>
<column name="tx_table_win_shift_V_U">tx_sar_table_tx_table_win_shift_V, 1, 0, 0, 0, 1000, 4, 1, 4000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tx_table_ackd_V_d1">+, 0, 0, 39, 32, 2</column>
<column name="sub_ln414_1_fu_862_p2">-, 0, 0, 12, 4, 5</column>
<column name="sub_ln414_fu_787_p2">-, 0, 0, 12, 4, 5</column>
<column name="usableWindow_V_fu_918_p2">-, 0, 0, 25, 18, 18</column>
<column name="usedLength_V_fu_777_p2">-, 0, 0, 25, 18, 18</column>
<column name="and_ln414_2_fu_898_p2">and, 0, 0, 30, 30, 30</column>
<column name="and_ln414_fu_823_p2">and, 0, 0, 30, 30, 30</column>
<column name="ap_block_pp0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1158">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1160">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1167">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1171">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1175">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_522">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_562">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state2_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state3_pp0_iter2_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state4_pp0_iter3_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter4_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op100_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op107_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op112_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op126_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op130_store_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op135_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op142_store_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op143_load_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op158_load_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op166_store_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op183_load_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op204_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op208_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op213_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op216_write_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op65_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op78_load_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op87_store_state2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_1_fu_904_p2">and, 0, 0, 30, 30, 30</column>
<column name="p_Result_s_fu_829_p2">and, 0, 0, 30, 30, 30</column>
<column name="tmp_3_i_nbreadreq_fu_176_p3">and, 0, 0, 30, 1, 0</column>
<column name="tmp_6_i_nbreadreq_fu_190_p3">and, 0, 0, 30, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_162_p3">and, 0, 0, 30, 1, 0</column>
<column name="icmp_ln878_1_fu_914_p2">icmp, 0, 0, 13, 18, 18</column>
<column name="icmp_ln878_2_fu_977_p2">icmp, 0, 0, 19, 30, 30</column>
<column name="icmp_ln878_fu_838_p2">icmp, 0, 0, 19, 30, 30</column>
<column name="lshr_ln414_1_fu_892_p2">lshr, 0, 0, 77, 2, 30</column>
<column name="lshr_ln414_fu_817_p2">lshr, 0, 0, 77, 2, 30</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter5">or, 0, 0, 2, 1, 1</column>
<column name="minWindow_V_1_fu_848_p3">select, 0, 0, 18, 1, 18</column>
<column name="select_ln133_fu_922_p3">select, 0, 0, 18, 1, 18</column>
<column name="tst_rxEngUpdate_cong_window_V_fu_982_p3">select, 0, 0, 18, 1, 18</column>
<column name="shl_ln414_1_fu_811_p2">shl, 0, 0, 77, 2, 30</column>
<column name="shl_ln414_2_fu_880_p2">shl, 0, 0, 77, 30, 30</column>
<column name="shl_ln414_3_fu_886_p2">shl, 0, 0, 77, 2, 30</column>
<column name="shl_ln414_fu_805_p2">shl, 0, 0, 77, 30, 30</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter3_win_shift_V_1_reg_544">9, 2, 4, 8</column>
<column name="ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544">9, 2, 4, 8</column>
<column name="rxEng2txSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="txApp2txSar_push_blk_n">9, 2, 1, 2</column>
<column name="txEng2txSar_upd_req_blk_n">9, 2, 1, 2</column>
<column name="txSar2rxEng_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="txSar2txApp_ack_push_blk_n">9, 2, 1, 2</column>
<column name="txSar2txApp_ack_push_din">14, 3, 128, 384</column>
<column name="txSar2txEng_upd_rsp_blk_n">9, 2, 1, 2</column>
<column name="tx_table_ackd_V_address1">14, 3, 10, 30</column>
<column name="tx_table_app_V_address1">14, 3, 10, 30</column>
<column name="tx_table_cong_window_V_address1">20, 4, 10, 40</column>
<column name="tx_table_finReady_address0">14, 3, 10, 30</column>
<column name="tx_table_finSent_address0">14, 3, 10, 30</column>
<column name="tx_table_not_ackd_V_address0">14, 3, 10, 30</column>
<column name="tx_table_slowstart_threshold_V_address0">14, 3, 10, 30</column>
<column name="tx_table_slowstart_threshold_V_d0">14, 3, 18, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_win_shift_V_1_reg_544">4, 0, 4, 0</column>
<column name="ap_phi_reg_pp0_iter2_win_shift_V_1_reg_544">4, 0, 4, 0</column>
<column name="ap_phi_reg_pp0_iter3_win_shift_V_1_reg_544">4, 0, 4, 0</column>
<column name="ap_phi_reg_pp0_iter4_win_shift_V_1_reg_544">4, 0, 4, 0</column>
<column name="entry_ackd_V_reg_1180">32, 0, 32, 0</column>
<column name="entry_ackd_V_reg_1180_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="entry_app_V_reg_1207">18, 0, 18, 0</column>
<column name="entry_app_V_reg_1207_pp0_iter3_reg">18, 0, 18, 0</column>
<column name="entry_cong_window_V_reg_1201">18, 0, 18, 0</column>
<column name="entry_finReady_reg_1212">1, 0, 1, 0</column>
<column name="entry_finReady_reg_1212_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="entry_finSent_reg_1217">1, 0, 1, 0</column>
<column name="entry_finSent_reg_1217_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="entry_not_ackd_V_reg_1185">32, 0, 32, 0</column>
<column name="entry_not_ackd_V_reg_1185_pp0_iter3_reg">32, 0, 32, 0</column>
<column name="entry_recv_window_V_reg_1190">16, 0, 16, 0</column>
<column name="entry_win_shift_V_reg_1195">4, 0, 4, 0</column>
<column name="minWindow_V_1_reg_1269">18, 0, 18, 0</column>
<column name="p_Result_1_reg_1295">30, 0, 30, 0</column>
<column name="reg_563">18, 0, 18, 0</column>
<column name="sub_ln414_reg_1229">5, 0, 5, 0</column>
<column name="tmp_3_i_reg_1059">1, 0, 1, 0</column>
<column name="tmp_6_i_reg_1113">1, 0, 1, 0</column>
<column name="tmp_ackd_V_reg_1122">32, 0, 32, 0</column>
<column name="tmp_app_V_reg_1068">18, 0, 18, 0</column>
<column name="tmp_cong_window_V_reg_1132">18, 0, 18, 0</column>
<column name="tmp_i_reg_1021">1, 0, 1, 0</column>
<column name="tmp_init_V_1_reg_1148">1, 0, 1, 0</column>
<column name="tmp_init_V_reg_1041">1, 0, 1, 0</column>
<column name="tmp_not_ackd_V_reg_1031">32, 0, 32, 0</column>
<column name="tmp_recv_window_V_reg_1127">16, 0, 16, 0</column>
<column name="tmp_recv_window_V_reg_1127_pp0_iter3_reg">16, 0, 16, 0</column>
<column name="tmp_sessionID_V_1_reg_1063">10, 0, 10, 0</column>
<column name="tmp_sessionID_V_2_reg_1117">16, 0, 16, 0</column>
<column name="tmp_sessionID_V_reg_1025">16, 0, 16, 0</column>
<column name="tmp_write_V_1_reg_1144">1, 0, 1, 0</column>
<column name="tmp_write_V_reg_1037">1, 0, 1, 0</column>
<column name="trunc_ln208_3_reg_1300">18, 0, 18, 0</column>
<column name="trunc_ln208_4_reg_1175">18, 0, 18, 0</column>
<column name="tst_txEngUpdate_finReady_reg_1045">1, 0, 1, 0</column>
<column name="tst_txEngUpdate_finSent_reg_1050">1, 0, 1, 0</column>
<column name="tst_txEngUpdate_isRtQuery_reg_1055">1, 0, 1, 0</column>
<column name="tx_table_ackd_V_load_reg_1275">32, 0, 32, 0</column>
<column name="tx_table_cong_window_V_load_reg_1285">18, 0, 18, 0</column>
<column name="tx_table_count_V_load_reg_1254">2, 0, 2, 0</column>
<column name="tx_table_count_V_load_reg_1254_pp0_iter4_reg">2, 0, 2, 0</column>
<column name="tx_table_fastRetransmitted_load_reg_1259">1, 0, 1, 0</column>
<column name="tx_table_fastRetransmitted_load_reg_1259_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="tx_table_not_ackd_V_load_reg_1280">32, 0, 32, 0</column>
<column name="tx_table_slowstart_threshold_V_load_reg_1290">18, 0, 18, 0</column>
<column name="usedLength_V_reg_1222">18, 0, 18, 0</column>
<column name="usedLength_V_reg_1222_pp0_iter3_reg">18, 0, 18, 0</column>
<column name="zext_ln534_2_reg_1152">16, 0, 64, 48</column>
<column name="reg_563">64, 32, 18, 0</column>
<column name="tmp_3_i_reg_1059">64, 32, 1, 0</column>
<column name="tmp_6_i_reg_1113">64, 32, 1, 0</column>
<column name="tmp_cong_window_V_reg_1132">64, 32, 18, 0</column>
<column name="tmp_i_reg_1021">64, 32, 1, 0</column>
<column name="tmp_init_V_reg_1041">64, 32, 1, 0</column>
<column name="tmp_sessionID_V_2_reg_1117">64, 32, 16, 0</column>
<column name="tmp_sessionID_V_reg_1025">64, 32, 16, 0</column>
<column name="tmp_write_V_1_reg_1144">64, 32, 1, 0</column>
<column name="tmp_write_V_reg_1037">64, 32, 1, 0</column>
<column name="trunc_ln208_4_reg_1175">64, 32, 18, 0</column>
<column name="tst_txEngUpdate_isRtQuery_reg_1055">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, tx_sar_table, return value</column>
<column name="txEng2txSar_upd_req_dout">in, 128, ap_fifo, txEng2txSar_upd_req, pointer</column>
<column name="txEng2txSar_upd_req_empty_n">in, 1, ap_fifo, txEng2txSar_upd_req, pointer</column>
<column name="txEng2txSar_upd_req_read">out, 1, ap_fifo, txEng2txSar_upd_req, pointer</column>
<column name="txApp2txSar_push_dout">in, 64, ap_fifo, txApp2txSar_push, pointer</column>
<column name="txApp2txSar_push_empty_n">in, 1, ap_fifo, txApp2txSar_push, pointer</column>
<column name="txApp2txSar_push_read">out, 1, ap_fifo, txApp2txSar_push, pointer</column>
<column name="rxEng2txSar_upd_req_dout">in, 192, ap_fifo, rxEng2txSar_upd_req, pointer</column>
<column name="rxEng2txSar_upd_req_empty_n">in, 1, ap_fifo, rxEng2txSar_upd_req, pointer</column>
<column name="rxEng2txSar_upd_req_read">out, 1, ap_fifo, rxEng2txSar_upd_req, pointer</column>
<column name="txSar2txEng_upd_rsp_din">out, 192, ap_fifo, txSar2txEng_upd_rsp, pointer</column>
<column name="txSar2txEng_upd_rsp_full_n">in, 1, ap_fifo, txSar2txEng_upd_rsp, pointer</column>
<column name="txSar2txEng_upd_rsp_write">out, 1, ap_fifo, txSar2txEng_upd_rsp, pointer</column>
<column name="txSar2rxEng_upd_rsp_din">out, 160, ap_fifo, txSar2rxEng_upd_rsp, pointer</column>
<column name="txSar2rxEng_upd_rsp_full_n">in, 1, ap_fifo, txSar2rxEng_upd_rsp, pointer</column>
<column name="txSar2rxEng_upd_rsp_write">out, 1, ap_fifo, txSar2rxEng_upd_rsp, pointer</column>
<column name="txSar2txApp_ack_push_din">out, 128, ap_fifo, txSar2txApp_ack_push, pointer</column>
<column name="txSar2txApp_ack_push_full_n">in, 1, ap_fifo, txSar2txApp_ack_push, pointer</column>
<column name="txSar2txApp_ack_push_write">out, 1, ap_fifo, txSar2txApp_ack_push, pointer</column>
</table>
</item>
</section>
</profile>
