// Seed: 4266839303
module module_0 (
    output logic id_0,
    input wand id_1,
    input supply0 module_0,
    output wand id_3,
    input wor id_4,
    input wire id_5
);
  id_7(
      .id_0(id_4 == 1'b0), .id_1(id_4 < !id_2), .id_2(id_4), .id_3(1), .min()
  );
  assign id_3 = id_2;
  always id_0 = #id_8 1;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    output wire id_2,
    output wire id_3,
    output logic id_4,
    input logic id_5,
    input wire id_6,
    input tri1 id_7,
    output wand id_8,
    output uwire id_9,
    output tri0 id_10
);
  always @(id_1 or posedge {1,
    id_1
  })
  begin
    begin
      id_8 = id_0;
    end
  end
  module_0(
      id_4, id_7, id_1, id_9, id_7, id_1
  );
  always begin
    id_4 = #1 id_5;
  end
endmodule
