# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica_2.srcs/sources_1/new/Practica_2.vhd" \
"../../../../Practica_2.srcs/sources_1/new/sumaNtb.vhd" \

# Do not sort compile order
nosort
