Date: Sun, 23 Mar 2003 12:55:16 +0100
From: (Margit Schubert-While)
Subject: L1_CACHE_SHIFT again
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2003/3/23/77

	According to the Intel docs, the cacheline for a P4 is
	64 bytes. The P4 does, on read, 2 sectors of 64 bytes.
	But, on write, 64 bytes.
	So, is the cache line size wrong ? (7 in 2.4 and 2.5)
	Margit 
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  
http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  
http://www.tux.org/lkml/