Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 11:40:07 2022
| Host         : LAPTOP-3ORB5S4M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file car_wash_timing_summary_routed.rpt -pb car_wash_timing_summary_routed.pb -rpx car_wash_timing_summary_routed.rpx -warn_on_violation
| Design       : car_wash
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               14          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (186)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (14)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (186)
--------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: btn_start (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: extra_foam_mode (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: low_cost_mode (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: lunar_wash_mode (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: standard_mode (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: t1 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: t2 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: t3 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: t4 (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: t5 (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: t6 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: t7 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: t8 (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vip_mode (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nst_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nst_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nst_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: nst_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   24          inf        0.000                      0                   24           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lunar_wash_mode
                            (input port)
  Destination:            foam_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.561ns  (logic 1.266ns (27.751%)  route 3.295ns (72.249%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  lunar_wash_mode (IN)
                         net (fo=0)                   0.000     0.000    lunar_wash_mode
    U13                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  lunar_wash_mode_IBUF_inst/O
                         net (fo=12, routed)          1.828     2.661    lunar_wash_mode_IBUF
    SLICE_X1Y60          LUT4 (Prop_lut4_I2_O)        0.097     2.758 f  wheel_wash_reg_i_4/O
                         net (fo=2, routed)           0.406     3.163    wheel_wash_reg_i_4_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I0_O)        0.239     3.402 r  foam_reg_i_3/O
                         net (fo=1, routed)           0.492     3.894    foam_reg_i_3_n_0
    SLICE_X1Y61          LUT5 (Prop_lut5_I2_O)        0.097     3.991 r  foam_reg_i_1/O
                         net (fo=1, routed)           0.569     4.561    foam_reg_i_1_n_0
    SLICE_X1Y63          LDCE                                         r  foam_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            nst_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.438ns  (logic 1.127ns (25.400%)  route 3.311ns (74.600%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T13                  IBUF (Prop_ibuf_I_O)         0.836     0.836 r  rst_IBUF_inst/O
                         net (fo=44, routed)          1.885     2.721    rst_IBUF
    SLICE_X2Y63          LUT3 (Prop_lut3_I2_O)        0.097     2.818 f  water_2_reg_i_2/O
                         net (fo=3, routed)           0.613     3.431    water_2_reg_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.097     3.528 r  nst_reg[3]_i_5/O
                         net (fo=1, routed)           0.417     3.946    nst_reg[3]_i_5_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I3_O)        0.097     4.043 r  nst_reg[3]_i_1/O
                         net (fo=1, routed)           0.395     4.438    nst_reg[3]_i_1_n_0
    SLICE_X3Y62          LDCE                                         r  nst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lunar_wash_mode
                            (input port)
  Destination:            finish_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.297ns  (logic 1.290ns (30.013%)  route 3.007ns (69.987%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 f  lunar_wash_mode (IN)
                         net (fo=0)                   0.000     0.000    lunar_wash_mode
    U13                  IBUF (Prop_ibuf_I_O)         0.833     0.833 f  lunar_wash_mode_IBUF_inst/O
                         net (fo=12, routed)          1.645     2.478    lunar_wash_mode_IBUF
    SLICE_X0Y60          LUT2 (Prop_lut2_I0_O)        0.113     2.591 r  foam_reg_i_8/O
                         net (fo=7, routed)           0.936     3.527    foam_reg_i_8_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I5_O)        0.247     3.774 r  finish_reg_i_3/O
                         net (fo=1, routed)           0.186     3.960    finish_reg_i_3_n_0
    SLICE_X0Y63          LUT6 (Prop_lut6_I4_O)        0.097     4.057 r  finish_reg_i_1/O
                         net (fo=1, routed)           0.240     4.297    finish_reg_i_1_n_0
    SLICE_X0Y63          LDCE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wheel_wash_reg/G
                            (positive level-sensitive latch)
  Destination:            wheel_wash
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.171ns  (logic 2.667ns (63.934%)  route 1.504ns (36.066%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          LDCE                         0.000     0.000 r  wheel_wash_reg/G
    SLICE_X1Y60          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  wheel_wash_reg/Q
                         net (fo=1, routed)           1.504     1.921    wheel_wash_OBUF
    P15                  OBUF (Prop_obuf_I_O)         2.250     4.171 r  wheel_wash_OBUF_inst/O
                         net (fo=0)                   0.000     4.171    wheel_wash
    P15                                                               r  wheel_wash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 water_reg/G
                            (positive level-sensitive latch)
  Destination:            water
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.128ns  (logic 2.688ns (65.112%)  route 1.440ns (34.888%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          LDCE                         0.000     0.000 r  water_reg/G
    SLICE_X1Y63          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  water_reg/Q
                         net (fo=1, routed)           1.440     1.857    water_OBUF
    T15                  OBUF (Prop_obuf_I_O)         2.271     4.128 r  water_OBUF_inst/O
                         net (fo=0)                   0.000     4.128    water
    T15                                                               r  water (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lunar_wash_mode
                            (input port)
  Destination:            nst_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.115ns  (logic 1.280ns (31.095%)  route 2.836ns (68.905%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  lunar_wash_mode (IN)
                         net (fo=0)                   0.000     0.000    lunar_wash_mode
    U13                  IBUF (Prop_ibuf_I_O)         0.833     0.833 r  lunar_wash_mode_IBUF_inst/O
                         net (fo=12, routed)          1.456     2.289    lunar_wash_mode_IBUF
    SLICE_X0Y62          LUT2 (Prop_lut2_I1_O)        0.111     2.400 f  clear_coat_shield_reg_i_3/O
                         net (fo=5, routed)           0.475     2.875    clear_coat_shield_reg_i_3_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.239     3.114 r  nst_reg[1]_i_3/O
                         net (fo=1, routed)           0.457     3.571    nst_reg[1]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.097     3.668 r  nst_reg[1]_i_1/O
                         net (fo=1, routed)           0.448     4.115    nst_reg[1]_i_1_n_0
    SLICE_X2Y62          LDCE                                         r  nst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 water_2_reg/G
                            (positive level-sensitive latch)
  Destination:            water_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.084ns  (logic 2.685ns (65.746%)  route 1.399ns (34.254%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE                         0.000     0.000 r  water_2_reg/G
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  water_2_reg/Q
                         net (fo=1, routed)           1.399     1.816    water_2_OBUF
    T14                  OBUF (Prop_obuf_I_O)         2.268     4.084 r  water_2_OBUF_inst/O
                         net (fo=0)                   0.000     4.084    water_2
    T14                                                               r  water_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wax_reg/G
                            (positive level-sensitive latch)
  Destination:            wax
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.056ns  (logic 2.665ns (65.718%)  route 1.390ns (34.282%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          LDCE                         0.000     0.000 r  wax_reg/G
    SLICE_X0Y63          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  wax_reg/Q
                         net (fo=1, routed)           1.390     1.807    wax_OBUF
    R15                  OBUF (Prop_obuf_I_O)         2.248     4.056 r  wax_OBUF_inst/O
                         net (fo=0)                   0.000     4.056    wax
    R15                                                               r  wax (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 undercarriage_wash_reg/G
                            (positive level-sensitive latch)
  Destination:            undercarriage_wash
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.055ns  (logic 2.670ns (65.846%)  route 1.385ns (34.154%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          LDCE                         0.000     0.000 r  undercarriage_wash_reg/G
    SLICE_X0Y60          LDCE (EnToQ_ldce_G_Q)        0.417     0.417 r  undercarriage_wash_reg/Q
                         net (fo=1, routed)           1.385     1.802    undercarriage_wash_OBUF
    R16                  OBUF (Prop_obuf_I_O)         2.253     4.055 r  undercarriage_wash_OBUF_inst/O
                         net (fo=0)                   0.000     4.055    undercarriage_wash
    R16                                                               r  undercarriage_wash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clear_coat_shield_reg/G
                            (positive level-sensitive latch)
  Destination:            clear_coat_shield
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.051ns  (logic 2.737ns (67.579%)  route 1.313ns (32.421%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          LDCE                         0.000     0.000 r  clear_coat_shield_reg/G
    SLICE_X2Y63          LDCE (EnToQ_ldce_G_Q)        0.472     0.472 r  clear_coat_shield_reg/Q
                         net (fo=1, routed)           1.313     1.785    clear_coat_shield_OBUF
    U18                  OBUF (Prop_obuf_I_O)         2.265     4.051 r  clear_coat_shield_OBUF_inst/O
                         net (fo=0)                   0.000     4.051    clear_coat_shield
    U18                                                               r  clear_coat_shield (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nst_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            nst_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.203ns (36.635%)  route 0.351ns (63.365%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[2]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[2]/Q
                         net (fo=34, routed)          0.242     0.400    nst[2]
    SLICE_X3Y62          LUT6 (Prop_lut6_I4_O)        0.045     0.445 r  nst_reg[2]_i_1/O
                         net (fo=1, routed)           0.109     0.554    nst_reg[2]_i_1_n_0
    SLICE_X3Y62          LDCE                                         r  nst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            clear_coat_shield_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.582ns  (logic 0.203ns (34.898%)  route 0.379ns (65.102%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[3]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[3]/Q
                         net (fo=25, routed)          0.267     0.425    nst[3]
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.045     0.470 r  clear_coat_shield_reg_i_1/O
                         net (fo=1, routed)           0.111     0.582    clear_coat_shield1_out
    SLICE_X2Y63          LDCE                                         r  clear_coat_shield_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            wheel_wash_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.203ns (33.831%)  route 0.397ns (66.169%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[2]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[2]/Q
                         net (fo=34, routed)          0.288     0.446    nst[2]
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.045     0.491 r  wheel_wash_reg_i_1/O
                         net (fo=1, routed)           0.109     0.600    wheel_wash7_out
    SLICE_X1Y60          LDCE                                         r  wheel_wash_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            foam_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.317ns (47.638%)  route 0.348ns (52.362%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[2]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  nst_reg[2]/Q
                         net (fo=34, routed)          0.118     0.276    nst[2]
    SLICE_X2Y62          LUT3 (Prop_lut3_I2_O)        0.048     0.324 r  foam_2_reg_i_3/O
                         net (fo=1, routed)           0.054     0.378    foam_2_reg_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I2_O)        0.111     0.489 r  foam_2_reg_i_1/O
                         net (fo=1, routed)           0.176     0.665    foam_216_out
    SLICE_X1Y63          LDCE                                         r  foam_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            nst_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.741ns  (logic 0.248ns (33.458%)  route 0.493ns (66.542%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[2]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[2]/Q
                         net (fo=34, routed)          0.308     0.466    nst[2]
    SLICE_X1Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.511 r  nst_reg[0]_i_2/O
                         net (fo=1, routed)           0.048     0.559    nst_reg[0]_i_2_n_0
    SLICE_X1Y63          LUT6 (Prop_lut6_I0_O)        0.045     0.604 r  nst_reg[0]_i_1/O
                         net (fo=1, routed)           0.137     0.741    nst_reg[0]_i_1_n_0
    SLICE_X1Y62          LDCE                                         r  nst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            undercarriage_wash_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.203ns (27.255%)  route 0.542ns (72.745%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[2]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[2]/Q
                         net (fo=34, routed)          0.426     0.584    nst[2]
    SLICE_X0Y60          LUT5 (Prop_lut5_I2_O)        0.045     0.629 r  undercarriage_wash_reg_i_1/O
                         net (fo=1, routed)           0.116     0.745    undercarriage_wash_reg_i_1_n_0
    SLICE_X0Y60          LDCE                                         r  undercarriage_wash_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            finish_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.797ns  (logic 0.203ns (25.471%)  route 0.594ns (74.529%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          LDCE                         0.000     0.000 r  nst_reg[0]/G
    SLICE_X1Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[0]/Q
                         net (fo=31, routed)          0.483     0.641    nst[0]
    SLICE_X0Y63          LUT6 (Prop_lut6_I1_O)        0.045     0.686 r  finish_reg_i_1/O
                         net (fo=1, routed)           0.111     0.797    finish_reg_i_1_n_0
    SLICE_X0Y63          LDCE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t2
                            (input port)
  Destination:            water_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.865ns  (logic 0.273ns (31.536%)  route 0.592ns (68.464%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  t2 (IN)
                         net (fo=0)                   0.000     0.000    t2
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  t2_IBUF_inst/O
                         net (fo=9, routed)           0.437     0.665    t2_IBUF
    SLICE_X2Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.710 r  water_2_reg_i_1/O
                         net (fo=1, routed)           0.155     0.865    water_2_reg_i_1_n_0
    SLICE_X0Y63          LDCE                                         r  water_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            water_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.872ns  (logic 0.248ns (28.454%)  route 0.624ns (71.546%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[3]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  nst_reg[3]/Q
                         net (fo=25, routed)          0.272     0.430    nst[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.045     0.475 f  foam_2_reg_i_4/O
                         net (fo=6, routed)           0.240     0.714    foam_2_reg_i_4_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I2_O)        0.045     0.759 r  water_reg_i_1/O
                         net (fo=1, routed)           0.112     0.872    water_reg_i_1_n_0
    SLICE_X1Y63          LDCE                                         r  water_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nst_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            nst_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.882ns  (logic 0.248ns (28.119%)  route 0.634ns (71.881%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          LDCE                         0.000     0.000 r  nst_reg[3]/G
    SLICE_X3Y62          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nst_reg[3]/Q
                         net (fo=25, routed)          0.272     0.430    nst[3]
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.045     0.475 r  foam_2_reg_i_4/O
                         net (fo=6, routed)           0.173     0.648    foam_2_reg_i_4_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.693 r  nst_reg[3]_i_1/O
                         net (fo=1, routed)           0.189     0.882    nst_reg[3]_i_1_n_0
    SLICE_X3Y62          LDCE                                         r  nst_reg[3]/D
  -------------------------------------------------------------------    -------------------





