

================================================================
== Vitis HLS Report for 'load_mlp_weights_one_layer'
================================================================
* Date:           Mon Apr 12 19:26:45 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   371702|   371702|  3.717 ms|  3.717 ms|  371702|  371702|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_287_1   |   187800|   187800|       313|          -|          -|   600|        no|
        | + VITIS_LOOP_289_2  |      301|      301|         3|          1|          1|   300|       yes|
        |- VITIS_LOOP_293_3   |   183900|   183900|       613|          -|          -|   300|        no|
        | + VITIS_LOOP_295_4  |      601|      601|         3|          1|          1|   600|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 29 27 
27 --> 28 
28 --> 26 
29 --> 16 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.22>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%gnn_node_mlp_2_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_bias_fixed"   --->   Operation 30 'read' 'gnn_node_mlp_2_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gnn_node_mlp_2_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_2_weights_fixed"   --->   Operation 31 'read' 'gnn_node_mlp_2_weights_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gnn_node_mlp_1_bias_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_bias_fixed"   --->   Operation 32 'read' 'gnn_node_mlp_1_bias_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%gnn_node_mlp_1_weights_fixed_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %gnn_node_mlp_1_weights_fixed"   --->   Operation 33 'read' 'gnn_node_mlp_1_weights_fixed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer"   --->   Operation 34 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer_cast2 = zext i3 %layer_read"   --->   Operation 35 'zext' 'layer_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer_cast1 = zext i3 %layer_read"   --->   Operation 36 'zext' 'layer_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer_cast = zext i3 %layer_read"   --->   Operation 37 'zext' 'layer_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_30, i32 0, i32 0, void @empty_32, i32 0, i32 100000, void @empty_37, void @empty_7, void @empty_32, i32 16, i32 16, i32 16, i32 16, void @empty_32, void @empty_32"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.86ns)   --->   "%mul_ln287 = mul i13 %layer_cast, i13 600" [GIN_compute.cpp:287]   --->   Operation 39 'mul' 'mul_ln287' <Predicate = true> <Delay = 1.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.08ns)   --->   "%mul_ln287_1 = mul i21 %layer_cast1, i21 180000" [GIN_compute.cpp:287]   --->   Operation 40 'mul' 'mul_ln287_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %mul_ln287, i2 0" [GIN_compute.cpp:287]   --->   Operation 41 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %tmp" [GIN_compute.cpp:287]   --->   Operation 42 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%empty = add i64 %p_cast, i64 %gnn_node_mlp_1_bias_fixed_read" [GIN_compute.cpp:287]   --->   Operation 43 'add' 'empty' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [GIN_compute.cpp:287]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln287_cast = sext i62 %trunc_ln" [GIN_compute.cpp:287]   --->   Operation 45 'sext' 'trunc_ln287_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i21.i2, i21 %mul_ln287_1, i2 0" [GIN_compute.cpp:287]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast5 = zext i23 %tmp_2" [GIN_compute.cpp:287]   --->   Operation 47 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%empty_66 = add i64 %p_cast5, i64 %gnn_node_mlp_1_weights_fixed_read" [GIN_compute.cpp:287]   --->   Operation 48 'add' 'empty_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln287_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_66, i32 2, i32 63" [GIN_compute.cpp:287]   --->   Operation 49 'partselect' 'trunc_ln287_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i62 %trunc_ln287_1" [GIN_compute.cpp:287]   --->   Operation 50 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln287 = br void" [GIN_compute.cpp:287]   --->   Operation 51 'br' 'br_ln287' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dim_out = phi i10 %add_ln287, void, i10 0, void" [GIN_compute.cpp:287]   --->   Operation 52 'phi' 'dim_out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%phi_mul = phi i18 %add_ln287_2, void, i18 0, void" [GIN_compute.cpp:287]   --->   Operation 53 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%phi_mul39 = phi i18 %add_ln287_1, void, i18 0, void" [GIN_compute.cpp:287]   --->   Operation 54 'phi' 'phi_mul39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.72ns)   --->   "%add_ln287 = add i10 %dim_out, i10 1" [GIN_compute.cpp:287]   --->   Operation 55 'add' 'add_ln287' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln287_1 = add i18 %phi_mul39, i18 300" [GIN_compute.cpp:287]   --->   Operation 56 'add' 'add_ln287_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln287_2 = add i18 %phi_mul, i18 300" [GIN_compute.cpp:287]   --->   Operation 57 'add' 'add_ln287_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.60ns)   --->   "%icmp_ln287 = icmp_eq  i10 %dim_out, i10 600" [GIN_compute.cpp:287]   --->   Operation 58 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 59 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void %.split6, void" [GIN_compute.cpp:287]   --->   Operation 60 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i10 %dim_out" [GIN_compute.cpp:287]   --->   Operation 61 'zext' 'zext_ln287_1' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.12ns)   --->   "%add_ln288 = add i63 %trunc_ln287_cast, i63 %zext_ln287_1" [GIN_compute.cpp:288]   --->   Operation 62 'add' 'add_ln288' <Predicate = (!icmp_ln287)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i63 %add_ln288" [GIN_compute.cpp:288]   --->   Operation 63 'sext' 'sext_ln288' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln288" [GIN_compute.cpp:288]   --->   Operation 64 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln290 = zext i18 %phi_mul39" [GIN_compute.cpp:290]   --->   Operation 65 'zext' 'zext_ln290' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.12ns)   --->   "%add_ln290 = add i63 %zext_ln290, i63 %sext_ln287" [GIN_compute.cpp:290]   --->   Operation 66 'add' 'add_ln290' <Predicate = (!icmp_ln287)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i63 %add_ln290" [GIN_compute.cpp:290]   --->   Operation 67 'sext' 'sext_ln290' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln290" [GIN_compute.cpp:290]   --->   Operation 68 'getelementptr' 'mem_addr_2' <Predicate = (!icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.70ns)   --->   "%mul_ln293 = mul i12 %layer_cast2, i12 300" [GIN_compute.cpp:293]   --->   Operation 69 'mul' 'mul_ln293' <Predicate = (icmp_ln287)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i12.i2, i12 %mul_ln293, i2 0" [GIN_compute.cpp:293]   --->   Operation 70 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast7 = zext i14 %tmp_3" [GIN_compute.cpp:293]   --->   Operation 71 'zext' 'p_cast7' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.14ns)   --->   "%empty_69 = add i64 %p_cast7, i64 %gnn_node_mlp_2_bias_fixed_read" [GIN_compute.cpp:293]   --->   Operation 72 'add' 'empty_69' <Predicate = (icmp_ln287)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_69, i32 2, i32 63" [GIN_compute.cpp:293]   --->   Operation 73 'partselect' 'trunc_ln1' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln293_cast = sext i62 %trunc_ln1" [GIN_compute.cpp:293]   --->   Operation 74 'sext' 'trunc_ln293_cast' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.14ns)   --->   "%empty_70 = add i64 %p_cast5, i64 %gnn_node_mlp_2_weights_fixed_read" [GIN_compute.cpp:287]   --->   Operation 75 'add' 'empty_70' <Predicate = (icmp_ln287)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln293_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_70, i32 2, i32 63" [GIN_compute.cpp:293]   --->   Operation 76 'partselect' 'trunc_ln293_1' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln293 = sext i62 %trunc_ln293_1" [GIN_compute.cpp:293]   --->   Operation 77 'sext' 'sext_ln293' <Predicate = (icmp_ln287)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln293 = br void" [GIN_compute.cpp:293]   --->   Operation 78 'br' 'br_ln293' <Predicate = (icmp_ln287)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 79 [7/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 79 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 80 [6/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 80 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 81 [7/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 81 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 82 [5/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 82 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 83 [6/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 83 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [4/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 84 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 85 [5/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 85 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [3/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 86 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 87 [4/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 87 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 88 [2/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 88 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 89 [3/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 89 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 90 [1/7] (7.30ns)   --->   "%mem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr, i32 1" [GIN_compute.cpp:288]   --->   Operation 90 'readreq' 'mem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 91 [2/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 91 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 92 [1/1] (7.30ns)   --->   "%mem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr" [GIN_compute.cpp:288]   --->   Operation 92 'read' 'mem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 93 [1/7] (7.30ns)   --->   "%mem_addr_4_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_2, i32 300" [GIN_compute.cpp:290]   --->   Operation 93 'readreq' 'mem_addr_4_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.20>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i10 %dim_out" [GIN_compute.cpp:287]   --->   Operation 94 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln287 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [GIN_compute.cpp:287]   --->   Operation 95 'specloopname' 'specloopname_ln287' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%mlp_1_bias_V_addr = getelementptr i32 %mlp_1_bias_V, i64 0, i64 %zext_ln287" [GIN_compute.cpp:288]   --->   Operation 96 'getelementptr' 'mlp_1_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (1.20ns)   --->   "%store_ln288 = store i32 %mem_addr_read, i10 %mlp_1_bias_V_addr" [GIN_compute.cpp:288]   --->   Operation 97 'store' 'store_ln288' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_11 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln289 = br void" [GIN_compute.cpp:289]   --->   Operation 98 'br' 'br_ln289' <Predicate = true> <Delay = 0.38>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%dim_in = phi i9 %add_ln289, void %.split4, i9 0, void %.split6" [GIN_compute.cpp:289]   --->   Operation 99 'phi' 'dim_in' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.71ns)   --->   "%add_ln289 = add i9 %dim_in, i9 1" [GIN_compute.cpp:289]   --->   Operation 100 'add' 'add_ln289' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.59ns)   --->   "%icmp_ln289 = icmp_eq  i9 %dim_in, i9 300" [GIN_compute.cpp:289]   --->   Operation 102 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 103 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln289 = br i1 %icmp_ln289, void %.split4, void" [GIN_compute.cpp:289]   --->   Operation 104 'br' 'br_ln289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln290_1 = zext i9 %dim_in" [GIN_compute.cpp:290]   --->   Operation 105 'zext' 'zext_ln290_1' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln290_1 = add i18 %phi_mul, i18 %zext_ln290_1" [GIN_compute.cpp:290]   --->   Operation 106 'add' 'add_ln290_1' <Predicate = (!icmp_ln289)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 107 [1/1] (7.30ns)   --->   "%mem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_2" [GIN_compute.cpp:290]   --->   Operation 107 'read' 'mem_addr_2_read' <Predicate = (!icmp_ln289)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.24>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln290_2 = zext i18 %add_ln290_1" [GIN_compute.cpp:290]   --->   Operation 108 'zext' 'zext_ln290_2' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%mlp_1_weights_V_addr = getelementptr i32 %mlp_1_weights_V, i64 0, i64 %zext_ln290_2" [GIN_compute.cpp:290]   --->   Operation 109 'getelementptr' 'mlp_1_weights_V_addr' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln289 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [GIN_compute.cpp:289]   --->   Operation 110 'specloopname' 'specloopname_ln289' <Predicate = (!icmp_ln289)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.24ns)   --->   "%store_ln290 = store i32 %mem_addr_2_read, i18 %mlp_1_weights_V_addr" [GIN_compute.cpp:290]   --->   Operation 111 'store' 'store_ln290' <Predicate = (!icmp_ln289)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln289)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 1.12>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%dim_out_1 = phi i9 %add_ln293, void, i9 0, void" [GIN_compute.cpp:293]   --->   Operation 114 'phi' 'dim_out_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%phi_mul41 = phi i18 %add_ln293_2, void, i18 0, void" [GIN_compute.cpp:293]   --->   Operation 115 'phi' 'phi_mul41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul43 = phi i18 %add_ln293_1, void, i18 0, void" [GIN_compute.cpp:293]   --->   Operation 116 'phi' 'phi_mul43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.71ns)   --->   "%add_ln293 = add i9 %dim_out_1, i9 1" [GIN_compute.cpp:293]   --->   Operation 117 'add' 'add_ln293' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.79ns)   --->   "%add_ln293_1 = add i18 %phi_mul43, i18 600" [GIN_compute.cpp:293]   --->   Operation 118 'add' 'add_ln293_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (0.79ns)   --->   "%add_ln293_2 = add i18 %phi_mul41, i18 600" [GIN_compute.cpp:293]   --->   Operation 119 'add' 'add_ln293_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.59ns)   --->   "%icmp_ln293 = icmp_eq  i9 %dim_out_1, i9 300" [GIN_compute.cpp:293]   --->   Operation 120 'icmp' 'icmp_ln293' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 121 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %icmp_ln293, void %.split2, void" [GIN_compute.cpp:293]   --->   Operation 122 'br' 'br_ln293' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln293_1 = zext i9 %dim_out_1" [GIN_compute.cpp:293]   --->   Operation 123 'zext' 'zext_ln293_1' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (1.12ns)   --->   "%add_ln294 = add i63 %trunc_ln293_cast, i63 %zext_ln293_1" [GIN_compute.cpp:294]   --->   Operation 124 'add' 'add_ln294' <Predicate = (!icmp_ln293)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i63 %add_ln294" [GIN_compute.cpp:294]   --->   Operation 125 'sext' 'sext_ln294' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln294" [GIN_compute.cpp:294]   --->   Operation 126 'getelementptr' 'mem_addr_1' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i18 %phi_mul43" [GIN_compute.cpp:296]   --->   Operation 127 'zext' 'zext_ln296' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (1.12ns)   --->   "%add_ln296 = add i63 %zext_ln296, i63 %sext_ln293" [GIN_compute.cpp:296]   --->   Operation 128 'add' 'add_ln296' <Predicate = (!icmp_ln293)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln296 = sext i63 %add_ln296" [GIN_compute.cpp:296]   --->   Operation 129 'sext' 'sext_ln296' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%mem_addr_3 = getelementptr i32 %mem, i64 %sext_ln296" [GIN_compute.cpp:296]   --->   Operation 130 'getelementptr' 'mem_addr_3' <Predicate = (!icmp_ln293)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln300 = ret" [GIN_compute.cpp:300]   --->   Operation 131 'ret' 'ret_ln300' <Predicate = (icmp_ln293)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 132 [7/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 132 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 133 [6/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 133 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 134 [7/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 134 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 135 [5/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 135 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 136 [6/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 136 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 137 [4/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 137 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 138 [5/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 138 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 139 [3/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 139 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 140 [4/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 140 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 141 [2/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 141 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 142 [3/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 142 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 9> <Delay = 7.30>
ST_23 : Operation 143 [1/7] (7.30ns)   --->   "%mem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_1, i32 1" [GIN_compute.cpp:294]   --->   Operation 143 'readreq' 'mem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 144 [2/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 144 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 145 [1/1] (7.30ns)   --->   "%mem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_1" [GIN_compute.cpp:294]   --->   Operation 145 'read' 'mem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 146 [1/7] (7.30ns)   --->   "%mem_addr_5_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %mem_addr_3, i32 600" [GIN_compute.cpp:296]   --->   Operation 146 'readreq' 'mem_addr_5_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 1.19>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln293 = zext i9 %dim_out_1" [GIN_compute.cpp:293]   --->   Operation 147 'zext' 'zext_ln293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [GIN_compute.cpp:293]   --->   Operation 148 'specloopname' 'specloopname_ln293' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%mlp_2_bias_V_addr = getelementptr i32 %mlp_2_bias_V, i64 0, i64 %zext_ln293" [GIN_compute.cpp:294]   --->   Operation 149 'getelementptr' 'mlp_2_bias_V_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (1.19ns)   --->   "%store_ln294 = store i32 %mem_addr_1_read, i9 %mlp_2_bias_V_addr" [GIN_compute.cpp:294]   --->   Operation 150 'store' 'store_ln294' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_25 : Operation 151 [1/1] (0.38ns)   --->   "%br_ln295 = br void" [GIN_compute.cpp:295]   --->   Operation 151 'br' 'br_ln295' <Predicate = true> <Delay = 0.38>

State 26 <SV = 12> <Delay = 0.79>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%dim_in_1 = phi i10 %add_ln295, void %.split, i10 0, void %.split2" [GIN_compute.cpp:295]   --->   Operation 152 'phi' 'dim_in_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (0.72ns)   --->   "%add_ln295 = add i10 %dim_in_1, i10 1" [GIN_compute.cpp:295]   --->   Operation 153 'add' 'add_ln295' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (0.60ns)   --->   "%icmp_ln295 = icmp_eq  i10 %dim_in_1, i10 600" [GIN_compute.cpp:295]   --->   Operation 155 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600"   --->   Operation 156 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln295 = br i1 %icmp_ln295, void %.split, void" [GIN_compute.cpp:295]   --->   Operation 157 'br' 'br_ln295' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln296_1 = zext i10 %dim_in_1" [GIN_compute.cpp:296]   --->   Operation 158 'zext' 'zext_ln296_1' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (0.79ns)   --->   "%add_ln296_1 = add i18 %phi_mul41, i18 %zext_ln296_1" [GIN_compute.cpp:296]   --->   Operation 159 'add' 'add_ln296_1' <Predicate = (!icmp_ln295)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 7.30>
ST_27 : Operation 160 [1/1] (7.30ns)   --->   "%mem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %mem_addr_3" [GIN_compute.cpp:296]   --->   Operation 160 'read' 'mem_addr_3_read' <Predicate = (!icmp_ln295)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 14> <Delay = 1.24>
ST_28 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln296_2 = zext i18 %add_ln296_1" [GIN_compute.cpp:296]   --->   Operation 161 'zext' 'zext_ln296_2' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_28 : Operation 162 [1/1] (0.00ns)   --->   "%mlp_2_weights_V_addr = getelementptr i32 %mlp_2_weights_V, i64 0, i64 %zext_ln296_2" [GIN_compute.cpp:296]   --->   Operation 162 'getelementptr' 'mlp_2_weights_V_addr' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%specloopname_ln295 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [GIN_compute.cpp:295]   --->   Operation 163 'specloopname' 'specloopname_ln295' <Predicate = (!icmp_ln295)> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (1.24ns)   --->   "%store_ln296 = store i32 %mem_addr_3_read, i18 %mlp_2_weights_V_addr" [GIN_compute.cpp:296]   --->   Operation 164 'store' 'store_ln296' <Predicate = (!icmp_ln295)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 180000> <RAM>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!icmp_ln295)> <Delay = 0.00>

State 29 <SV = 13> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_1_weights_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_1_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_2_weights_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gnn_node_mlp_2_bias_fixed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mlp_1_bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mlp_1_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mlp_2_bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mlp_2_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
gnn_node_mlp_2_bias_fixed_read    (read             ) [ 001111111111111100000000000000]
gnn_node_mlp_2_weights_fixed_read (read             ) [ 001111111111111100000000000000]
gnn_node_mlp_1_bias_fixed_read    (read             ) [ 000000000000000000000000000000]
gnn_node_mlp_1_weights_fixed_read (read             ) [ 000000000000000000000000000000]
layer_read                        (read             ) [ 000000000000000000000000000000]
layer_cast2                       (zext             ) [ 001111111111111100000000000000]
layer_cast1                       (zext             ) [ 000000000000000000000000000000]
layer_cast                        (zext             ) [ 000000000000000000000000000000]
specinterface_ln0                 (specinterface    ) [ 000000000000000000000000000000]
mul_ln287                         (mul              ) [ 000000000000000000000000000000]
mul_ln287_1                       (mul              ) [ 000000000000000000000000000000]
tmp                               (bitconcatenate   ) [ 000000000000000000000000000000]
p_cast                            (zext             ) [ 000000000000000000000000000000]
empty                             (add              ) [ 000000000000000000000000000000]
trunc_ln                          (partselect       ) [ 000000000000000000000000000000]
trunc_ln287_cast                  (sext             ) [ 001111111111111100000000000000]
tmp_2                             (bitconcatenate   ) [ 000000000000000000000000000000]
p_cast5                           (zext             ) [ 001111111111111100000000000000]
empty_66                          (add              ) [ 000000000000000000000000000000]
trunc_ln287_1                     (partselect       ) [ 000000000000000000000000000000]
sext_ln287                        (sext             ) [ 001111111111111100000000000000]
br_ln287                          (br               ) [ 011111111111111100000000000000]
dim_out                           (phi              ) [ 001111111111000000000000000000]
phi_mul                           (phi              ) [ 001111111111111000000000000000]
phi_mul39                         (phi              ) [ 001000000000000000000000000000]
add_ln287                         (add              ) [ 011111111111111100000000000000]
add_ln287_1                       (add              ) [ 011111111111111100000000000000]
add_ln287_2                       (add              ) [ 011111111111111100000000000000]
icmp_ln287                        (icmp             ) [ 001111111111111100000000000000]
empty_67                          (speclooptripcount) [ 000000000000000000000000000000]
br_ln287                          (br               ) [ 000000000000000000000000000000]
zext_ln287_1                      (zext             ) [ 000000000000000000000000000000]
add_ln288                         (add              ) [ 000000000000000000000000000000]
sext_ln288                        (sext             ) [ 000000000000000000000000000000]
mem_addr                          (getelementptr    ) [ 000111111110000000000000000000]
zext_ln290                        (zext             ) [ 000000000000000000000000000000]
add_ln290                         (add              ) [ 000000000000000000000000000000]
sext_ln290                        (sext             ) [ 000000000000000000000000000000]
mem_addr_2                        (getelementptr    ) [ 000111111111111000000000000000]
mul_ln293                         (mul              ) [ 000000000000000000000000000000]
tmp_3                             (bitconcatenate   ) [ 000000000000000000000000000000]
p_cast7                           (zext             ) [ 000000000000000000000000000000]
empty_69                          (add              ) [ 000000000000000000000000000000]
trunc_ln1                         (partselect       ) [ 000000000000000000000000000000]
trunc_ln293_cast                  (sext             ) [ 000000000000000011111111111111]
empty_70                          (add              ) [ 000000000000000000000000000000]
trunc_ln293_1                     (partselect       ) [ 000000000000000000000000000000]
sext_ln293                        (sext             ) [ 000000000000000011111111111111]
br_ln293                          (br               ) [ 001111111111111111111111111111]
mem_load_req                      (readreq          ) [ 000000000000000000000000000000]
mem_addr_read                     (read             ) [ 000000000001000000000000000000]
mem_addr_4_rd_req                 (readreq          ) [ 000000000000000000000000000000]
zext_ln287                        (zext             ) [ 000000000000000000000000000000]
specloopname_ln287                (specloopname     ) [ 000000000000000000000000000000]
mlp_1_bias_V_addr                 (getelementptr    ) [ 000000000000000000000000000000]
store_ln288                       (store            ) [ 000000000000000000000000000000]
br_ln289                          (br               ) [ 001111111111111100000000000000]
dim_in                            (phi              ) [ 000000000000100000000000000000]
add_ln289                         (add              ) [ 001111111111111100000000000000]
specpipeline_ln0                  (specpipeline     ) [ 000000000000000000000000000000]
icmp_ln289                        (icmp             ) [ 001111111111111100000000000000]
empty_68                          (speclooptripcount) [ 000000000000000000000000000000]
br_ln289                          (br               ) [ 000000000000000000000000000000]
zext_ln290_1                      (zext             ) [ 000000000000000000000000000000]
add_ln290_1                       (add              ) [ 000000000000111000000000000000]
mem_addr_2_read                   (read             ) [ 000000000000101000000000000000]
zext_ln290_2                      (zext             ) [ 000000000000000000000000000000]
mlp_1_weights_V_addr              (getelementptr    ) [ 000000000000000000000000000000]
specloopname_ln289                (specloopname     ) [ 000000000000000000000000000000]
store_ln290                       (store            ) [ 000000000000000000000000000000]
br_ln0                            (br               ) [ 001111111111111100000000000000]
br_ln0                            (br               ) [ 011111111111111100000000000000]
dim_out_1                         (phi              ) [ 000000000000000011111111110000]
phi_mul41                         (phi              ) [ 000000000000000011111111111110]
phi_mul43                         (phi              ) [ 000000000000000010000000000000]
add_ln293                         (add              ) [ 001000000000000011111111111111]
add_ln293_1                       (add              ) [ 001000000000000011111111111111]
add_ln293_2                       (add              ) [ 001000000000000011111111111111]
icmp_ln293                        (icmp             ) [ 000000000000000011111111111111]
empty_71                          (speclooptripcount) [ 000000000000000000000000000000]
br_ln293                          (br               ) [ 000000000000000000000000000000]
zext_ln293_1                      (zext             ) [ 000000000000000000000000000000]
add_ln294                         (add              ) [ 000000000000000000000000000000]
sext_ln294                        (sext             ) [ 000000000000000000000000000000]
mem_addr_1                        (getelementptr    ) [ 000000000000000001111111100000]
zext_ln296                        (zext             ) [ 000000000000000000000000000000]
add_ln296                         (add              ) [ 000000000000000000000000000000]
sext_ln296                        (sext             ) [ 000000000000000000000000000000]
mem_addr_3                        (getelementptr    ) [ 000000000000000001111111111110]
ret_ln300                         (ret              ) [ 000000000000000000000000000000]
mem_load_1_req                    (readreq          ) [ 000000000000000000000000000000]
mem_addr_1_read                   (read             ) [ 000000000000000000000000010000]
mem_addr_5_rd_req                 (readreq          ) [ 000000000000000000000000000000]
zext_ln293                        (zext             ) [ 000000000000000000000000000000]
specloopname_ln293                (specloopname     ) [ 000000000000000000000000000000]
mlp_2_bias_V_addr                 (getelementptr    ) [ 000000000000000000000000000000]
store_ln294                       (store            ) [ 000000000000000000000000000000]
br_ln295                          (br               ) [ 000000000000000011111111111111]
dim_in_1                          (phi              ) [ 000000000000000000000000001000]
add_ln295                         (add              ) [ 000000000000000011111111111111]
specpipeline_ln0                  (specpipeline     ) [ 000000000000000000000000000000]
icmp_ln295                        (icmp             ) [ 000000000000000011111111111111]
empty_72                          (speclooptripcount) [ 000000000000000000000000000000]
br_ln295                          (br               ) [ 000000000000000000000000000000]
zext_ln296_1                      (zext             ) [ 000000000000000000000000000000]
add_ln296_1                       (add              ) [ 000000000000000000000000001110]
mem_addr_3_read                   (read             ) [ 000000000000000000000000001010]
zext_ln296_2                      (zext             ) [ 000000000000000000000000000000]
mlp_2_weights_V_addr              (getelementptr    ) [ 000000000000000000000000000000]
specloopname_ln295                (specloopname     ) [ 000000000000000000000000000000]
store_ln296                       (store            ) [ 000000000000000000000000000000]
br_ln0                            (br               ) [ 000000000000000011111111111111]
br_ln0                            (br               ) [ 001000000000000011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gnn_node_mlp_1_weights_fixed">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_1_weights_fixed"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gnn_node_mlp_1_bias_fixed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_1_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gnn_node_mlp_2_weights_fixed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_2_weights_fixed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gnn_node_mlp_2_bias_fixed">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gnn_node_mlp_2_bias_fixed"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mlp_1_bias_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_bias_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mlp_1_weights_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_1_weights_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mlp_2_bias_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_bias_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mlp_2_weights_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlp_2_weights_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i21.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="gnn_node_mlp_2_bias_fixed_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_2_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gnn_node_mlp_2_weights_fixed_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_2_weights_fixed_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="gnn_node_mlp_1_bias_fixed_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_1_bias_fixed_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="gnn_node_mlp_1_weights_fixed_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gnn_node_mlp_1_weights_fixed_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="layer_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="3" slack="0"/>
<pin id="139" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_req/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_readreq_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_addr_4_rd_req/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mem_addr_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="8"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_read/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mem_addr_2_read_read_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="11"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_2_read/13 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_load_1_req/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_readreq_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mem_addr_5_rd_req/18 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mem_addr_1_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="8"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_1_read/24 "/>
</bind>
</comp>

<comp id="185" class="1004" name="mem_addr_3_read_read_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="11"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_addr_3_read/27 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mlp_1_bias_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_1_bias_V_addr/11 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln288_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln288/11 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mlp_1_weights_V_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="18" slack="0"/>
<pin id="207" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_1_weights_V_addr/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln290_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mlp_2_bias_V_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_2_bias_V_addr/25 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln294_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln294/25 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mlp_2_weights_V_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="18" slack="0"/>
<pin id="233" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mlp_2_weights_V_addr/28 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln296_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln296/28 "/>
</bind>
</comp>

<comp id="242" class="1005" name="dim_out_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dim_out (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="dim_out_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="10" slack="0"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="1" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_out/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="phi_mul_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="1"/>
<pin id="256" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="phi_mul_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="18" slack="0"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="1" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="phi_mul39_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="18" slack="1"/>
<pin id="268" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul39 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="phi_mul39_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="0"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="1" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul39/2 "/>
</bind>
</comp>

<comp id="277" class="1005" name="dim_in_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="1"/>
<pin id="279" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim_in (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="dim_in_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="9" slack="0"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="1" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_in/12 "/>
</bind>
</comp>

<comp id="288" class="1005" name="dim_out_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="1"/>
<pin id="290" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim_out_1 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="dim_out_1_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="1" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_out_1/16 "/>
</bind>
</comp>

<comp id="300" class="1005" name="phi_mul41_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="1"/>
<pin id="302" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul41 (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="phi_mul41_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="1" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul41/16 "/>
</bind>
</comp>

<comp id="312" class="1005" name="phi_mul43_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="18" slack="1"/>
<pin id="314" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul43 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="phi_mul43_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="18" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul43/16 "/>
</bind>
</comp>

<comp id="323" class="1005" name="dim_in_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="1"/>
<pin id="325" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="dim_in_1 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="dim_in_1_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="1" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim_in_1/26 "/>
</bind>
</comp>

<comp id="334" class="1004" name="layer_cast2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layer_cast2/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="layer_cast1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layer_cast1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="layer_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="layer_cast/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mul_ln287_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln287/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln287_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="19" slack="0"/>
<pin id="355" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln287_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="15" slack="0"/>
<pin id="360" dir="0" index="1" bw="13" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="15" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="empty_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="15" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="62" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="7" slack="0"/>
<pin id="381" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="trunc_ln287_cast_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="62" slack="0"/>
<pin id="388" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln287_cast/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="23" slack="0"/>
<pin id="392" dir="0" index="1" bw="21" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_cast5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="23" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="empty_66_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="23" slack="0"/>
<pin id="404" dir="0" index="1" bw="64" slack="0"/>
<pin id="405" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln287_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="62" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="3" slack="0"/>
<pin id="412" dir="0" index="3" bw="7" slack="0"/>
<pin id="413" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln287_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="sext_ln287_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="62" slack="0"/>
<pin id="420" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln287/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln287_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln287/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="add_ln287_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="18" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln287_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln287_2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="18" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln287_2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln287_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="10" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln287/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln287_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_1/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln288_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="62" slack="1"/>
<pin id="452" dir="0" index="1" bw="10" slack="0"/>
<pin id="453" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln288/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln288_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="63" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln288/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="mem_addr_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="63" slack="0"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln290_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="18" slack="0"/>
<pin id="467" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln290_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="18" slack="0"/>
<pin id="471" dir="0" index="1" bw="62" slack="1"/>
<pin id="472" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln290_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="63" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln290/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mem_addr_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="63" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_2/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mul_ln293_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="3" slack="1"/>
<pin id="486" dir="0" index="1" bw="10" slack="0"/>
<pin id="487" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln293/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="0" index="1" bw="12" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_cast7_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="empty_69_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="14" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="1"/>
<pin id="504" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_69/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="62" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="trunc_ln293_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="62" slack="0"/>
<pin id="518" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="trunc_ln293_cast/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="empty_70_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="23" slack="1"/>
<pin id="522" dir="0" index="1" bw="64" slack="1"/>
<pin id="523" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln293_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="62" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="3" slack="0"/>
<pin id="528" dir="0" index="3" bw="7" slack="0"/>
<pin id="529" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln293_1/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln293_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="62" slack="0"/>
<pin id="536" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln293/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln287_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="10" slack="9"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln289_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="9" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln289/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="icmp_ln289_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="9" slack="0"/>
<pin id="551" dir="0" index="1" bw="9" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/12 "/>
</bind>
</comp>

<comp id="555" class="1004" name="zext_ln290_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290_1/12 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln290_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="18" slack="10"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln290_1/12 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln290_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="2"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln290_2/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln293_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="9" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293/16 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln293_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="0"/>
<pin id="577" dir="0" index="1" bw="11" slack="0"/>
<pin id="578" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293_1/16 "/>
</bind>
</comp>

<comp id="581" class="1004" name="add_ln293_2_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="18" slack="0"/>
<pin id="583" dir="0" index="1" bw="11" slack="0"/>
<pin id="584" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln293_2/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln293_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="0" index="1" bw="9" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln293/16 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln293_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293_1/16 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln294_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="62" slack="1"/>
<pin id="599" dir="0" index="1" bw="9" slack="0"/>
<pin id="600" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln294/16 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln294_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="63" slack="0"/>
<pin id="604" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln294/16 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mem_addr_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="63" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/16 "/>
</bind>
</comp>

<comp id="612" class="1004" name="zext_ln296_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="18" slack="0"/>
<pin id="614" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296/16 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln296_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="18" slack="0"/>
<pin id="618" dir="0" index="1" bw="62" slack="1"/>
<pin id="619" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/16 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln296_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="63" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln296/16 "/>
</bind>
</comp>

<comp id="625" class="1004" name="mem_addr_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="63" slack="0"/>
<pin id="628" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_3/16 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln293_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="9" slack="9"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln293/25 "/>
</bind>
</comp>

<comp id="636" class="1004" name="add_ln295_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="10" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln295/26 "/>
</bind>
</comp>

<comp id="642" class="1004" name="icmp_ln295_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="0" index="1" bw="10" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/26 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln296_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296_1/26 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln296_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="18" slack="10"/>
<pin id="654" dir="0" index="1" bw="10" slack="0"/>
<pin id="655" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296_1/26 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln296_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="18" slack="2"/>
<pin id="660" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296_2/28 "/>
</bind>
</comp>

<comp id="662" class="1005" name="gnn_node_mlp_2_bias_fixed_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="64" slack="1"/>
<pin id="664" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_2_bias_fixed_read "/>
</bind>
</comp>

<comp id="667" class="1005" name="gnn_node_mlp_2_weights_fixed_read_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="64" slack="1"/>
<pin id="669" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gnn_node_mlp_2_weights_fixed_read "/>
</bind>
</comp>

<comp id="672" class="1005" name="layer_cast2_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="12" slack="1"/>
<pin id="674" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="layer_cast2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln287_cast_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="63" slack="1"/>
<pin id="679" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln287_cast "/>
</bind>
</comp>

<comp id="682" class="1005" name="p_cast5_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sext_ln287_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="63" slack="1"/>
<pin id="689" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln287 "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln287_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln287 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln287_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="18" slack="0"/>
<pin id="699" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln287_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln287_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="18" slack="0"/>
<pin id="704" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln287_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="mem_addr_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="mem_addr_2_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2"/>
<pin id="718" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="trunc_ln293_cast_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="63" slack="1"/>
<pin id="724" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln293_cast "/>
</bind>
</comp>

<comp id="727" class="1005" name="sext_ln293_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="63" slack="1"/>
<pin id="729" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln293 "/>
</bind>
</comp>

<comp id="732" class="1005" name="mem_addr_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_read "/>
</bind>
</comp>

<comp id="737" class="1005" name="add_ln289_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="9" slack="0"/>
<pin id="739" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln289 "/>
</bind>
</comp>

<comp id="742" class="1005" name="icmp_ln289_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="746" class="1005" name="add_ln290_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="18" slack="2"/>
<pin id="748" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="add_ln290_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="mem_addr_2_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_2_read "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln293_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="9" slack="0"/>
<pin id="758" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln293 "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln293_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="18" slack="0"/>
<pin id="763" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln293_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="add_ln293_2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="18" slack="0"/>
<pin id="768" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="add_ln293_2 "/>
</bind>
</comp>

<comp id="774" class="1005" name="mem_addr_1_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="1"/>
<pin id="776" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="mem_addr_3_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="2"/>
<pin id="782" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr_3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="mem_addr_1_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_1_read "/>
</bind>
</comp>

<comp id="791" class="1005" name="add_ln295_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="0"/>
<pin id="793" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln295 "/>
</bind>
</comp>

<comp id="796" class="1005" name="icmp_ln295_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln295 "/>
</bind>
</comp>

<comp id="800" class="1005" name="add_ln296_1_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="18" slack="2"/>
<pin id="802" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="add_ln296_1 "/>
</bind>
</comp>

<comp id="805" class="1005" name="mem_addr_3_read_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="1"/>
<pin id="807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr_3_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="74" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="80" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="80" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="74" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="76" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="74" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="106" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="86" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="18" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="86" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="229" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="56" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="280"><net_src comp="88" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="88" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="56" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="337"><net_src comp="136" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="136" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="136" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="338" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="346" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="46" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="124" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="48" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="389"><net_src comp="376" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="54" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="352" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="130" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="48" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="402" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="52" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="408" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="246" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="270" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="62" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="258" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="62" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="246" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="64" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="246" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="0" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="270" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="0" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="72" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="46" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="52" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="519"><net_src comp="506" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="530"><net_src comp="48" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="520" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="50" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="52" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="537"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="242" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="547"><net_src comp="281" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="90" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="281" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="281" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="254" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="573"><net_src comp="292" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="90" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="316" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="104" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="304" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="104" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="292" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="98" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="292" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="597" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="0" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="316" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="0" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="288" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="640"><net_src comp="327" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="327" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="64" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="651"><net_src comp="327" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="300" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="648" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="665"><net_src comp="112" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="670"><net_src comp="118" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="675"><net_src comp="334" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="680"><net_src comp="386" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="685"><net_src comp="398" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="690"><net_src comp="418" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="695"><net_src comp="422" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="700"><net_src comp="428" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="705"><net_src comp="434" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="713"><net_src comp="459" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="715"><net_src comp="710" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="719"><net_src comp="478" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="725"><net_src comp="516" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="730"><net_src comp="534" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="735"><net_src comp="156" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="740"><net_src comp="543" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="745"><net_src comp="549" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="559" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="754"><net_src comp="161" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="759"><net_src comp="569" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="764"><net_src comp="575" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="769"><net_src comp="581" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="777"><net_src comp="606" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="783"><net_src comp="625" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="789"><net_src comp="180" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="794"><net_src comp="636" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="799"><net_src comp="642" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="652" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="808"><net_src comp="185" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="236" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mlp_1_bias_V | {11 }
	Port: mlp_1_weights_V | {14 }
	Port: mlp_2_bias_V | {25 }
	Port: mlp_2_weights_V | {28 }
 - Input state : 
	Port: load_mlp_weights_one_layer : mem | {3 4 5 6 7 8 9 10 13 17 18 19 20 21 22 23 24 27 }
	Port: load_mlp_weights_one_layer : layer | {1 }
	Port: load_mlp_weights_one_layer : gnn_node_mlp_1_weights_fixed | {1 }
	Port: load_mlp_weights_one_layer : gnn_node_mlp_1_bias_fixed | {1 }
	Port: load_mlp_weights_one_layer : gnn_node_mlp_2_weights_fixed | {1 }
	Port: load_mlp_weights_one_layer : gnn_node_mlp_2_bias_fixed | {1 }
  - Chain level:
	State 1
		mul_ln287 : 1
		mul_ln287_1 : 1
		tmp : 2
		p_cast : 3
		empty : 4
		trunc_ln : 5
		trunc_ln287_cast : 6
		tmp_2 : 2
		p_cast5 : 3
		empty_66 : 4
		trunc_ln287_1 : 5
		sext_ln287 : 6
	State 2
		add_ln287 : 1
		add_ln287_1 : 1
		add_ln287_2 : 1
		icmp_ln287 : 1
		br_ln287 : 2
		zext_ln287_1 : 1
		add_ln288 : 2
		sext_ln288 : 3
		mem_addr : 4
		zext_ln290 : 1
		add_ln290 : 2
		sext_ln290 : 3
		mem_addr_2 : 4
		tmp_3 : 1
		p_cast7 : 2
		empty_69 : 3
		trunc_ln1 : 4
		trunc_ln293_cast : 5
		trunc_ln293_1 : 1
		sext_ln293 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mlp_1_bias_V_addr : 1
		store_ln288 : 2
	State 12
		add_ln289 : 1
		icmp_ln289 : 1
		br_ln289 : 2
		zext_ln290_1 : 1
		add_ln290_1 : 2
	State 13
	State 14
		mlp_1_weights_V_addr : 1
		store_ln290 : 2
	State 15
	State 16
		add_ln293 : 1
		add_ln293_1 : 1
		add_ln293_2 : 1
		icmp_ln293 : 1
		br_ln293 : 2
		zext_ln293_1 : 1
		add_ln294 : 2
		sext_ln294 : 3
		mem_addr_1 : 4
		zext_ln296 : 1
		add_ln296 : 2
		sext_ln296 : 3
		mem_addr_3 : 4
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		mlp_2_bias_V_addr : 1
		store_ln294 : 2
	State 26
		add_ln295 : 1
		icmp_ln295 : 1
		br_ln295 : 2
		zext_ln296_1 : 1
		add_ln296_1 : 2
	State 27
	State 28
		mlp_2_weights_V_addr : 1
		store_ln296 : 2
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                  empty_fu_370                 |    0    |    0    |    71   |
|          |                empty_66_fu_402                |    0    |    0    |    71   |
|          |                add_ln287_fu_422               |    0    |    0    |    17   |
|          |               add_ln287_1_fu_428              |    0    |    0    |    25   |
|          |               add_ln287_2_fu_434              |    0    |    0    |    25   |
|          |                add_ln288_fu_450               |    0    |    0    |    69   |
|          |                add_ln290_fu_469               |    0    |    0    |    69   |
|          |                empty_69_fu_501                |    0    |    0    |    71   |
|    add   |                empty_70_fu_520                |    0    |    0    |    71   |
|          |                add_ln289_fu_543               |    0    |    0    |    16   |
|          |               add_ln290_1_fu_559              |    0    |    0    |    25   |
|          |                add_ln293_fu_569               |    0    |    0    |    16   |
|          |               add_ln293_1_fu_575              |    0    |    0    |    25   |
|          |               add_ln293_2_fu_581              |    0    |    0    |    25   |
|          |                add_ln294_fu_597               |    0    |    0    |    69   |
|          |                add_ln296_fu_616               |    0    |    0    |    69   |
|          |                add_ln295_fu_636               |    0    |    0    |    17   |
|          |               add_ln296_1_fu_652              |    0    |    0    |    25   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                mul_ln287_fu_346               |    0    |    0    |    6    |
|    mul   |               mul_ln287_1_fu_352              |    0    |    0    |    6    |
|          |                mul_ln293_fu_484               |    0    |    0    |    62   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               icmp_ln287_fu_440               |    0    |    0    |    11   |
|   icmp   |               icmp_ln289_fu_549               |    0    |    0    |    11   |
|          |               icmp_ln293_fu_587               |    0    |    0    |    11   |
|          |               icmp_ln295_fu_642               |    0    |    0    |    11   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |   gnn_node_mlp_2_bias_fixed_read_read_fu_112  |    0    |    0    |    0    |
|          | gnn_node_mlp_2_weights_fixed_read_read_fu_118 |    0    |    0    |    0    |
|          |   gnn_node_mlp_1_bias_fixed_read_read_fu_124  |    0    |    0    |    0    |
|          | gnn_node_mlp_1_weights_fixed_read_read_fu_130 |    0    |    0    |    0    |
|   read   |             layer_read_read_fu_136            |    0    |    0    |    0    |
|          |           mem_addr_read_read_fu_156           |    0    |    0    |    0    |
|          |          mem_addr_2_read_read_fu_161          |    0    |    0    |    0    |
|          |          mem_addr_1_read_read_fu_180          |    0    |    0    |    0    |
|          |          mem_addr_3_read_read_fu_185          |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               grp_readreq_fu_142              |    0    |    0    |    0    |
|  readreq |               grp_readreq_fu_149              |    0    |    0    |    0    |
|          |               grp_readreq_fu_166              |    0    |    0    |    0    |
|          |               grp_readreq_fu_173              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |               layer_cast2_fu_334              |    0    |    0    |    0    |
|          |               layer_cast1_fu_338              |    0    |    0    |    0    |
|          |               layer_cast_fu_342               |    0    |    0    |    0    |
|          |                 p_cast_fu_366                 |    0    |    0    |    0    |
|          |                 p_cast5_fu_398                |    0    |    0    |    0    |
|          |              zext_ln287_1_fu_446              |    0    |    0    |    0    |
|          |               zext_ln290_fu_465               |    0    |    0    |    0    |
|   zext   |                 p_cast7_fu_497                |    0    |    0    |    0    |
|          |               zext_ln287_fu_538               |    0    |    0    |    0    |
|          |              zext_ln290_1_fu_555              |    0    |    0    |    0    |
|          |              zext_ln290_2_fu_565              |    0    |    0    |    0    |
|          |              zext_ln293_1_fu_593              |    0    |    0    |    0    |
|          |               zext_ln296_fu_612               |    0    |    0    |    0    |
|          |               zext_ln293_fu_631               |    0    |    0    |    0    |
|          |              zext_ln296_1_fu_648              |    0    |    0    |    0    |
|          |              zext_ln296_2_fu_658              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                   tmp_fu_358                  |    0    |    0    |    0    |
|bitconcatenate|                  tmp_2_fu_390                 |    0    |    0    |    0    |
|          |                  tmp_3_fu_489                 |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |                trunc_ln_fu_376                |    0    |    0    |    0    |
|partselect|              trunc_ln287_1_fu_408             |    0    |    0    |    0    |
|          |                trunc_ln1_fu_506               |    0    |    0    |    0    |
|          |              trunc_ln293_1_fu_524             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|          |            trunc_ln287_cast_fu_386            |    0    |    0    |    0    |
|          |               sext_ln287_fu_418               |    0    |    0    |    0    |
|          |               sext_ln288_fu_455               |    0    |    0    |    0    |
|   sext   |               sext_ln290_fu_474               |    0    |    0    |    0    |
|          |            trunc_ln293_cast_fu_516            |    0    |    0    |    0    |
|          |               sext_ln293_fu_534               |    0    |    0    |    0    |
|          |               sext_ln294_fu_602               |    0    |    0    |    0    |
|          |               sext_ln296_fu_621               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |    0    |    0    |   894   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|           add_ln287_1_reg_697           |   18   |
|           add_ln287_2_reg_702           |   18   |
|            add_ln287_reg_692            |   10   |
|            add_ln289_reg_737            |    9   |
|           add_ln290_1_reg_746           |   18   |
|           add_ln293_1_reg_761           |   18   |
|           add_ln293_2_reg_766           |   18   |
|            add_ln293_reg_756            |    9   |
|            add_ln295_reg_791            |   10   |
|           add_ln296_1_reg_800           |   18   |
|             dim_in_1_reg_323            |   10   |
|              dim_in_reg_277             |    9   |
|            dim_out_1_reg_288            |    9   |
|             dim_out_reg_242             |   10   |
|  gnn_node_mlp_2_bias_fixed_read_reg_662 |   64   |
|gnn_node_mlp_2_weights_fixed_read_reg_667|   64   |
|            icmp_ln289_reg_742           |    1   |
|            icmp_ln295_reg_796           |    1   |
|           layer_cast2_reg_672           |   12   |
|         mem_addr_1_read_reg_786         |   32   |
|            mem_addr_1_reg_774           |   32   |
|         mem_addr_2_read_reg_751         |   32   |
|            mem_addr_2_reg_716           |   32   |
|         mem_addr_3_read_reg_805         |   32   |
|            mem_addr_3_reg_780           |   32   |
|          mem_addr_read_reg_732          |   32   |
|             mem_addr_reg_710            |   32   |
|             p_cast5_reg_682             |   64   |
|            phi_mul39_reg_266            |   18   |
|            phi_mul41_reg_300            |   18   |
|            phi_mul43_reg_312            |   18   |
|             phi_mul_reg_254             |   18   |
|            sext_ln287_reg_687           |   63   |
|            sext_ln293_reg_727           |   63   |
|         trunc_ln287_cast_reg_677        |   63   |
|         trunc_ln293_cast_reg_722        |   63   |
+-----------------------------------------+--------+
|                  Total                  |   970  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  dim_out_reg_242  |  p0  |   2  |  10  |   20   ||    9    |
|  phi_mul_reg_254  |  p0  |   2  |  18  |   36   ||    9    |
| dim_out_1_reg_288 |  p0  |   2  |   9  |   18   ||    9    |
| phi_mul41_reg_300 |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  1.548  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   894  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   970  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   970  |   930  |
+-----------+--------+--------+--------+--------+
