{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733177093098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733177093101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 17:04:53 2024 " "Processing started: Mon Dec 02 17:04:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733177093101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177093101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3201Final -c 3201Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3201Final -c 3201Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177093101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733177093424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733177093424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonic.v 1 1 " "Found 1 design units, including 1 entities, in source file sonic.v" { { "Info" "ISGN_ENTITY_NAME" "1 sonic " "Found entity 1: sonic" {  } { { "sonic.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/sonic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733177098608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098608 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist LuongMarcoFinal.v(26) " "Verilog HDL Declaration warning at LuongMarcoFinal.v(26): \"dist\" is SystemVerilog-2005 keyword" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1733177098612 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LuongMarcoFinal.v(47) " "Verilog HDL information at LuongMarcoFinal.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733177098613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luongmarcofinal.v 1 1 " "Found 1 design units, including 1 entities, in source file luongmarcofinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 LuongMarcoFinal " "Found entity 1: LuongMarcoFinal" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733177098613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "7seg.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733177098615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motorctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file motorctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 motorCtrl " "Found entity 1: motorCtrl" {  } { { "motorCtrl.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/motorCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733177098618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beepblink.v 1 1 " "Found 1 design units, including 1 entities, in source file beepblink.v" { { "Info" "ISGN_ENTITY_NAME" "1 beepBlink " "Found entity 1: beepBlink" {  } { { "beepBlink.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/beepBlink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733177098620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LuongMarcoFinal " "Elaborating entity \"LuongMarcoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733177098679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leftRight LuongMarcoFinal.v(21) " "Verilog HDL or VHDL warning at LuongMarcoFinal.v(21): object \"leftRight\" assigned a value but never read" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733177098680 "|LuongMarcoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distCounter LuongMarcoFinal.v(22) " "Verilog HDL or VHDL warning at LuongMarcoFinal.v(22): object \"distCounter\" assigned a value but never read" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733177098680 "|LuongMarcoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "angle LuongMarcoFinal.v(23) " "Verilog HDL or VHDL warning at LuongMarcoFinal.v(23): object \"angle\" assigned a value but never read" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733177098680 "|LuongMarcoFinal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LuongMarcoFinal.v(63) " "Verilog HDL assignment warning at LuongMarcoFinal.v(63): truncated value with size 32 to match size of target (3)" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733177098681 "|LuongMarcoFinal"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LuongMarcoFinal.v(65) " "Verilog HDL Case Statement information at LuongMarcoFinal.v(65): all case item expressions in this case statement are onehot" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733177098681 "|LuongMarcoFinal"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "state LuongMarcoFinal.v(21) " "Verilog HDL error at LuongMarcoFinal.v(21): variable \"state\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "LuongMarcoFinal.v" "" { Text "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/LuongMarcoFinal.v" 21 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1733177098681 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733177098681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/output_files/3201Final.map.smsg " "Generated suppressed messages file C:/Users/serp/Documents/Uni/Second year/F2/3201/3201_workspace/3201Final/output_files/3201Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733177098724 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 17:04:58 2024 " "Processing ended: Mon Dec 02 17:04:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733177098724 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733177098724 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733177098724 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733177098724 ""}
