Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 25 15:45:12 2021
| Host         : 969E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DIO_control_sets_placed.rpt
| Design       : DIO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           24 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              16 |            7 |
| Yes          | No                    | No                     |             512 |          460 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             236 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+-----------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal          |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------+-----------------------+------------------+----------------+
|  q0/y_reg_i_1_n_0    |                                  | q0/y_reg_i_2_n_0      |                1 |              1 |
|  q1/y_reg_i_1__0_n_0 |                                  | q1/y_reg_i_2__0_n_0   |                1 |              1 |
|  q2/y_reg_i_1__1_n_0 |                                  | q2/y_reg_i_2__1_n_0   |                1 |              1 |
|  q4/busy_reg_i_2_n_0 |                                  |                       |                1 |              1 |
|  q8/a0/cnt_reg[2]_0  |                                  |                       |                1 |              3 |
|  clk_IBUF_BUFG       | q4/en8                           | rst_IBUF              |                4 |             14 |
|  clk_IBUF_BUFG       | q4/FSM_sequential_state_reg[2]_0 | q4/en1                |                5 |             14 |
|  clk_IBUF_BUFG       | q4/E[0]                          | rst_IBUF              |                7 |             16 |
|  clk_IBUF_BUFG       |                                  | rst_IBUF              |                6 |             17 |
|  clk_IBUF_BUFG       | q0/cnt0                          | q0/cnt[0]_i_1_n_0     |                8 |             32 |
|  clk_IBUF_BUFG       | q0/cnt11                         | q0/cnt1[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG       | q1/cnt11                         | q1/cnt1[0]_i_1__0_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       | q1/cnt0                          | q1/cnt[0]_i_1__0_n_0  |                8 |             32 |
|  clk_IBUF_BUFG       | q2/cnt0                          | q2/cnt[0]_i_1__1_n_0  |                8 |             32 |
|  clk_IBUF_BUFG       | q2/cnt11                         | q2/cnt1[0]_i_1__1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG       |                                  |                       |               22 |             73 |
|  clk_IBUF_BUFG       | q7/p_0_in                        |                       |              460 |            512 |
+----------------------+----------------------------------+-----------------------+------------------+----------------+


