// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LoadOrderBuffer(	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
  input          clock,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
  input          reset,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
  input          io_reserve_ready,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  output         io_reserve_valid,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  output [3:0]   io_reserve_bits,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input  [3:0]   io_entry_head,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input  [3:0]   io_entry_tail,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input          io_entry_masked,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input          io_push_valid,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input  [127:0] io_push_bits_data,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input  [3:0]   io_push_bits_tag,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  input          io_deq_ready,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  output         io_deq_valid,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  output [3:0]   io_deq_bits_head,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  output [3:0]   io_deq_bits_tail,	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
  output [127:0] io_deq_data	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:27:14]
);

  reg                valids_0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_1;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_2;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_3;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_4;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_5;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_6;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_7;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_8;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_9;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_10;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_11;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_12;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_13;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_14;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg                valids_15;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23]
  reg  [3:0]         entries_0_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_0_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_1_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_1_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_2_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_2_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_3_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_3_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_4_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_4_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_5_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_5_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_6_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_6_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_7_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_7_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_8_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_8_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_9_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_9_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_10_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_10_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_11_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_11_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_12_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_12_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_13_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_13_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_14_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_14_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_15_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [3:0]         entries_15_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
  reg  [127:0]       rob_0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_1;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_2;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_3;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_4;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_5;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_6;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_7;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_8;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_9;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_10;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_11;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_12;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_13;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_14;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [127:0]       rob_15;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  reg  [3:0]         enq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg  [3:0]         deq_ptr_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  reg                maybe_full;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:53:27]
  wire               ptr_match = enq_ptr_value == deq_ptr_value;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:57:33, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire               full = ptr_match & maybe_full;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:53:27, :57:33, :59:24]
  wire [15:0]        _GEN = {{valids_15}, {valids_14}, {valids_13}, {valids_12}, {valids_11}, {valids_10}, {valids_9}, {valids_8}, {valids_7}, {valids_6}, {valids_5}, {valids_4}, {valids_3}, {valids_2}, {valids_1}, {valids_0}};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :70:52]
  wire               _GEN_0 = _GEN[deq_ptr_value];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:70:52, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire               _io_deq_valid_output = ~(ptr_match & ~maybe_full) & (_GEN_0 | io_push_valid & io_push_bits_tag == deq_ptr_value);	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:53:27, :57:33, :58:{25,28}, :61:14, :70:{26,52,69,89}, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire [15:0][3:0]   _GEN_1 = {{entries_15_head}, {entries_14_head}, {entries_13_head}, {entries_12_head}, {entries_11_head}, {entries_10_head}, {entries_9_head}, {entries_8_head}, {entries_7_head}, {entries_6_head}, {entries_5_head}, {entries_4_head}, {entries_3_head}, {entries_2_head}, {entries_1_head}, {entries_0_head}};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :71:15]
  wire [15:0][3:0]   _GEN_2 = {{entries_15_tail}, {entries_14_tail}, {entries_13_tail}, {entries_12_tail}, {entries_11_tail}, {entries_10_tail}, {entries_9_tail}, {entries_8_tail}, {entries_7_tail}, {entries_6_tail}, {entries_5_tail}, {entries_4_tail}, {entries_3_tail}, {entries_2_tail}, {entries_1_tail}, {entries_0_tail}};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :71:15]
  wire [15:0][127:0] _GEN_3 = {{rob_15}, {rob_14}, {rob_13}, {rob_12}, {rob_11}, {rob_10}, {rob_9}, {rob_8}, {rob_7}, {rob_6}, {rob_5}, {rob_4}, {rob_3}, {rob_2}, {rob_1}, {rob_0}};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16, :73:21]
  wire               _GEN_4 = io_deq_ready & _io_deq_valid_output;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:70:26, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _maybe_full_T = io_reserve_ready & ~full;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:59:24, :62:23, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_5 = _maybe_full_T & enq_ptr_value == 4'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_6 = _maybe_full_T & enq_ptr_value == 4'h1;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_7 = _maybe_full_T & enq_ptr_value == 4'h2;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_8 = _maybe_full_T & enq_ptr_value == 4'h3;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_9 = _maybe_full_T & enq_ptr_value == 4'h4;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_10 = _maybe_full_T & enq_ptr_value == 4'h5;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_11 = _maybe_full_T & enq_ptr_value == 4'h6;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_12 = _maybe_full_T & enq_ptr_value == 4'h7;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_13 = _maybe_full_T & enq_ptr_value == 4'h8;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_14 = _maybe_full_T & enq_ptr_value == 4'h9;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_15 = _maybe_full_T & enq_ptr_value == 4'hA;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_16 = _maybe_full_T & enq_ptr_value == 4'hB;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_17 = _maybe_full_T & enq_ptr_value == 4'hC;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_18 = _maybe_full_T & enq_ptr_value == 4'hD;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_19 = _maybe_full_T & enq_ptr_value == 4'hE;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_20 = _maybe_full_T & (&enq_ptr_value);	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire               _GEN_21 = io_push_valid & ~(deq_ptr_value == io_push_bits_tag & io_deq_ready);	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:76:{23,26,42,63}, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire               _GEN_22 = _GEN_21 & io_push_bits_tag == 4'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Counter.scala:61:40]
  wire               _GEN_23 = _GEN_21 & io_push_bits_tag == 4'h1;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_24 = _GEN_21 & io_push_bits_tag == 4'h2;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_25 = _GEN_21 & io_push_bits_tag == 4'h3;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_26 = _GEN_21 & io_push_bits_tag == 4'h4;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_27 = _GEN_21 & io_push_bits_tag == 4'h5;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_28 = _GEN_21 & io_push_bits_tag == 4'h6;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_29 = _GEN_21 & io_push_bits_tag == 4'h7;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :65:28, :76:{23,81}, :77:21, :80:32]
  wire               _GEN_30 = _GEN_21 & io_push_bits_tag == 4'h8;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_31 = _GEN_21 & io_push_bits_tag == 4'h9;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_32 = _GEN_21 & io_push_bits_tag == 4'hA;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_33 = _GEN_21 & io_push_bits_tag == 4'hB;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_34 = _GEN_21 & io_push_bits_tag == 4'hC;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_35 = _GEN_21 & io_push_bits_tag == 4'hD;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_36 = _GEN_21 & io_push_bits_tag == 4'hE;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32, src/main/scala/chisel3/util/Mux.scala:50:70]
  wire               _GEN_37 = _GEN_21 & (&io_push_bits_tag);	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:{23,81}, :77:21, :80:32]
  always @(posedge clock) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
    if (reset) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
      valids_0 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_1 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_2 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_3 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_4 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_5 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_6 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_7 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_8 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_9 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_10 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_11 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_12 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_13 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_14 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      valids_15 <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:{23,46}]
      enq_ptr_value <= 4'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      deq_ptr_value <= 4'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:46, :53:27]
    end
    else begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
      valids_0 <= ~(_GEN_4 & deq_ptr_value == 4'h0) & (_GEN_22 | (_GEN_5 ? io_entry_masked : valids_0));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_1 <= ~(_GEN_4 & deq_ptr_value == 4'h1) & (_GEN_23 | (_GEN_6 ? io_entry_masked : valids_1));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_2 <= ~(_GEN_4 & deq_ptr_value == 4'h2) & (_GEN_24 | (_GEN_7 ? io_entry_masked : valids_2));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_3 <= ~(_GEN_4 & deq_ptr_value == 4'h3) & (_GEN_25 | (_GEN_8 ? io_entry_masked : valids_3));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_4 <= ~(_GEN_4 & deq_ptr_value == 4'h4) & (_GEN_26 | (_GEN_9 ? io_entry_masked : valids_4));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_5 <= ~(_GEN_4 & deq_ptr_value == 4'h5) & (_GEN_27 | (_GEN_10 ? io_entry_masked : valids_5));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_6 <= ~(_GEN_4 & deq_ptr_value == 4'h6) & (_GEN_28 | (_GEN_11 ? io_entry_masked : valids_6));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_7 <= ~(_GEN_4 & deq_ptr_value == 4'h7) & (_GEN_29 | (_GEN_12 ? io_entry_masked : valids_7));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      valids_8 <= ~(_GEN_4 & deq_ptr_value == 4'h8) & (_GEN_30 | (_GEN_13 ? io_entry_masked : valids_8));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_9 <= ~(_GEN_4 & deq_ptr_value == 4'h9) & (_GEN_31 | (_GEN_14 ? io_entry_masked : valids_9));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_10 <= ~(_GEN_4 & deq_ptr_value == 4'hA) & (_GEN_32 | (_GEN_15 ? io_entry_masked : valids_10));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_11 <= ~(_GEN_4 & deq_ptr_value == 4'hB) & (_GEN_33 | (_GEN_16 ? io_entry_masked : valids_11));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_12 <= ~(_GEN_4 & deq_ptr_value == 4'hC) & (_GEN_34 | (_GEN_17 ? io_entry_masked : valids_12));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_13 <= ~(_GEN_4 & deq_ptr_value == 4'hD) & (_GEN_35 | (_GEN_18 ? io_entry_masked : valids_13));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_14 <= ~(_GEN_4 & deq_ptr_value == 4'hE) & (_GEN_36 | (_GEN_19 ? io_entry_masked : valids_14));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70]
      valids_15 <= ~(_GEN_4 & (&deq_ptr_value)) & (_GEN_37 | (_GEN_20 ? io_entry_masked : valids_15));	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:44:23, :46:20, :64:26, :65:28, :66:27, :76:81, :77:21, :80:32, :87:22, :89:27, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      if (_maybe_full_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 4'h1;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:65:28, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (_GEN_4)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deq_ptr_value <= deq_ptr_value + 4'h1;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:65:28, src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
      if (_maybe_full_T != _GEN_4)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:53:27, :109:{25,42}, :110:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
        maybe_full <= _maybe_full_T;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:53:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (_GEN_5) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_0_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_0_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_6) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_1_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_1_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_7) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_2_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_2_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_8) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_3_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_3_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_9) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_4_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_4_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_10) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_5_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_5_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_11) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_6_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_6_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_12) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_7_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_7_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_13) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_8_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_8_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_14) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_9_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_9_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_15) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_10_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_10_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_16) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_11_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_11_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_17) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_12_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_12_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_18) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_13_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_13_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_19) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_14_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_14_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_20) begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20, :64:26, :65:28]
      entries_15_head <= io_entry_head;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
      entries_15_tail <= io_entry_tail;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:46:20]
    end
    if (_GEN_22)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_0 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_23)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_1 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_24)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_2 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_25)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_3 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_26)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_4 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_27)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_5 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_28)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_6 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_29)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_7 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_30)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_8 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_31)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_9 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_32)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_10 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_33)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_11 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_34)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_12 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_35)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_13 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_36)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_14 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
    if (_GEN_37)	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:64:26, :76:81, :77:21, :80:32]
      rob_15 <= io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:48:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:79];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
    initial begin	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
        `INIT_RANDOM_PROLOG_	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
        for (logic [6:0] i = 7'h0; i < 7'h50; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
        end	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
        valids_0 = _RANDOM[7'h0][0];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_1 = _RANDOM[7'h0][1];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_2 = _RANDOM[7'h0][2];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_3 = _RANDOM[7'h0][3];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_4 = _RANDOM[7'h0][4];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_5 = _RANDOM[7'h0][5];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_6 = _RANDOM[7'h0][6];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_7 = _RANDOM[7'h0][7];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_8 = _RANDOM[7'h0][8];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_9 = _RANDOM[7'h0][9];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_10 = _RANDOM[7'h0][10];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_11 = _RANDOM[7'h0][11];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_12 = _RANDOM[7'h0][12];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_13 = _RANDOM[7'h0][13];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_14 = _RANDOM[7'h0][14];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        valids_15 = _RANDOM[7'h0][15];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :44:23]
        entries_0_head = _RANDOM[7'h1][3:0];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_0_tail = _RANDOM[7'h1][7:4];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_1_head = _RANDOM[7'h1][27:24];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_1_tail = _RANDOM[7'h1][31:28];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_2_head = _RANDOM[7'h2][19:16];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_2_tail = _RANDOM[7'h2][23:20];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_3_head = _RANDOM[7'h3][11:8];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_3_tail = _RANDOM[7'h3][15:12];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_4_head = _RANDOM[7'h4][3:0];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_4_tail = _RANDOM[7'h4][7:4];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_5_head = _RANDOM[7'h4][27:24];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_5_tail = _RANDOM[7'h4][31:28];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_6_head = _RANDOM[7'h5][19:16];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_6_tail = _RANDOM[7'h5][23:20];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_7_head = _RANDOM[7'h6][11:8];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_7_tail = _RANDOM[7'h6][15:12];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_8_head = _RANDOM[7'h7][3:0];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_8_tail = _RANDOM[7'h7][7:4];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_9_head = _RANDOM[7'h7][27:24];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_9_tail = _RANDOM[7'h7][31:28];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_10_head = _RANDOM[7'h8][19:16];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_10_tail = _RANDOM[7'h8][23:20];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_11_head = _RANDOM[7'h9][11:8];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_11_tail = _RANDOM[7'h9][15:12];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_12_head = _RANDOM[7'hA][3:0];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_12_tail = _RANDOM[7'hA][7:4];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_13_head = _RANDOM[7'hA][27:24];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_13_tail = _RANDOM[7'hA][31:28];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_14_head = _RANDOM[7'hB][19:16];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_14_tail = _RANDOM[7'hB][23:20];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_15_head = _RANDOM[7'hC][11:8];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        entries_15_tail = _RANDOM[7'hC][15:12];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :46:20]
        rob_0 = {_RANDOM[7'hF], _RANDOM[7'h10], _RANDOM[7'h11], _RANDOM[7'h12]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_1 = {_RANDOM[7'h13], _RANDOM[7'h14], _RANDOM[7'h15], _RANDOM[7'h16]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_2 = {_RANDOM[7'h17], _RANDOM[7'h18], _RANDOM[7'h19], _RANDOM[7'h1A]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_3 = {_RANDOM[7'h1B], _RANDOM[7'h1C], _RANDOM[7'h1D], _RANDOM[7'h1E]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_4 = {_RANDOM[7'h1F], _RANDOM[7'h20], _RANDOM[7'h21], _RANDOM[7'h22]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_5 = {_RANDOM[7'h23], _RANDOM[7'h24], _RANDOM[7'h25], _RANDOM[7'h26]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_6 = {_RANDOM[7'h27], _RANDOM[7'h28], _RANDOM[7'h29], _RANDOM[7'h2A]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_7 = {_RANDOM[7'h2B], _RANDOM[7'h2C], _RANDOM[7'h2D], _RANDOM[7'h2E]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_8 = {_RANDOM[7'h2F], _RANDOM[7'h30], _RANDOM[7'h31], _RANDOM[7'h32]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_9 = {_RANDOM[7'h33], _RANDOM[7'h34], _RANDOM[7'h35], _RANDOM[7'h36]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_10 = {_RANDOM[7'h37], _RANDOM[7'h38], _RANDOM[7'h39], _RANDOM[7'h3A]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_11 = {_RANDOM[7'h3B], _RANDOM[7'h3C], _RANDOM[7'h3D], _RANDOM[7'h3E]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_12 = {_RANDOM[7'h3F], _RANDOM[7'h40], _RANDOM[7'h41], _RANDOM[7'h42]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_13 = {_RANDOM[7'h43], _RANDOM[7'h44], _RANDOM[7'h45], _RANDOM[7'h46]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_14 = {_RANDOM[7'h47], _RANDOM[7'h48], _RANDOM[7'h49], _RANDOM[7'h4A]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        rob_15 = {_RANDOM[7'h4B], _RANDOM[7'h4C], _RANDOM[7'h4D], _RANDOM[7'h4E]};	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :48:16]
        enq_ptr_value = _RANDOM[7'h4F][19:16];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, src/main/scala/chisel3/util/Counter.scala:61:40]
        deq_ptr_value = _RANDOM[7'h4F][23:20];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, src/main/scala/chisel3/util/Counter.scala:61:40]
        maybe_full = _RANDOM[7'h4F][24];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :53:27, src/main/scala/chisel3/util/Counter.scala:61:40]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_reserve_valid = ~full;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :59:24, :62:23]
  assign io_reserve_bits = enq_ptr_value;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_valid = _io_deq_valid_output;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :70:26]
  assign io_deq_bits_head = _GEN_1[deq_ptr_value];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :71:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_bits_tail = _GEN_2[deq_ptr_value];	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :71:15, src/main/scala/chisel3/util/Counter.scala:61:40]
  assign io_deq_data = _GEN_0 ? _GEN_3[deq_ptr_value] : io_push_bits_data;	// @[generators/saturn/src/main/scala/mem/LoadOrderBuffer.scala:22:7, :70:52, :73:21, src/main/scala/chisel3/util/Counter.scala:61:40]
endmodule

