

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Sat Dec 28 18:44:05 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  50191|  50191|  50191|  50191|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  50189|  50189|        18|          4|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    428|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     664|    158|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    200|    -|
|Register         |        0|      -|     565|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    1229|    850|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |network_add_23ns_23s_23_2_1_U135  |network_add_23ns_23s_23_2_1  |        0|      0|  153|   37|    0|
    |network_mux_164_16_4_1_x_U134     |network_mux_164_16_4_1_x     |        0|      0|  511|  121|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                             |                             |        0|      0|  664|  158|    0|
    +----------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +---------------------------------------------+----------------------------------------+--------------+
    |                   Instance                  |                 Module                 |  Expression  |
    +---------------------------------------------+----------------------------------------+--------------+
    |network_mac_muladd_11ns_5ns_11s_15_1_1_U136  |network_mac_muladd_11ns_5ns_11s_15_1_1  | i0 * i1 + i2 |
    |network_mul_mul_16s_16s_32_1_1_U137          |network_mul_mul_16s_16s_32_1_1          |    i0 * i1   |
    +---------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_1_fu_239_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln21_fu_256_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln29_2_fu_441_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln29_fu_307_p2       |     +    |      0|  0|  13|          11|          11|
    |add_ln34_1_fu_577_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln34_2_fu_312_p2     |     +    |      0|  0|  19|          14|           1|
    |add_ln34_fu_525_p2       |     +    |      0|  0|  15|           5|           5|
    |in_d_fu_509_p2           |     +    |      0|  0|  15|           1|           5|
    |out_h_fu_324_p2          |     +    |      0|  0|  15|           1|           5|
    |out_w_fu_417_p2          |     +    |      0|  0|  15|           1|           5|
    |sub_ln29_1_fu_372_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln29_fu_286_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln29_fu_388_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln34_1_fu_339_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_2_fu_299_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_637_p2       |    and   |      0|  0|  16|          16|          16|
    |icmp_ln20_fu_233_p2      |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln21_fu_250_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln24_1_fu_520_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln24_fu_318_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln34_fu_227_p2      |   icmp   |      0|  0|  13|          14|          13|
    |or_ln24_1_fu_426_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_422_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln29_1_fu_383_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_329_p2        |    or    |      0|  0|   2|           1|           1|
    |out_d_0_mid2_fu_490_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln20_1_fu_333_p3  |  select  |      0|  0|  14|           1|           1|
    |select_ln20_fu_394_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln21_9_fu_399_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln21_fu_446_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln24_1_fu_431_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln24_2_fu_503_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln24_fu_582_p3    |  select  |      0|  0|  23|           1|          15|
    |select_ln29_1_fu_411_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln29_2_fu_497_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln29_fu_343_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln33_fu_629_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln34_1_fu_461_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln34_2_fu_469_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln34_3_fu_477_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln34_4_fu_405_p3  |  select  |      0|  0|  11|           1|           1|
    |select_ln34_5_fu_484_p3  |  select  |      0|  0|  11|           1|           1|
    |select_ln34_fu_292_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |out_d_fu_455_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_378_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln33_fu_623_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln34_fu_245_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 428|         197|         239|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_207_p4          |   9|          2|   23|         46|
    |ap_phi_mux_in_d_0_phi_fu_219_p4            |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten18_phi_fu_150_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten59_phi_fu_138_p4  |   9|          2|   14|         28|
    |ap_phi_mux_indvar_flatten_phi_fu_161_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_183_p4           |   9|          2|    1|          2|
    |ap_phi_mux_out_h_0_phi_fu_172_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_195_p4           |   9|          2|    5|         10|
    |buffer_0_reg_203                           |   9|          2|   23|         46|
    |in_d_0_reg_215                             |   9|          2|    5|         10|
    |indvar_flatten18_reg_146                   |   9|          2|   14|         28|
    |indvar_flatten59_reg_134                   |   9|          2|   14|         28|
    |indvar_flatten_reg_157                     |   9|          2|   10|         20|
    |out_d_0_reg_179                            |   9|          2|    1|          2|
    |out_h_0_reg_168                            |   9|          2|    5|         10|
    |out_w_0_reg_191                            |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 200|         43|  157|        319|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln20_1_reg_683                |  14|   0|   14|          0|
    |add_ln21_reg_700                  |  10|   0|   10|          0|
    |add_ln29_1_reg_849                |  15|   0|   15|          0|
    |add_ln29_2_reg_812                |  11|   0|   11|          0|
    |add_ln29_reg_726                  |  11|   0|   11|          0|
    |add_ln34_1_reg_868                |  11|   0|   11|          0|
    |add_ln34_1_reg_868_pp0_iter3_reg  |  11|   0|   11|          0|
    |add_ln34_2_reg_731                |  14|   0|   14|          0|
    |add_ln34_reg_858                  |   5|   0|    5|          0|
    |and_ln29_reg_771                  |   1|   0|    1|          0|
    |and_ln34_2_reg_717                |   1|   0|    1|          0|
    |and_ln34_2_reg_717_pp0_iter1_reg  |   1|   0|    1|          0|
    |and_ln34_reg_905                  |  16|   0|   16|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |buffer_0_reg_203                  |  23|   0|   23|          0|
    |buffer_reg_898                    |  23|   0|   23|          0|
    |icmp_ln20_reg_669                 |   1|   0|    1|          0|
    |icmp_ln20_reg_669_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln21_reg_694                 |   1|   0|    1|          0|
    |icmp_ln24_1_reg_854               |   1|   0|    1|          0|
    |icmp_ln24_reg_736                 |   1|   0|    1|          0|
    |icmp_ln34_reg_665                 |   1|   0|    1|          0|
    |in_d_0_reg_215                    |   5|   0|    5|          0|
    |in_d_reg_843                      |   5|   0|    5|          0|
    |indvar_flatten18_reg_146          |  14|   0|   14|          0|
    |indvar_flatten59_reg_134          |  14|   0|   14|          0|
    |indvar_flatten_reg_157            |  10|   0|   10|          0|
    |input_load_reg_873                |  16|   0|   16|          0|
    |mul_ln29_reg_888                  |  32|   0|   32|          0|
    |or_ln24_1_reg_800                 |   1|   0|    1|          0|
    |or_ln24_1_reg_800_pp0_iter2_reg   |   1|   0|    1|          0|
    |or_ln29_reg_748                   |   1|   0|    1|          0|
    |out_d_0_mid2_reg_833              |   1|   0|    1|          0|
    |out_d_0_reg_179                   |   1|   0|    1|          0|
    |out_h_0_reg_168                   |   5|   0|    5|          0|
    |out_h_reg_741                     |   5|   0|    5|          0|
    |out_w_0_reg_191                   |   5|   0|    5|          0|
    |out_w_reg_794                     |   5|   0|    5|          0|
    |select_ln20_1_reg_754             |  14|   0|   14|          0|
    |select_ln20_reg_778               |   5|   0|    5|          0|
    |select_ln21_9_reg_783             |  10|   0|   10|          0|
    |select_ln21_reg_817               |   5|   0|    5|          0|
    |select_ln24_1_reg_806             |   5|   0|    5|          0|
    |select_ln24_2_reg_838             |  11|   0|   11|          0|
    |select_ln24_reg_878               |  23|   0|   23|          0|
    |select_ln29_1_reg_788             |   9|   0|   11|          2|
    |select_ln29_reg_759               |   5|   0|    5|          0|
    |select_ln34_3_reg_828             |   1|   0|    5|          4|
    |select_ln34_reg_711               |   5|   0|    5|          0|
    |sub_ln29_1_reg_765                |   9|   0|   11|          2|
    |sub_ln29_reg_705                  |   9|   0|   11|          2|
    |tmp_4_reg_883                     |  16|   0|   16|          0|
    |trunc_ln29_reg_823                |   4|   0|    4|          0|
    |xor_ln34_reg_688                  |   1|   0|    1|          0|
    |icmp_ln24_1_reg_854               |  64|  32|    1|          0|
    |icmp_ln34_reg_665                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 565|  64|  449|         10|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

