#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x60ed18355e10 .scope module, "microc_tb" "microc_tb" 2 9;
 .timescale -9 -11;
P_0x60ed18315440 .param/l "S0" 0 2 19, C4<0000>;
P_0x60ed18315480 .param/l "S1" 0 2 20, C4<0001>;
P_0x60ed183154c0 .param/l "S10" 0 2 29, C4<1010>;
P_0x60ed18315500 .param/l "S2" 0 2 21, C4<0010>;
P_0x60ed18315540 .param/l "S3" 0 2 22, C4<0011>;
P_0x60ed18315580 .param/l "S4" 0 2 23, C4<0100>;
P_0x60ed183155c0 .param/l "S5" 0 2 24, C4<0101>;
P_0x60ed18315600 .param/l "S6" 0 2 25, C4<0110>;
P_0x60ed18315640 .param/l "S7" 0 2 26, C4<0111>;
P_0x60ed18315680 .param/l "S8" 0 2 27, C4<1000>;
P_0x60ed183156c0 .param/l "S9" 0 2 28, C4<1001>;
v0x60ed183abfb0_0 .var "Op", 2 0;
v0x60ed183ac090_0 .net "Opcode", 5 0, L_0x60ed183c1910;  1 drivers
v0x60ed183ac150_0 .var "clk", 0 0;
v0x60ed183ac1f0_0 .var "nextstate", 3 0;
v0x60ed183ac290_0 .var "reset", 0 0;
v0x60ed183ac380_0 .var "s_inc", 0 0;
v0x60ed183ac470_0 .var "s_inm", 0 0;
v0x60ed183ac560_0 .var "state", 3 0;
v0x60ed183ac640_0 .var "we3", 0 0;
v0x60ed183ac6e0_0 .var "wez", 0 0;
v0x60ed183ac7d0_0 .net "zero", 0 0, v0x60ed183aa360_0;  1 drivers
E_0x60ed18304750 .event negedge, v0x60ed183a7ed0_0;
S_0x60ed183569f0 .scope module, "microc2" "microc" 2 32, 3 1 0, S_0x60ed18355e10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x60ed183aaac0_0 .net "Dir_salto", 9 0, L_0x60ed183c1a20;  1 drivers
v0x60ed183aabb0_0 .net "Inmediato", 7 0, L_0x60ed183c1e50;  1 drivers
v0x60ed183aac80_0 .net "Instruccion", 15 0, L_0x60ed183c17e0;  1 drivers
v0x60ed183aad80_0 .net "Op", 2 0, v0x60ed183abfb0_0;  1 drivers
v0x60ed183aae50_0 .net "Opcode", 5 0, L_0x60ed183c1910;  alias, 1 drivers
v0x60ed183aaf40_0 .net "PC_actual", 9 0, v0x60ed183a9bf0_0;  1 drivers
v0x60ed183ab000_0 .net "PC_incrementado", 9 0, L_0x60ed183c1f80;  1 drivers
v0x60ed183ab110_0 .net "PC_nuevo", 9 0, L_0x60ed183d20f0;  1 drivers
v0x60ed183ab220_0 .net "RA1", 3 0, L_0x60ed183c1ba0;  1 drivers
v0x60ed183ab2e0_0 .net "RA2", 3 0, L_0x60ed183c1c40;  1 drivers
v0x60ed183ab380_0 .net "RD1", 7 0, L_0x60ed183d2640;  1 drivers
v0x60ed183ab420_0 .net "RD2", 7 0, L_0x60ed183d2d40;  1 drivers
v0x60ed183ab530_0 .net "WA3", 3 0, L_0x60ed183c1d60;  1 drivers
v0x60ed183ab5f0_0 .net "WD3", 7 0, L_0x60ed183d2e90;  1 drivers
v0x60ed183ab6e0_0 .net "clk", 0 0, v0x60ed183ac150_0;  1 drivers
v0x60ed183ab810_0 .net "reset", 0 0, v0x60ed183ac290_0;  1 drivers
v0x60ed183ab8b0_0 .net "s_inc", 0 0, v0x60ed183ac380_0;  1 drivers
v0x60ed183aba60_0 .net "s_inm", 0 0, v0x60ed183ac470_0;  1 drivers
v0x60ed183abb00_0 .net "salida_alu", 7 0, v0x60ed1835f990_0;  1 drivers
v0x60ed183abbf0_0 .net "we3", 0 0, v0x60ed183ac640_0;  1 drivers
v0x60ed183abc90_0 .net "wez", 0 0, v0x60ed183ac6e0_0;  1 drivers
v0x60ed183abd30_0 .net "z", 0 0, v0x60ed183aa360_0;  alias, 1 drivers
v0x60ed183abdd0_0 .net "zero", 0 0, v0x60ed1835fa30_0;  1 drivers
L_0x60ed183c1910 .part L_0x60ed183c17e0, 10, 6;
L_0x60ed183c1a20 .part L_0x60ed183c17e0, 0, 10;
L_0x60ed183c1ba0 .part L_0x60ed183c17e0, 8, 4;
L_0x60ed183c1c40 .part L_0x60ed183c17e0, 4, 4;
L_0x60ed183c1d60 .part L_0x60ed183c17e0, 0, 4;
L_0x60ed183c1e50 .part L_0x60ed183c17e0, 0, 8;
S_0x60ed1836ddd0 .scope module, "alu_inst" "alu" 3 36, 4 1 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x60ed1836ad40_0 .net "A", 7 0, L_0x60ed183d2640;  alias, 1 drivers
v0x60ed18369ba0_0 .net "B", 7 0, L_0x60ed183d2d40;  alias, 1 drivers
v0x60ed18369c70_0 .net "Op", 2 0, v0x60ed183abfb0_0;  alias, 1 drivers
v0x60ed1835f990_0 .var "S", 7 0;
v0x60ed1835fa30_0 .var "zero", 0 0;
E_0x60ed182df690 .event anyedge, v0x60ed18369c70_0, v0x60ed18369ba0_0, v0x60ed1836ad40_0;
S_0x60ed183a6800 .scope module, "banco_registros" "regfile" 3 34, 5 4 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x60ed183a6b40 .array "R", 15 0, 7 0;
v0x60ed183a6c20_0 .net "RA1", 3 0, L_0x60ed183c1ba0;  alias, 1 drivers
v0x60ed183a6d00_0 .net "RA2", 3 0, L_0x60ed183c1c40;  alias, 1 drivers
v0x60ed183a6dc0_0 .net "RD1", 7 0, L_0x60ed183d2640;  alias, 1 drivers
v0x60ed183a6e80_0 .net "RD2", 7 0, L_0x60ed183d2d40;  alias, 1 drivers
v0x60ed183a6f70_0 .net "WA3", 3 0, L_0x60ed183c1d60;  alias, 1 drivers
v0x60ed183a7030_0 .net "WD3", 7 0, L_0x60ed183d2e90;  alias, 1 drivers
v0x60ed183a7110_0 .net *"_ivl_0", 31 0, L_0x60ed183d2190;  1 drivers
v0x60ed183a71f0_0 .net *"_ivl_10", 5 0, L_0x60ed183d2440;  1 drivers
L_0x7158c0329138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183a72d0_0 .net *"_ivl_13", 1 0, L_0x7158c0329138;  1 drivers
L_0x7158c0329180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60ed183a73b0_0 .net/2u *"_ivl_14", 7 0, L_0x7158c0329180;  1 drivers
v0x60ed183a7490_0 .net *"_ivl_18", 31 0, L_0x60ed183d27d0;  1 drivers
L_0x7158c03291c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ed183a7570_0 .net *"_ivl_21", 27 0, L_0x7158c03291c8;  1 drivers
L_0x7158c0329210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ed183a7650_0 .net/2u *"_ivl_22", 31 0, L_0x7158c0329210;  1 drivers
v0x60ed183a7730_0 .net *"_ivl_24", 0 0, L_0x60ed183d2900;  1 drivers
v0x60ed183a77f0_0 .net *"_ivl_26", 7 0, L_0x60ed183d2a40;  1 drivers
v0x60ed183a78d0_0 .net *"_ivl_28", 5 0, L_0x60ed183d2b30;  1 drivers
L_0x7158c03290a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ed183a79b0_0 .net *"_ivl_3", 27 0, L_0x7158c03290a8;  1 drivers
L_0x7158c0329258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183a7a90_0 .net *"_ivl_31", 1 0, L_0x7158c0329258;  1 drivers
L_0x7158c03292a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x60ed183a7b70_0 .net/2u *"_ivl_32", 7 0, L_0x7158c03292a0;  1 drivers
L_0x7158c03290f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60ed183a7c50_0 .net/2u *"_ivl_4", 31 0, L_0x7158c03290f0;  1 drivers
v0x60ed183a7d30_0 .net *"_ivl_6", 0 0, L_0x60ed183d2260;  1 drivers
v0x60ed183a7df0_0 .net *"_ivl_8", 7 0, L_0x60ed183d23a0;  1 drivers
v0x60ed183a7ed0_0 .net "clk", 0 0, v0x60ed183ac150_0;  alias, 1 drivers
v0x60ed183a7f90_0 .net "we3", 0 0, v0x60ed183ac640_0;  alias, 1 drivers
E_0x60ed18393c10 .event posedge, v0x60ed183a7ed0_0;
L_0x60ed183d2190 .concat [ 4 28 0 0], L_0x60ed183c1ba0, L_0x7158c03290a8;
L_0x60ed183d2260 .cmp/ne 32, L_0x60ed183d2190, L_0x7158c03290f0;
L_0x60ed183d23a0 .array/port v0x60ed183a6b40, L_0x60ed183d2440;
L_0x60ed183d2440 .concat [ 4 2 0 0], L_0x60ed183c1ba0, L_0x7158c0329138;
L_0x60ed183d2640 .functor MUXZ 8, L_0x7158c0329180, L_0x60ed183d23a0, L_0x60ed183d2260, C4<>;
L_0x60ed183d27d0 .concat [ 4 28 0 0], L_0x60ed183c1c40, L_0x7158c03291c8;
L_0x60ed183d2900 .cmp/ne 32, L_0x60ed183d27d0, L_0x7158c0329210;
L_0x60ed183d2a40 .array/port v0x60ed183a6b40, L_0x60ed183d2b30;
L_0x60ed183d2b30 .concat [ 4 2 0 0], L_0x60ed183c1c40, L_0x7158c0329258;
L_0x60ed183d2d40 .functor MUXZ 8, L_0x7158c03292a0, L_0x60ed183d2a40, L_0x60ed183d2900, C4<>;
S_0x60ed183a8150 .scope module, "memoria_programa" "memprog" 3 18, 6 3 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x60ed183c17e0 .functor BUFZ 16, L_0x60ed183c1650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x60ed183a8360_0 .net "Address", 9 0, v0x60ed183a9bf0_0;  alias, 1 drivers
v0x60ed183a8460_0 .net "Data", 15 0, L_0x60ed183c17e0;  alias, 1 drivers
v0x60ed183a8540 .array "Mem", 1023 0, 15 0;
v0x60ed183a8610_0 .net *"_ivl_0", 15 0, L_0x60ed183c1650;  1 drivers
v0x60ed183a86f0_0 .net *"_ivl_2", 11 0, L_0x60ed183c1740;  1 drivers
L_0x7158c0329018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183a8820_0 .net *"_ivl_5", 1 0, L_0x7158c0329018;  1 drivers
v0x60ed183a8900_0 .net "clk", 0 0, v0x60ed183ac150_0;  alias, 1 drivers
L_0x60ed183c1650 .array/port v0x60ed183a8540, L_0x60ed183c1740;
L_0x60ed183c1740 .concat [ 10 2 0 0], v0x60ed183a9bf0_0, L_0x7158c0329018;
S_0x60ed183a8a00 .scope module, "mux_alu" "mux2" 3 38, 5 46 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x60ed183a8be0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x60ed183a8ce0_0 .net "D0", 7 0, v0x60ed1835f990_0;  alias, 1 drivers
v0x60ed183a8dd0_0 .net "D1", 7 0, L_0x60ed183c1e50;  alias, 1 drivers
v0x60ed183a8e90_0 .net "Y", 7 0, L_0x60ed183d2e90;  alias, 1 drivers
v0x60ed183a8f90_0 .net "s", 0 0, v0x60ed183ac470_0;  alias, 1 drivers
L_0x60ed183d2e90 .functor MUXZ 8, v0x60ed1835f990_0, L_0x60ed183c1e50, v0x60ed183ac470_0, C4<>;
S_0x60ed183a90e0 .scope module, "mux_pc" "mux2" 3 32, 5 46 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x60ed183a9310 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x60ed183a93b0_0 .net "D0", 9 0, L_0x60ed183c1a20;  alias, 1 drivers
v0x60ed183a94b0_0 .net "D1", 9 0, L_0x60ed183c1f80;  alias, 1 drivers
v0x60ed183a9590_0 .net "Y", 9 0, L_0x60ed183d20f0;  alias, 1 drivers
v0x60ed183a9680_0 .net "s", 0 0, v0x60ed183ac380_0;  alias, 1 drivers
L_0x60ed183d20f0 .functor MUXZ 10, L_0x60ed183c1a20, L_0x60ed183c1f80, v0x60ed183ac380_0, C4<>;
S_0x60ed183a97f0 .scope module, "registro_pc" "registro" 3 16, 5 35 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x60ed183a99d0 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x60ed183a9ae0_0 .net "D", 9 0, L_0x60ed183d20f0;  alias, 1 drivers
v0x60ed183a9bf0_0 .var "Q", 9 0;
v0x60ed183a9cc0_0 .net "clk", 0 0, v0x60ed183ac150_0;  alias, 1 drivers
v0x60ed183a9de0_0 .net "reset", 0 0, v0x60ed183ac290_0;  alias, 1 drivers
E_0x60ed183944d0 .event posedge, v0x60ed183a9de0_0, v0x60ed183a7ed0_0;
S_0x60ed183a9ee0 .scope module, "registro_zero" "ffd" 3 40, 5 56 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x60ed183aa0c0_0 .net "carga", 0 0, v0x60ed183ac6e0_0;  alias, 1 drivers
v0x60ed183aa1a0_0 .net "clk", 0 0, v0x60ed183ac150_0;  alias, 1 drivers
v0x60ed183aa260_0 .net "d", 0 0, v0x60ed1835fa30_0;  alias, 1 drivers
v0x60ed183aa360_0 .var "q", 0 0;
v0x60ed183aa400_0 .net "reset", 0 0, v0x60ed183ac290_0;  alias, 1 drivers
S_0x60ed183aa560 .scope module, "sum_pc" "sum" 3 30, 5 28 0, S_0x60ed183569f0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x60ed183aa7b0_0 .net "A", 9 0, v0x60ed183a9bf0_0;  alias, 1 drivers
L_0x7158c0329060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x60ed183aa8e0_0 .net "B", 9 0, L_0x7158c0329060;  1 drivers
v0x60ed183aa9c0_0 .net "Y", 9 0, L_0x60ed183c1f80;  alias, 1 drivers
L_0x60ed183c1f80 .arith/sum 10, v0x60ed183a9bf0_0, L_0x7158c0329060;
S_0x60ed1836e1f0 .scope module, "regA" "regA" 7 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ResetA";
    .port_info 2 /INPUT 1 "CargaA";
    .port_info 3 /INPUT 4 "entA";
    .port_info 4 /OUTPUT 4 "q";
o0x7158c03730f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183ae6c0_0 .net "CargaA", 0 0, o0x7158c03730f8;  0 drivers
o0x7158c03731b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183ae780_0 .net "ResetA", 0 0, o0x7158c03731b8;  0 drivers
o0x7158c0373128 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183ae8d0_0 .net "clk", 0 0, o0x7158c0373128;  0 drivers
o0x7158c03736c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x60ed183aea00_0 .net "entA", 3 0, o0x7158c03736c8;  0 drivers
v0x60ed183aeaa0_0 .net "q", 3 0, L_0x60ed183d3290;  1 drivers
L_0x60ed183d2f30 .part o0x7158c03736c8, 0, 1;
L_0x60ed183d2fd0 .part o0x7158c03736c8, 1, 1;
L_0x60ed183d30c0 .part o0x7158c03736c8, 2, 1;
L_0x60ed183d3160 .part o0x7158c03736c8, 3, 1;
L_0x60ed183d3290 .concat8 [ 1 1 1 1], v0x60ed183aceb0_0, v0x60ed183ad5d0_0, v0x60ed183add70_0, v0x60ed183ae490_0;
S_0x60ed183ac8c0 .scope module, "ffa0" "ffdc" 7 4, 8 1 0, S_0x60ed1836e1f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183acac0 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183acc70_0 .net "carga", 0 0, o0x7158c03730f8;  alias, 0 drivers
v0x60ed183acd50_0 .net "clk", 0 0, o0x7158c0373128;  alias, 0 drivers
v0x60ed183ace10_0 .net "d", 0 0, L_0x60ed183d2f30;  1 drivers
v0x60ed183aceb0_0 .var "q", 0 0;
v0x60ed183acf70_0 .net "reset", 0 0, o0x7158c03731b8;  alias, 0 drivers
E_0x60ed183acbf0 .event posedge, v0x60ed183acf70_0, v0x60ed183acd50_0;
S_0x60ed183ad120 .scope module, "ffa1" "ffdc" 7 5, 8 1 0, S_0x60ed1836e1f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183ad320 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183ad3c0_0 .net "carga", 0 0, o0x7158c03730f8;  alias, 0 drivers
v0x60ed183ad460_0 .net "clk", 0 0, o0x7158c0373128;  alias, 0 drivers
v0x60ed183ad500_0 .net "d", 0 0, L_0x60ed183d2fd0;  1 drivers
v0x60ed183ad5d0_0 .var "q", 0 0;
v0x60ed183ad670_0 .net "reset", 0 0, o0x7158c03731b8;  alias, 0 drivers
S_0x60ed183ad7f0 .scope module, "ffa2" "ffdc" 7 6, 8 1 0, S_0x60ed1836e1f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183ad9d0 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183adad0_0 .net "carga", 0 0, o0x7158c03730f8;  alias, 0 drivers
v0x60ed183adbc0_0 .net "clk", 0 0, o0x7158c0373128;  alias, 0 drivers
v0x60ed183adcd0_0 .net "d", 0 0, L_0x60ed183d30c0;  1 drivers
v0x60ed183add70_0 .var "q", 0 0;
v0x60ed183ade10_0 .net "reset", 0 0, o0x7158c03731b8;  alias, 0 drivers
S_0x60ed183adff0 .scope module, "ffa3" "ffdc" 7 7, 8 1 0, S_0x60ed1836e1f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183ae1d0 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183ae270_0 .net "carga", 0 0, o0x7158c03730f8;  alias, 0 drivers
v0x60ed183ae330_0 .net "clk", 0 0, o0x7158c0373128;  alias, 0 drivers
v0x60ed183ae3f0_0 .net "d", 0 0, L_0x60ed183d3160;  1 drivers
v0x60ed183ae490_0 .var "q", 0 0;
v0x60ed183ae530_0 .net "reset", 0 0, o0x7158c03731b8;  alias, 0 drivers
S_0x60ed1836c2c0 .scope module, "regQ" "regQ" 9 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 3 "entQ";
    .port_info 1 /INPUT 1 "CargaQ";
    .port_info 2 /INPUT 1 "DesplazaQ";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /OUTPUT 3 "q";
o0x7158c0373a58 .functor BUFZ 1, C4<z>; HiZ drive
o0x7158c03745c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60ed183c2020 .functor OR 1, o0x7158c0373a58, o0x7158c03745c8, C4<0>, C4<0>;
v0x60ed183b39b0_0 .net "CargaQ", 0 0, o0x7158c0373a58;  0 drivers
v0x60ed183b3a70_0 .net "DesplazaQ", 0 0, o0x7158c03745c8;  0 drivers
o0x7158c0373848 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183b3b30_0 .net "clk", 0 0, o0x7158c0373848;  0 drivers
v0x60ed183b3c00_0 .net "enable", 0 0, L_0x60ed183c2020;  1 drivers
o0x7158c03745f8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x60ed183b3ca0_0 .net "entQ", 2 0, o0x7158c03745f8;  0 drivers
v0x60ed183b3db0_0 .net "q", 2 0, L_0x60ed183d4320;  1 drivers
o0x7158c03738d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183b3e90_0 .net "reset", 0 0, o0x7158c03738d8;  0 drivers
L_0x60ed183d3860 .part o0x7158c03745f8, 0, 1;
L_0x60ed183d3900 .part L_0x60ed183d4320, 1, 1;
L_0x60ed183d3d20 .part o0x7158c03745f8, 1, 1;
L_0x60ed183d3e10 .part L_0x60ed183d4320, 2, 1;
L_0x60ed183d4280 .part o0x7158c03745f8, 2, 1;
L_0x60ed183d4320 .concat8 [ 1 1 1 0], v0x60ed183af540_0, v0x60ed183b0f60_0, v0x60ed183b2920_0;
S_0x60ed183aec20 .scope module, "ff0" "cdaff" 9 5, 9 11 0, S_0x60ed1836c2c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "selc_d";
    .port_info 1 /INPUT 1 "inp_c";
    .port_info 2 /INPUT 1 "inp_d";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "carga";
    .port_info 6 /OUTPUT 1 "q";
v0x60ed183affc0_0 .net "carga", 0 0, L_0x60ed183c2020;  alias, 1 drivers
v0x60ed183b0080_0 .net "clk", 0 0, o0x7158c0373848;  alias, 0 drivers
v0x60ed183b0150_0 .net "inp", 0 0, L_0x60ed183d3720;  1 drivers
v0x60ed183b0270_0 .net "inp_c", 0 0, L_0x60ed183d3860;  1 drivers
v0x60ed183b0310_0 .net "inp_d", 0 0, L_0x60ed183d3900;  1 drivers
v0x60ed183b0400_0 .net "q", 0 0, v0x60ed183af540_0;  1 drivers
v0x60ed183b04d0_0 .net "reset", 0 0, o0x7158c03738d8;  alias, 0 drivers
v0x60ed183b05a0_0 .net "selc_d", 0 0, o0x7158c0373a58;  alias, 0 drivers
S_0x60ed183aeec0 .scope module, "ff0" "ffdc" 9 13, 8 1 0, S_0x60ed183aec20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183af070 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183af2d0_0 .net "carga", 0 0, L_0x60ed183c2020;  alias, 1 drivers
v0x60ed183af3b0_0 .net "clk", 0 0, o0x7158c0373848;  alias, 0 drivers
v0x60ed183af470_0 .net "d", 0 0, L_0x60ed183d3720;  alias, 1 drivers
v0x60ed183af540_0 .var "q", 0 0;
v0x60ed183af600_0 .net "reset", 0 0, o0x7158c03738d8;  alias, 0 drivers
E_0x60ed183af250 .event posedge, v0x60ed183af600_0, v0x60ed183af3b0_0;
S_0x60ed183af7b0 .scope module, "mux0" "mux2_1_i1" 9 14, 9 18 0, S_0x60ed183aec20;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "s";
L_0x60ed183d33c0 .functor NOT 1, o0x7158c0373a58, C4<0>, C4<0>, C4<0>;
L_0x60ed183d3570 .functor AND 1, L_0x60ed183d3900, L_0x60ed183d33c0, C4<1>, C4<1>;
L_0x60ed183d3660 .functor AND 1, L_0x60ed183d3860, o0x7158c0373a58, C4<1>, C4<1>;
L_0x60ed183d3720 .functor OR 1, L_0x60ed183d3570, L_0x60ed183d3660, C4<0>, C4<0>;
v0x60ed183af9b0_0 .net "a", 0 0, L_0x60ed183d3900;  alias, 1 drivers
v0x60ed183afa70_0 .net "b", 0 0, L_0x60ed183d3860;  alias, 1 drivers
v0x60ed183afb30_0 .net "out", 0 0, L_0x60ed183d3720;  alias, 1 drivers
v0x60ed183afc30_0 .net "s", 0 0, o0x7158c0373a58;  alias, 0 drivers
v0x60ed183afcd0_0 .net "s_n", 0 0, L_0x60ed183d33c0;  1 drivers
v0x60ed183afdc0_0 .net "sa", 0 0, L_0x60ed183d3570;  1 drivers
v0x60ed183afe80_0 .net "sb", 0 0, L_0x60ed183d3660;  1 drivers
S_0x60ed183b06b0 .scope module, "ff1" "cdaff" 9 6, 9 11 0, S_0x60ed1836c2c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "selc_d";
    .port_info 1 /INPUT 1 "inp_c";
    .port_info 2 /INPUT 1 "inp_d";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "carga";
    .port_info 6 /OUTPUT 1 "q";
v0x60ed183b19c0_0 .net "carga", 0 0, L_0x60ed183c2020;  alias, 1 drivers
v0x60ed183b1a80_0 .net "clk", 0 0, o0x7158c0373848;  alias, 0 drivers
v0x60ed183b1b40_0 .net "inp", 0 0, L_0x60ed183d3be0;  1 drivers
v0x60ed183b1c30_0 .net "inp_c", 0 0, L_0x60ed183d3d20;  1 drivers
v0x60ed183b1cd0_0 .net "inp_d", 0 0, L_0x60ed183d3e10;  1 drivers
v0x60ed183b1dc0_0 .net "q", 0 0, v0x60ed183b0f60_0;  1 drivers
v0x60ed183b1e60_0 .net "reset", 0 0, o0x7158c03738d8;  alias, 0 drivers
v0x60ed183b1f00_0 .net "selc_d", 0 0, o0x7158c0373a58;  alias, 0 drivers
S_0x60ed183b0940 .scope module, "ff0" "ffdc" 9 13, 8 1 0, S_0x60ed183b06b0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183b0b20 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183b0ca0_0 .net "carga", 0 0, L_0x60ed183c2020;  alias, 1 drivers
v0x60ed183b0db0_0 .net "clk", 0 0, o0x7158c0373848;  alias, 0 drivers
v0x60ed183b0ec0_0 .net "d", 0 0, L_0x60ed183d3be0;  alias, 1 drivers
v0x60ed183b0f60_0 .var "q", 0 0;
v0x60ed183b1000_0 .net "reset", 0 0, o0x7158c03738d8;  alias, 0 drivers
S_0x60ed183b11e0 .scope module, "mux0" "mux2_1_i1" 9 14, 9 18 0, S_0x60ed183b06b0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "s";
L_0x60ed183d39a0 .functor NOT 1, o0x7158c0373a58, C4<0>, C4<0>, C4<0>;
L_0x60ed183d3a10 .functor AND 1, L_0x60ed183d3e10, L_0x60ed183d39a0, C4<1>, C4<1>;
L_0x60ed183d3b20 .functor AND 1, L_0x60ed183d3d20, o0x7158c0373a58, C4<1>, C4<1>;
L_0x60ed183d3be0 .functor OR 1, L_0x60ed183d3a10, L_0x60ed183d3b20, C4<0>, C4<0>;
v0x60ed183b13e0_0 .net "a", 0 0, L_0x60ed183d3e10;  alias, 1 drivers
v0x60ed183b14a0_0 .net "b", 0 0, L_0x60ed183d3d20;  alias, 1 drivers
v0x60ed183b1560_0 .net "out", 0 0, L_0x60ed183d3be0;  alias, 1 drivers
v0x60ed183b1600_0 .net "s", 0 0, o0x7158c0373a58;  alias, 0 drivers
v0x60ed183b16f0_0 .net "s_n", 0 0, L_0x60ed183d39a0;  1 drivers
v0x60ed183b17e0_0 .net "sa", 0 0, L_0x60ed183d3a10;  1 drivers
v0x60ed183b1880_0 .net "sb", 0 0, L_0x60ed183d3b20;  1 drivers
S_0x60ed183b2020 .scope module, "ff2" "cdaff" 9 7, 9 11 0, S_0x60ed1836c2c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "selc_d";
    .port_info 1 /INPUT 1 "inp_c";
    .port_info 2 /INPUT 1 "inp_d";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "carga";
    .port_info 6 /OUTPUT 1 "q";
v0x60ed183b3370_0 .net "carga", 0 0, L_0x60ed183c2020;  alias, 1 drivers
v0x60ed183b3430_0 .net "clk", 0 0, o0x7158c0373848;  alias, 0 drivers
v0x60ed183b34f0_0 .net "inp", 0 0, L_0x60ed183d4170;  1 drivers
v0x60ed183b3590_0 .net "inp_c", 0 0, L_0x60ed183d4280;  1 drivers
L_0x7158c03292e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60ed183b3630_0 .net "inp_d", 0 0, L_0x7158c03292e8;  1 drivers
v0x60ed183b3720_0 .net "q", 0 0, v0x60ed183b2920_0;  1 drivers
v0x60ed183b37f0_0 .net "reset", 0 0, o0x7158c03738d8;  alias, 0 drivers
v0x60ed183b3890_0 .net "selc_d", 0 0, o0x7158c0373a58;  alias, 0 drivers
S_0x60ed183b22e0 .scope module, "ff0" "ffdc" 9 13, 8 1 0, S_0x60ed183b2020;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "carga";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
P_0x60ed183b24c0 .param/l "retardo" 0 8 1, +C4<00000000000000000000000000000001>;
v0x60ed183b2640_0 .net "carga", 0 0, L_0x60ed183c2020;  alias, 1 drivers
v0x60ed183b2700_0 .net "clk", 0 0, o0x7158c0373848;  alias, 0 drivers
v0x60ed183b2850_0 .net "d", 0 0, L_0x60ed183d4170;  alias, 1 drivers
v0x60ed183b2920_0 .var "q", 0 0;
v0x60ed183b29c0_0 .net "reset", 0 0, o0x7158c03738d8;  alias, 0 drivers
S_0x60ed183b2b90 .scope module, "mux0" "mux2_1_i1" 9 14, 9 18 0, S_0x60ed183b2020;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /INPUT 1 "b";
    .port_info 3 /INPUT 1 "s";
L_0x60ed183d3f30 .functor NOT 1, o0x7158c0373a58, C4<0>, C4<0>, C4<0>;
L_0x60ed183d3fa0 .functor AND 1, L_0x7158c03292e8, L_0x60ed183d3f30, C4<1>, C4<1>;
L_0x60ed183d40b0 .functor AND 1, L_0x60ed183d4280, o0x7158c0373a58, C4<1>, C4<1>;
L_0x60ed183d4170 .functor OR 1, L_0x60ed183d3fa0, L_0x60ed183d40b0, C4<0>, C4<0>;
v0x60ed183b2d40_0 .net "a", 0 0, L_0x7158c03292e8;  alias, 1 drivers
v0x60ed183b2e00_0 .net "b", 0 0, L_0x60ed183d4280;  alias, 1 drivers
v0x60ed183b2ec0_0 .net "out", 0 0, L_0x60ed183d4170;  alias, 1 drivers
v0x60ed183b2fc0_0 .net "s", 0 0, o0x7158c0373a58;  alias, 0 drivers
v0x60ed183b30f0_0 .net "s_n", 0 0, L_0x60ed183d3f30;  1 drivers
v0x60ed183b3190_0 .net "sa", 0 0, L_0x60ed183d3fa0;  1 drivers
v0x60ed183b3230_0 .net "sb", 0 0, L_0x60ed183d40b0;  1 drivers
S_0x60ed18357270 .scope module, "sum4" "sum4" 10 2;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S";
    .port_info 1 /OUTPUT 4 "C";
    .port_info 2 /OUTPUT 1 "c_out";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /INPUT 1 "c_in";
o0x7158c03766c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x60ed183bdd80_0 .net "A", 3 0, o0x7158c03766c8;  0 drivers
o0x7158c03766f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x60ed183bde80_0 .net "B", 3 0, o0x7158c03766f8;  0 drivers
v0x60ed183bdf60_0 .net "C", 4 1, L_0x60ed183d6470;  1 drivers
v0x60ed183be030_0 .net "S", 3 0, L_0x60ed183db5e0;  1 drivers
v0x60ed183be0f0_0 .net "c1", 0 0, L_0x60ed183d9580;  1 drivers
v0x60ed183be1e0_0 .net "c2", 0 0, L_0x60ed183d9d90;  1 drivers
v0x60ed183be2b0_0 .net "c3", 0 0, L_0x60ed183da840;  1 drivers
v0x60ed183be380_0 .net "c4", 0 0, L_0x60ed183db320;  1 drivers
o0x7158c0375348 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183be450_0 .net "c_in", 0 0, o0x7158c0375348;  0 drivers
v0x60ed183be580_0 .net "c_out", 0 0, L_0x60ed183dbb00;  1 drivers
v0x60ed183be620_0 .net "g0", 0 0, L_0x60ed183d96b0;  1 drivers
v0x60ed183be6f0_0 .net "g1", 0 0, L_0x60ed183d9f50;  1 drivers
v0x60ed183be7c0_0 .net "g2", 0 0, L_0x60ed183daa90;  1 drivers
v0x60ed183be890_0 .net "g3", 0 0, L_0x60ed183db570;  1 drivers
v0x60ed183be960_0 .net "p0", 0 0, L_0x60ed183d9640;  1 drivers
v0x60ed183bea30_0 .net "p1", 0 0, L_0x60ed183d9e50;  1 drivers
v0x60ed183beb00_0 .net "p2", 0 0, L_0x60ed183da900;  1 drivers
v0x60ed183bebd0_0 .net "p3", 0 0, L_0x60ed183db3e0;  1 drivers
L_0x60ed183d8b30 .concat [ 1 1 1 1], L_0x60ed183d96b0, L_0x60ed183d9f50, L_0x60ed183daa90, L_0x60ed183db570;
L_0x60ed183d8d10 .concat [ 1 1 1 1], L_0x60ed183d9640, L_0x60ed183d9e50, L_0x60ed183da900, L_0x60ed183db3e0;
L_0x60ed183d9720 .part o0x7158c03766c8, 0, 1;
L_0x60ed183d97c0 .part o0x7158c03766f8, 0, 1;
L_0x60ed183d9fc0 .part o0x7158c03766c8, 1, 1;
L_0x60ed183da060 .part o0x7158c03766f8, 1, 1;
L_0x60ed183da100 .part L_0x60ed183d6470, 0, 1;
L_0x60ed183dab00 .part o0x7158c03766c8, 2, 1;
L_0x60ed183daba0 .part o0x7158c03766f8, 2, 1;
L_0x60ed183dac40 .part L_0x60ed183d6470, 1, 1;
L_0x60ed183db5e0 .concat8 [ 1 1 1 1], L_0x60ed183d9200, L_0x60ed183d9ad0, L_0x60ed183da4f0, L_0x60ed183dafd0;
L_0x60ed183db680 .part o0x7158c03766c8, 3, 1;
L_0x60ed183db820 .part o0x7158c03766f8, 3, 1;
L_0x60ed183db950 .part L_0x60ed183d6470, 2, 1;
L_0x60ed183dbb00 .part L_0x60ed183d6470, 3, 1;
S_0x60ed183b3ff0 .scope module, "cla" "cla_4" 10 6, 10 34 0, S_0x60ed18357270;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "C";
    .port_info 1 /INPUT 4 "G";
    .port_info 2 /INPUT 4 "P";
    .port_info 3 /INPUT 1 "c_in";
L_0x60ed183d4630 .functor AND 1, L_0x60ed183d4590, o0x7158c0375348, C4<1>, C4<1>;
L_0x60ed183d46f0 .functor OR 1, L_0x60ed183d44f0, L_0x60ed183d4630, C4<0>, C4<0>;
L_0x60ed183d4a30 .functor AND 1, L_0x60ed183d48a0, L_0x60ed183d4990, C4<1>, C4<1>;
L_0x60ed183d4b40 .functor OR 1, L_0x60ed183d47b0, L_0x60ed183d4a30, C4<0>, C4<0>;
L_0x60ed183d4e90 .functor AND 1, L_0x60ed183d4c80, L_0x60ed183d4d60, C4<1>, C4<1>;
L_0x60ed183d4f50 .functor AND 1, L_0x60ed183d4e90, o0x7158c0375348, C4<1>, C4<1>;
L_0x60ed183d5050 .functor OR 1, L_0x60ed183d4b40, L_0x60ed183d4f50, C4<0>, C4<0>;
L_0x60ed183d5480 .functor AND 1, L_0x60ed183d52e0, L_0x60ed183d5380, C4<1>, C4<1>;
L_0x60ed183d5540 .functor OR 1, L_0x60ed183d5160, L_0x60ed183d5480, C4<0>, C4<0>;
L_0x60ed183d5800 .functor AND 1, L_0x60ed183d5650, L_0x60ed183d56f0, C4<1>, C4<1>;
L_0x60ed183d5a10 .functor AND 1, L_0x60ed183d5800, L_0x60ed183d5970, C4<1>, C4<1>;
L_0x60ed183d5ad0 .functor OR 1, L_0x60ed183d5540, L_0x60ed183d5a10, C4<0>, C4<0>;
L_0x60ed183d5790 .functor AND 1, L_0x60ed183d5c50, L_0x60ed183d5e80, C4<1>, C4<1>;
L_0x60ed183d60f0 .functor AND 1, L_0x60ed183d5790, L_0x60ed183d5fc0, C4<1>, C4<1>;
L_0x60ed183d5be0 .functor AND 1, L_0x60ed183d60f0, o0x7158c0375348, C4<1>, C4<1>;
L_0x60ed183d62d0 .functor OR 1, L_0x60ed183d5ad0, L_0x60ed183d5be0, C4<0>, C4<0>;
L_0x60ed183d6a90 .functor AND 1, L_0x60ed183d6790, L_0x60ed183d6830, C4<1>, C4<1>;
L_0x60ed183d6ba0 .functor OR 1, L_0x60ed183d6650, L_0x60ed183d6a90, C4<0>, C4<0>;
L_0x60ed183d6eb0 .functor AND 1, L_0x60ed183d66f0, L_0x60ed183d6d50, C4<1>, C4<1>;
L_0x60ed183d7060 .functor AND 1, L_0x60ed183d6eb0, L_0x60ed183d6fc0, C4<1>, C4<1>;
L_0x60ed183d7220 .functor OR 1, L_0x60ed183d6ba0, L_0x60ed183d7060, C4<0>, C4<0>;
L_0x60ed183d74a0 .functor AND 1, L_0x60ed183d6cb0, L_0x60ed183d7400, C4<1>, C4<1>;
L_0x60ed183d7a00 .functor AND 1, L_0x60ed183d74a0, L_0x60ed183d7670, C4<1>, C4<1>;
L_0x60ed183d7bb0 .functor AND 1, L_0x60ed183d7a00, L_0x60ed183d7b10, C4<1>, C4<1>;
L_0x60ed183d7d90 .functor OR 1, L_0x60ed183d7220, L_0x60ed183d7bb0, C4<0>, C4<0>;
L_0x60ed183d80d0 .functor AND 1, L_0x60ed183d7ea0, L_0x60ed183d8030, C4<1>, C4<1>;
L_0x60ed183d8460 .functor AND 1, L_0x60ed183d80d0, L_0x60ed183d82c0, C4<1>, C4<1>;
L_0x60ed183d8610 .functor AND 1, L_0x60ed183d8460, L_0x60ed183d8570, C4<1>, C4<1>;
L_0x60ed183d8810 .functor AND 1, L_0x60ed183d8610, o0x7158c0375348, C4<1>, C4<1>;
L_0x60ed183d88d0 .functor OR 1, L_0x60ed183d7d90, L_0x60ed183d8810, C4<0>, C4<0>;
v0x60ed183b4260_0 .net "C", 4 1, L_0x60ed183d6470;  alias, 1 drivers
v0x60ed183b4360_0 .net "G", 3 0, L_0x60ed183d8b30;  1 drivers
v0x60ed183b4440_0 .net "P", 3 0, L_0x60ed183d8d10;  1 drivers
v0x60ed183b4530_0 .net *"_ivl_102", 0 0, L_0x60ed183d7670;  1 drivers
v0x60ed183b4610_0 .net *"_ivl_103", 0 0, L_0x60ed183d7a00;  1 drivers
v0x60ed183b4740_0 .net *"_ivl_106", 0 0, L_0x60ed183d7b10;  1 drivers
v0x60ed183b4820_0 .net *"_ivl_107", 0 0, L_0x60ed183d7bb0;  1 drivers
v0x60ed183b4900_0 .net *"_ivl_109", 0 0, L_0x60ed183d7d90;  1 drivers
v0x60ed183b49e0_0 .net *"_ivl_112", 0 0, L_0x60ed183d7ea0;  1 drivers
v0x60ed183b4b50_0 .net *"_ivl_114", 0 0, L_0x60ed183d8030;  1 drivers
v0x60ed183b4c30_0 .net *"_ivl_115", 0 0, L_0x60ed183d80d0;  1 drivers
v0x60ed183b4d10_0 .net *"_ivl_118", 0 0, L_0x60ed183d82c0;  1 drivers
v0x60ed183b4df0_0 .net *"_ivl_119", 0 0, L_0x60ed183d8460;  1 drivers
v0x60ed183b4ed0_0 .net *"_ivl_122", 0 0, L_0x60ed183d8570;  1 drivers
v0x60ed183b4fb0_0 .net *"_ivl_123", 0 0, L_0x60ed183d8610;  1 drivers
v0x60ed183b5090_0 .net *"_ivl_125", 0 0, L_0x60ed183d8810;  1 drivers
v0x60ed183b5170_0 .net *"_ivl_127", 0 0, L_0x60ed183d88d0;  1 drivers
v0x60ed183b5360_0 .net *"_ivl_13", 0 0, L_0x60ed183d47b0;  1 drivers
v0x60ed183b5440_0 .net *"_ivl_15", 0 0, L_0x60ed183d48a0;  1 drivers
v0x60ed183b5520_0 .net *"_ivl_17", 0 0, L_0x60ed183d4990;  1 drivers
v0x60ed183b5600_0 .net *"_ivl_18", 0 0, L_0x60ed183d4a30;  1 drivers
v0x60ed183b56e0_0 .net *"_ivl_20", 0 0, L_0x60ed183d4b40;  1 drivers
v0x60ed183b57c0_0 .net *"_ivl_23", 0 0, L_0x60ed183d4c80;  1 drivers
v0x60ed183b58a0_0 .net *"_ivl_25", 0 0, L_0x60ed183d4d60;  1 drivers
v0x60ed183b5980_0 .net *"_ivl_26", 0 0, L_0x60ed183d4e90;  1 drivers
v0x60ed183b5a60_0 .net *"_ivl_28", 0 0, L_0x60ed183d4f50;  1 drivers
v0x60ed183b5b40_0 .net *"_ivl_3", 0 0, L_0x60ed183d44f0;  1 drivers
v0x60ed183b5c20_0 .net *"_ivl_30", 0 0, L_0x60ed183d5050;  1 drivers
v0x60ed183b5d00_0 .net *"_ivl_35", 0 0, L_0x60ed183d5160;  1 drivers
v0x60ed183b5de0_0 .net *"_ivl_37", 0 0, L_0x60ed183d52e0;  1 drivers
v0x60ed183b5ec0_0 .net *"_ivl_39", 0 0, L_0x60ed183d5380;  1 drivers
v0x60ed183b5fa0_0 .net *"_ivl_40", 0 0, L_0x60ed183d5480;  1 drivers
v0x60ed183b6080_0 .net *"_ivl_42", 0 0, L_0x60ed183d5540;  1 drivers
v0x60ed183b6370_0 .net *"_ivl_45", 0 0, L_0x60ed183d5650;  1 drivers
v0x60ed183b6450_0 .net *"_ivl_47", 0 0, L_0x60ed183d56f0;  1 drivers
v0x60ed183b6530_0 .net *"_ivl_48", 0 0, L_0x60ed183d5800;  1 drivers
v0x60ed183b6610_0 .net *"_ivl_5", 0 0, L_0x60ed183d4590;  1 drivers
v0x60ed183b66f0_0 .net *"_ivl_51", 0 0, L_0x60ed183d5970;  1 drivers
v0x60ed183b67d0_0 .net *"_ivl_52", 0 0, L_0x60ed183d5a10;  1 drivers
v0x60ed183b68b0_0 .net *"_ivl_54", 0 0, L_0x60ed183d5ad0;  1 drivers
v0x60ed183b6990_0 .net *"_ivl_57", 0 0, L_0x60ed183d5c50;  1 drivers
v0x60ed183b6a70_0 .net *"_ivl_59", 0 0, L_0x60ed183d5e80;  1 drivers
v0x60ed183b6b50_0 .net *"_ivl_6", 0 0, L_0x60ed183d4630;  1 drivers
v0x60ed183b6c30_0 .net *"_ivl_60", 0 0, L_0x60ed183d5790;  1 drivers
v0x60ed183b6d10_0 .net *"_ivl_63", 0 0, L_0x60ed183d5fc0;  1 drivers
v0x60ed183b6df0_0 .net *"_ivl_64", 0 0, L_0x60ed183d60f0;  1 drivers
v0x60ed183b6ed0_0 .net *"_ivl_66", 0 0, L_0x60ed183d5be0;  1 drivers
v0x60ed183b6fb0_0 .net *"_ivl_68", 0 0, L_0x60ed183d62d0;  1 drivers
v0x60ed183b7090_0 .net *"_ivl_74", 0 0, L_0x60ed183d6650;  1 drivers
v0x60ed183b7170_0 .net *"_ivl_76", 0 0, L_0x60ed183d6790;  1 drivers
v0x60ed183b7250_0 .net *"_ivl_78", 0 0, L_0x60ed183d6830;  1 drivers
v0x60ed183b7330_0 .net *"_ivl_79", 0 0, L_0x60ed183d6a90;  1 drivers
v0x60ed183b7410_0 .net *"_ivl_8", 0 0, L_0x60ed183d46f0;  1 drivers
v0x60ed183b74f0_0 .net *"_ivl_81", 0 0, L_0x60ed183d6ba0;  1 drivers
v0x60ed183b75d0_0 .net *"_ivl_84", 0 0, L_0x60ed183d66f0;  1 drivers
v0x60ed183b76b0_0 .net *"_ivl_86", 0 0, L_0x60ed183d6d50;  1 drivers
v0x60ed183b7790_0 .net *"_ivl_87", 0 0, L_0x60ed183d6eb0;  1 drivers
v0x60ed183b7870_0 .net *"_ivl_90", 0 0, L_0x60ed183d6fc0;  1 drivers
v0x60ed183b7950_0 .net *"_ivl_91", 0 0, L_0x60ed183d7060;  1 drivers
v0x60ed183b7a30_0 .net *"_ivl_93", 0 0, L_0x60ed183d7220;  1 drivers
v0x60ed183b7b10_0 .net *"_ivl_96", 0 0, L_0x60ed183d6cb0;  1 drivers
v0x60ed183b7bf0_0 .net *"_ivl_98", 0 0, L_0x60ed183d7400;  1 drivers
v0x60ed183b7cd0_0 .net *"_ivl_99", 0 0, L_0x60ed183d74a0;  1 drivers
v0x60ed183b7db0_0 .net "c_in", 0 0, o0x7158c0375348;  alias, 0 drivers
L_0x60ed183d44f0 .part L_0x60ed183d8b30, 0, 1;
L_0x60ed183d4590 .part L_0x60ed183d8d10, 0, 1;
L_0x60ed183d47b0 .part L_0x60ed183d8b30, 1, 1;
L_0x60ed183d48a0 .part L_0x60ed183d8d10, 1, 1;
L_0x60ed183d4990 .part L_0x60ed183d8b30, 0, 1;
L_0x60ed183d4c80 .part L_0x60ed183d8d10, 1, 1;
L_0x60ed183d4d60 .part L_0x60ed183d8d10, 0, 1;
L_0x60ed183d5160 .part L_0x60ed183d8b30, 2, 1;
L_0x60ed183d52e0 .part L_0x60ed183d8d10, 2, 1;
L_0x60ed183d5380 .part L_0x60ed183d8b30, 1, 1;
L_0x60ed183d5650 .part L_0x60ed183d8d10, 2, 1;
L_0x60ed183d56f0 .part L_0x60ed183d8d10, 1, 1;
L_0x60ed183d5970 .part L_0x60ed183d8b30, 0, 1;
L_0x60ed183d5c50 .part L_0x60ed183d8d10, 2, 1;
L_0x60ed183d5e80 .part L_0x60ed183d8d10, 1, 1;
L_0x60ed183d5fc0 .part L_0x60ed183d8d10, 0, 1;
L_0x60ed183d6470 .concat8 [ 1 1 1 1], L_0x60ed183d46f0, L_0x60ed183d5050, L_0x60ed183d62d0, L_0x60ed183d88d0;
L_0x60ed183d6650 .part L_0x60ed183d8b30, 3, 1;
L_0x60ed183d6790 .part L_0x60ed183d8d10, 3, 1;
L_0x60ed183d6830 .part L_0x60ed183d8b30, 2, 1;
L_0x60ed183d66f0 .part L_0x60ed183d8d10, 3, 1;
L_0x60ed183d6d50 .part L_0x60ed183d8d10, 2, 1;
L_0x60ed183d6fc0 .part L_0x60ed183d8b30, 1, 1;
L_0x60ed183d6cb0 .part L_0x60ed183d8d10, 3, 1;
L_0x60ed183d7400 .part L_0x60ed183d8d10, 2, 1;
L_0x60ed183d7670 .part L_0x60ed183d8d10, 1, 1;
L_0x60ed183d7b10 .part L_0x60ed183d8b30, 0, 1;
L_0x60ed183d7ea0 .part L_0x60ed183d8d10, 3, 1;
L_0x60ed183d8030 .part L_0x60ed183d8d10, 2, 1;
L_0x60ed183d82c0 .part L_0x60ed183d8d10, 1, 1;
L_0x60ed183d8570 .part L_0x60ed183d8d10, 0, 1;
S_0x60ed183b7ef0 .scope module, "fa0" "fa_v3" 10 7, 10 15 0, S_0x60ed18357270;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "c_in";
L_0x60ed183d9580 .functor OR 1, L_0x60ed183d90a0, L_0x60ed183d9420, C4<0>, C4<0>;
L_0x60ed183d9640 .functor OR 1, L_0x60ed183d9720, L_0x60ed183d97c0, C4<0>, C4<0>;
L_0x60ed183d96b0 .functor AND 1, L_0x60ed183d9720, L_0x60ed183d97c0, C4<1>, C4<1>;
v0x60ed183b8d90_0 .net "a", 0 0, L_0x60ed183d9720;  1 drivers
v0x60ed183b8e50_0 .net "b", 0 0, L_0x60ed183d97c0;  1 drivers
v0x60ed183b8f20_0 .net "c_in", 0 0, o0x7158c0375348;  alias, 0 drivers
v0x60ed183b9040_0 .net "c_out", 0 0, L_0x60ed183d9580;  alias, 1 drivers
v0x60ed183b90e0_0 .net "carry1", 0 0, L_0x60ed183d90a0;  1 drivers
v0x60ed183b91d0_0 .net "carry2", 0 0, L_0x60ed183d9420;  1 drivers
v0x60ed183b9270_0 .net "g", 0 0, L_0x60ed183d96b0;  alias, 1 drivers
v0x60ed183b9310_0 .net "p", 0 0, L_0x60ed183d9640;  alias, 1 drivers
v0x60ed183b93b0_0 .net "sum", 0 0, L_0x60ed183d9200;  1 drivers
v0x60ed183b9480_0 .net "sum_par", 0 0, L_0x60ed183d8ef0;  1 drivers
S_0x60ed183b8150 .scope module, "ha1" "ha_vr" 10 19, 10 27 0, S_0x60ed183b7ef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183d8ef0/d .functor XOR 1, L_0x60ed183d9720, L_0x60ed183d97c0, C4<0>, C4<0>;
L_0x60ed183d8ef0 .delay 1 (100,100,100) L_0x60ed183d8ef0/d;
L_0x60ed183d90a0/d .functor AND 1, L_0x60ed183d9720, L_0x60ed183d97c0, C4<1>, C4<1>;
L_0x60ed183d90a0 .delay 1 (100,100,100) L_0x60ed183d90a0/d;
v0x60ed183b83a0_0 .net "a", 0 0, L_0x60ed183d9720;  alias, 1 drivers
v0x60ed183b8480_0 .net "b", 0 0, L_0x60ed183d97c0;  alias, 1 drivers
v0x60ed183b8540_0 .net "carry", 0 0, L_0x60ed183d90a0;  alias, 1 drivers
v0x60ed183b8610_0 .net "sum", 0 0, L_0x60ed183d8ef0;  alias, 1 drivers
S_0x60ed183b8780 .scope module, "ha2" "ha_vr" 10 20, 10 27 0, S_0x60ed183b7ef0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183d9200/d .functor XOR 1, o0x7158c0375348, L_0x60ed183d8ef0, C4<0>, C4<0>;
L_0x60ed183d9200 .delay 1 (100,100,100) L_0x60ed183d9200/d;
L_0x60ed183d9420/d .functor AND 1, o0x7158c0375348, L_0x60ed183d8ef0, C4<1>, C4<1>;
L_0x60ed183d9420 .delay 1 (100,100,100) L_0x60ed183d9420/d;
v0x60ed183b89f0_0 .net "a", 0 0, o0x7158c0375348;  alias, 0 drivers
v0x60ed183b8ac0_0 .net "b", 0 0, L_0x60ed183d8ef0;  alias, 1 drivers
v0x60ed183b8b90_0 .net "carry", 0 0, L_0x60ed183d9420;  alias, 1 drivers
v0x60ed183b8c60_0 .net "sum", 0 0, L_0x60ed183d9200;  alias, 1 drivers
S_0x60ed183b95e0 .scope module, "fa1" "fa_v3" 10 8, 10 15 0, S_0x60ed18357270;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "c_in";
L_0x60ed183d9d90 .functor OR 1, L_0x60ed183d9970, L_0x60ed183d9c30, C4<0>, C4<0>;
L_0x60ed183d9e50 .functor OR 1, L_0x60ed183d9fc0, L_0x60ed183da060, C4<0>, C4<0>;
L_0x60ed183d9f50 .functor AND 1, L_0x60ed183d9fc0, L_0x60ed183da060, C4<1>, C4<1>;
v0x60ed183ba4f0_0 .net "a", 0 0, L_0x60ed183d9fc0;  1 drivers
v0x60ed183ba5b0_0 .net "b", 0 0, L_0x60ed183da060;  1 drivers
v0x60ed183ba680_0 .net "c_in", 0 0, L_0x60ed183da100;  1 drivers
v0x60ed183ba780_0 .net "c_out", 0 0, L_0x60ed183d9d90;  alias, 1 drivers
v0x60ed183ba820_0 .net "carry1", 0 0, L_0x60ed183d9970;  1 drivers
v0x60ed183ba910_0 .net "carry2", 0 0, L_0x60ed183d9c30;  1 drivers
v0x60ed183ba9e0_0 .net "g", 0 0, L_0x60ed183d9f50;  alias, 1 drivers
v0x60ed183baa80_0 .net "p", 0 0, L_0x60ed183d9e50;  alias, 1 drivers
v0x60ed183bab20_0 .net "sum", 0 0, L_0x60ed183d9ad0;  1 drivers
v0x60ed183bac80_0 .net "sum_par", 0 0, L_0x60ed183d9860;  1 drivers
S_0x60ed183b9870 .scope module, "ha1" "ha_vr" 10 19, 10 27 0, S_0x60ed183b95e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183d9860/d .functor XOR 1, L_0x60ed183d9fc0, L_0x60ed183da060, C4<0>, C4<0>;
L_0x60ed183d9860 .delay 1 (100,100,100) L_0x60ed183d9860/d;
L_0x60ed183d9970/d .functor AND 1, L_0x60ed183d9fc0, L_0x60ed183da060, C4<1>, C4<1>;
L_0x60ed183d9970 .delay 1 (100,100,100) L_0x60ed183d9970/d;
v0x60ed183b9af0_0 .net "a", 0 0, L_0x60ed183d9fc0;  alias, 1 drivers
v0x60ed183b9bd0_0 .net "b", 0 0, L_0x60ed183da060;  alias, 1 drivers
v0x60ed183b9c90_0 .net "carry", 0 0, L_0x60ed183d9970;  alias, 1 drivers
v0x60ed183b9d60_0 .net "sum", 0 0, L_0x60ed183d9860;  alias, 1 drivers
S_0x60ed183b9ed0 .scope module, "ha2" "ha_vr" 10 20, 10 27 0, S_0x60ed183b95e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183d9ad0/d .functor XOR 1, L_0x60ed183da100, L_0x60ed183d9860, C4<0>, C4<0>;
L_0x60ed183d9ad0 .delay 1 (100,100,100) L_0x60ed183d9ad0/d;
L_0x60ed183d9c30/d .functor AND 1, L_0x60ed183da100, L_0x60ed183d9860, C4<1>, C4<1>;
L_0x60ed183d9c30 .delay 1 (100,100,100) L_0x60ed183d9c30/d;
v0x60ed183ba140_0 .net "a", 0 0, L_0x60ed183da100;  alias, 1 drivers
v0x60ed183ba200_0 .net "b", 0 0, L_0x60ed183d9860;  alias, 1 drivers
v0x60ed183ba2f0_0 .net "carry", 0 0, L_0x60ed183d9c30;  alias, 1 drivers
v0x60ed183ba3c0_0 .net "sum", 0 0, L_0x60ed183d9ad0;  alias, 1 drivers
S_0x60ed183badc0 .scope module, "fa2" "fa_v3" 10 9, 10 15 0, S_0x60ed18357270;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "c_in";
L_0x60ed183da840 .functor OR 1, L_0x60ed183da390, L_0x60ed183da6e0, C4<0>, C4<0>;
L_0x60ed183da900 .functor OR 1, L_0x60ed183dab00, L_0x60ed183daba0, C4<0>, C4<0>;
L_0x60ed183daa90 .functor AND 1, L_0x60ed183dab00, L_0x60ed183daba0, C4<1>, C4<1>;
v0x60ed183bbcc0_0 .net "a", 0 0, L_0x60ed183dab00;  1 drivers
v0x60ed183bbd80_0 .net "b", 0 0, L_0x60ed183daba0;  1 drivers
v0x60ed183bbe50_0 .net "c_in", 0 0, L_0x60ed183dac40;  1 drivers
v0x60ed183bbf50_0 .net "c_out", 0 0, L_0x60ed183da840;  alias, 1 drivers
v0x60ed183bbff0_0 .net "carry1", 0 0, L_0x60ed183da390;  1 drivers
v0x60ed183bc0e0_0 .net "carry2", 0 0, L_0x60ed183da6e0;  1 drivers
v0x60ed183bc1b0_0 .net "g", 0 0, L_0x60ed183daa90;  alias, 1 drivers
v0x60ed183bc250_0 .net "p", 0 0, L_0x60ed183da900;  alias, 1 drivers
v0x60ed183bc2f0_0 .net "sum", 0 0, L_0x60ed183da4f0;  1 drivers
v0x60ed183bc450_0 .net "sum_par", 0 0, L_0x60ed183da230;  1 drivers
S_0x60ed183bb050 .scope module, "ha1" "ha_vr" 10 19, 10 27 0, S_0x60ed183badc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183da230/d .functor XOR 1, L_0x60ed183dab00, L_0x60ed183daba0, C4<0>, C4<0>;
L_0x60ed183da230 .delay 1 (100,100,100) L_0x60ed183da230/d;
L_0x60ed183da390/d .functor AND 1, L_0x60ed183dab00, L_0x60ed183daba0, C4<1>, C4<1>;
L_0x60ed183da390 .delay 1 (100,100,100) L_0x60ed183da390/d;
v0x60ed183bb2c0_0 .net "a", 0 0, L_0x60ed183dab00;  alias, 1 drivers
v0x60ed183bb3a0_0 .net "b", 0 0, L_0x60ed183daba0;  alias, 1 drivers
v0x60ed183bb460_0 .net "carry", 0 0, L_0x60ed183da390;  alias, 1 drivers
v0x60ed183bb530_0 .net "sum", 0 0, L_0x60ed183da230;  alias, 1 drivers
S_0x60ed183bb6a0 .scope module, "ha2" "ha_vr" 10 20, 10 27 0, S_0x60ed183badc0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183da4f0/d .functor XOR 1, L_0x60ed183dac40, L_0x60ed183da230, C4<0>, C4<0>;
L_0x60ed183da4f0 .delay 1 (100,100,100) L_0x60ed183da4f0/d;
L_0x60ed183da6e0/d .functor AND 1, L_0x60ed183dac40, L_0x60ed183da230, C4<1>, C4<1>;
L_0x60ed183da6e0 .delay 1 (100,100,100) L_0x60ed183da6e0/d;
v0x60ed183bb910_0 .net "a", 0 0, L_0x60ed183dac40;  alias, 1 drivers
v0x60ed183bb9d0_0 .net "b", 0 0, L_0x60ed183da230;  alias, 1 drivers
v0x60ed183bbac0_0 .net "carry", 0 0, L_0x60ed183da6e0;  alias, 1 drivers
v0x60ed183bbb90_0 .net "sum", 0 0, L_0x60ed183da4f0;  alias, 1 drivers
S_0x60ed183bc590 .scope module, "fa3" "fa_v3" 10 10, 10 15 0, S_0x60ed18357270;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "c_out";
    .port_info 2 /OUTPUT 1 "p";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /INPUT 1 "a";
    .port_info 5 /INPUT 1 "b";
    .port_info 6 /INPUT 1 "c_in";
L_0x60ed183db320 .functor OR 1, L_0x60ed183daec0, L_0x60ed183db1c0, C4<0>, C4<0>;
L_0x60ed183db3e0 .functor OR 1, L_0x60ed183db680, L_0x60ed183db820, C4<0>, C4<0>;
L_0x60ed183db570 .functor AND 1, L_0x60ed183db680, L_0x60ed183db820, C4<1>, C4<1>;
v0x60ed183bd4b0_0 .net "a", 0 0, L_0x60ed183db680;  1 drivers
v0x60ed183bd570_0 .net "b", 0 0, L_0x60ed183db820;  1 drivers
v0x60ed183bd640_0 .net "c_in", 0 0, L_0x60ed183db950;  1 drivers
v0x60ed183bd740_0 .net "c_out", 0 0, L_0x60ed183db320;  alias, 1 drivers
v0x60ed183bd7e0_0 .net "carry1", 0 0, L_0x60ed183daec0;  1 drivers
v0x60ed183bd8d0_0 .net "carry2", 0 0, L_0x60ed183db1c0;  1 drivers
v0x60ed183bd9a0_0 .net "g", 0 0, L_0x60ed183db570;  alias, 1 drivers
v0x60ed183bda40_0 .net "p", 0 0, L_0x60ed183db3e0;  alias, 1 drivers
v0x60ed183bdae0_0 .net "sum", 0 0, L_0x60ed183dafd0;  1 drivers
v0x60ed183bdc40_0 .net "sum_par", 0 0, L_0x60ed183dae00;  1 drivers
S_0x60ed183bc870 .scope module, "ha1" "ha_vr" 10 19, 10 27 0, S_0x60ed183bc590;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183dae00/d .functor XOR 1, L_0x60ed183db680, L_0x60ed183db820, C4<0>, C4<0>;
L_0x60ed183dae00 .delay 1 (100,100,100) L_0x60ed183dae00/d;
L_0x60ed183daec0/d .functor AND 1, L_0x60ed183db680, L_0x60ed183db820, C4<1>, C4<1>;
L_0x60ed183daec0 .delay 1 (100,100,100) L_0x60ed183daec0/d;
v0x60ed183bcae0_0 .net "a", 0 0, L_0x60ed183db680;  alias, 1 drivers
v0x60ed183bcbc0_0 .net "b", 0 0, L_0x60ed183db820;  alias, 1 drivers
v0x60ed183bcc80_0 .net "carry", 0 0, L_0x60ed183daec0;  alias, 1 drivers
v0x60ed183bcd20_0 .net "sum", 0 0, L_0x60ed183dae00;  alias, 1 drivers
S_0x60ed183bce90 .scope module, "ha2" "ha_vr" 10 20, 10 27 0, S_0x60ed183bc590;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "sum";
    .port_info 1 /OUTPUT 1 "carry";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_0x60ed183dafd0/d .functor XOR 1, L_0x60ed183db950, L_0x60ed183dae00, C4<0>, C4<0>;
L_0x60ed183dafd0 .delay 1 (100,100,100) L_0x60ed183dafd0/d;
L_0x60ed183db1c0/d .functor AND 1, L_0x60ed183db950, L_0x60ed183dae00, C4<1>, C4<1>;
L_0x60ed183db1c0 .delay 1 (100,100,100) L_0x60ed183db1c0/d;
v0x60ed183bd100_0 .net "a", 0 0, L_0x60ed183db950;  alias, 1 drivers
v0x60ed183bd1c0_0 .net "b", 0 0, L_0x60ed183dae00;  alias, 1 drivers
v0x60ed183bd2b0_0 .net "carry", 0 0, L_0x60ed183db1c0;  alias, 1 drivers
v0x60ed183bd380_0 .net "sum", 0 0, L_0x60ed183dafd0;  alias, 1 drivers
S_0x60ed18356e30 .scope module, "uc" "uc" 11 1;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "q0";
    .port_info 1 /INPUT 1 "start";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "CargaQ";
    .port_info 4 /OUTPUT 1 "DesplazaQ";
    .port_info 5 /OUTPUT 1 "ResetA";
    .port_info 6 /OUTPUT 1 "CargaA";
    .port_info 7 /OUTPUT 1 "Fin";
P_0x60ed183293c0 .param/l "S0" 1 11 6, C4<000>;
P_0x60ed18329400 .param/l "S1" 1 11 7, C4<001>;
P_0x60ed18329440 .param/l "S2" 1 11 8, C4<010>;
P_0x60ed18329480 .param/l "S3" 1 11 9, C4<011>;
P_0x60ed183294c0 .param/l "S4" 1 11 10, C4<100>;
P_0x60ed18329500 .param/l "S5" 1 11 11, C4<101>;
P_0x60ed18329540 .param/l "S6" 1 11 12, C4<110>;
P_0x60ed18329580 .param/l "retardo" 0 11 1, +C4<00000000000000000000000000000001>;
L_0x60ed183db7b0 .functor OR 1, L_0x60ed183dbd80, L_0x60ed183dbec0, C4<0>, C4<0>;
L_0x60ed183dc8e0 .functor OR 1, L_0x60ed183dc6e0, L_0x60ed183dc780, C4<0>, C4<0>;
L_0x60ed183dcae0 .functor OR 1, L_0x60ed183dc8e0, L_0x60ed183dc9f0, C4<0>, C4<0>;
o0x7158c0377088 .functor BUFZ 1, C4<z>; HiZ drive
L_0x60ed183dcbf0 .functor AND 1, o0x7158c0377088, L_0x60ed183dcae0, C4<1>, C4<1>;
v0x60ed183bed00_0 .net "CargaA", 0 0, L_0x60ed183dcec0;  1 drivers
v0x60ed183beda0_0 .net "CargaQ", 0 0, L_0x60ed183dbce0;  1 drivers
v0x60ed183bee40_0 .net "DesplazaQ", 0 0, L_0x60ed183dc220;  1 drivers
v0x60ed183bef10_0 .net "Fin", 0 0, L_0x60ed183dd3d0;  1 drivers
v0x60ed183befd0_0 .net "ResetA", 0 0, L_0x60ed183dc590;  1 drivers
L_0x7158c0329330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60ed183bf090_0 .net/2u *"_ivl_0", 2 0, L_0x7158c0329330;  1 drivers
L_0x7158c0329408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60ed183bf170_0 .net/2u *"_ivl_12", 2 0, L_0x7158c0329408;  1 drivers
v0x60ed183bf250_0 .net *"_ivl_14", 0 0, L_0x60ed183dbd80;  1 drivers
L_0x7158c0329450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60ed183bf310_0 .net/2u *"_ivl_16", 2 0, L_0x7158c0329450;  1 drivers
v0x60ed183bf3f0_0 .net *"_ivl_18", 0 0, L_0x60ed183dbec0;  1 drivers
v0x60ed183bf4b0_0 .net *"_ivl_2", 0 0, L_0x60ed183dbba0;  1 drivers
v0x60ed183bf570_0 .net *"_ivl_20", 0 0, L_0x60ed183db7b0;  1 drivers
L_0x7158c0329498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ed183bf650_0 .net/2s *"_ivl_22", 1 0, L_0x7158c0329498;  1 drivers
L_0x7158c03294e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183bf730_0 .net/2s *"_ivl_24", 1 0, L_0x7158c03294e0;  1 drivers
v0x60ed183bf810_0 .net *"_ivl_26", 1 0, L_0x60ed183dc050;  1 drivers
L_0x7158c0329528 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60ed183bf8f0_0 .net/2u *"_ivl_30", 2 0, L_0x7158c0329528;  1 drivers
v0x60ed183bf9d0_0 .net *"_ivl_32", 0 0, L_0x60ed183dc310;  1 drivers
L_0x7158c0329570 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ed183bfba0_0 .net/2s *"_ivl_34", 1 0, L_0x7158c0329570;  1 drivers
L_0x7158c03295b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183bfc80_0 .net/2s *"_ivl_36", 1 0, L_0x7158c03295b8;  1 drivers
v0x60ed183bfd60_0 .net *"_ivl_38", 1 0, L_0x60ed183dc400;  1 drivers
L_0x7158c0329378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ed183bfe40_0 .net/2s *"_ivl_4", 1 0, L_0x7158c0329378;  1 drivers
L_0x7158c0329600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60ed183bff20_0 .net/2u *"_ivl_42", 2 0, L_0x7158c0329600;  1 drivers
v0x60ed183c0000_0 .net *"_ivl_44", 0 0, L_0x60ed183dc6e0;  1 drivers
L_0x7158c0329648 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60ed183c00c0_0 .net/2u *"_ivl_46", 2 0, L_0x7158c0329648;  1 drivers
v0x60ed183c01a0_0 .net *"_ivl_48", 0 0, L_0x60ed183dc780;  1 drivers
v0x60ed183c0260_0 .net *"_ivl_50", 0 0, L_0x60ed183dc8e0;  1 drivers
L_0x7158c0329690 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60ed183c0340_0 .net/2u *"_ivl_52", 2 0, L_0x7158c0329690;  1 drivers
v0x60ed183c0420_0 .net *"_ivl_54", 0 0, L_0x60ed183dc9f0;  1 drivers
v0x60ed183c04e0_0 .net *"_ivl_56", 0 0, L_0x60ed183dcae0;  1 drivers
v0x60ed183c05c0_0 .net *"_ivl_58", 0 0, L_0x60ed183dcbf0;  1 drivers
L_0x7158c03293c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183c06a0_0 .net/2s *"_ivl_6", 1 0, L_0x7158c03293c0;  1 drivers
L_0x7158c03296d8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ed183c0780_0 .net/2s *"_ivl_60", 1 0, L_0x7158c03296d8;  1 drivers
L_0x7158c0329720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183c0860_0 .net/2s *"_ivl_62", 1 0, L_0x7158c0329720;  1 drivers
v0x60ed183c0b50_0 .net *"_ivl_64", 1 0, L_0x60ed183dccb0;  1 drivers
L_0x7158c0329768 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x60ed183c0c30_0 .net/2u *"_ivl_68", 2 0, L_0x7158c0329768;  1 drivers
v0x60ed183c0d10_0 .net *"_ivl_70", 0 0, L_0x60ed183dcfb0;  1 drivers
L_0x7158c03297b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60ed183c0dd0_0 .net/2s *"_ivl_72", 1 0, L_0x7158c03297b0;  1 drivers
L_0x7158c03297f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60ed183c0eb0_0 .net/2s *"_ivl_74", 1 0, L_0x7158c03297f8;  1 drivers
v0x60ed183c0f90_0 .net *"_ivl_76", 1 0, L_0x60ed183dd240;  1 drivers
v0x60ed183c1070_0 .net *"_ivl_8", 1 0, L_0x60ed183dbc40;  1 drivers
o0x7158c0377028 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183c1150_0 .net "clk", 0 0, o0x7158c0377028;  0 drivers
v0x60ed183c1210_0 .var "nextstate", 2 0;
v0x60ed183c12f0_0 .net "q0", 0 0, o0x7158c0377088;  0 drivers
o0x7158c03770b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x60ed183c13b0_0 .net "start", 0 0, o0x7158c03770b8;  0 drivers
v0x60ed183c1470_0 .var "state", 2 0;
E_0x60ed18304450 .event anyedge, v0x60ed183c1470_0;
E_0x60ed183beca0 .event posedge, v0x60ed183c13b0_0, v0x60ed183c1150_0;
L_0x60ed183dbba0 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329330;
L_0x60ed183dbc40 .functor MUXZ 2, L_0x7158c03293c0, L_0x7158c0329378, L_0x60ed183dbba0, C4<>;
L_0x60ed183dbce0 .part L_0x60ed183dbc40, 0, 1;
L_0x60ed183dbd80 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329408;
L_0x60ed183dbec0 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329450;
L_0x60ed183dc050 .functor MUXZ 2, L_0x7158c03294e0, L_0x7158c0329498, L_0x60ed183db7b0, C4<>;
L_0x60ed183dc220 .part L_0x60ed183dc050, 0, 1;
L_0x60ed183dc310 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329528;
L_0x60ed183dc400 .functor MUXZ 2, L_0x7158c03295b8, L_0x7158c0329570, L_0x60ed183dc310, C4<>;
L_0x60ed183dc590 .part L_0x60ed183dc400, 0, 1;
L_0x60ed183dc6e0 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329600;
L_0x60ed183dc780 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329648;
L_0x60ed183dc9f0 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329690;
L_0x60ed183dccb0 .functor MUXZ 2, L_0x7158c0329720, L_0x7158c03296d8, L_0x60ed183dcbf0, C4<>;
L_0x60ed183dcec0 .part L_0x60ed183dccb0, 0, 1;
L_0x60ed183dcfb0 .cmp/eq 3, v0x60ed183c1470_0, L_0x7158c0329768;
L_0x60ed183dd240 .functor MUXZ 2, L_0x7158c03297f8, L_0x7158c03297b0, L_0x60ed183dcfb0, C4<>;
L_0x60ed183dd3d0 .part L_0x60ed183dd240, 0, 1;
    .scope S_0x60ed183a97f0;
T_0 ;
    %wait E_0x60ed183944d0;
    %load/vec4 v0x60ed183a9de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x60ed183a9bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60ed183a9ae0_0;
    %assign/vec4 v0x60ed183a9bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x60ed183a8150;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x60ed183a8540 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x60ed183a6800;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x60ed183a6b40 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x60ed183a6800;
T_3 ;
    %wait E_0x60ed18393c10;
    %load/vec4 v0x60ed183a7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60ed183a7030_0;
    %load/vec4 v0x60ed183a6f70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60ed183a6b40, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x60ed1836ddd0;
T_4 ;
    %wait E_0x60ed182df690;
    %load/vec4 v0x60ed18369c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x60ed1836ad40_0;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x60ed1836ad40_0;
    %inv;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x60ed1836ad40_0;
    %load/vec4 v0x60ed18369ba0_0;
    %add;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x60ed1836ad40_0;
    %load/vec4 v0x60ed18369ba0_0;
    %sub;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x60ed1836ad40_0;
    %load/vec4 v0x60ed18369ba0_0;
    %and;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x60ed1836ad40_0;
    %load/vec4 v0x60ed18369ba0_0;
    %or;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x60ed1836ad40_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x60ed18369ba0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x60ed1835f990_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x60ed1835f990_0;
    %or/r;
    %inv;
    %store/vec4 v0x60ed1835fa30_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x60ed183a9ee0;
T_5 ;
    %wait E_0x60ed183944d0;
    %load/vec4 v0x60ed183aa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183aa360_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60ed183aa0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x60ed183aa260_0;
    %assign/vec4 v0x60ed183aa360_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x60ed18355e10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac150_0, 0, 1;
T_6.0 ;
    %delay 1000, 0;
    %load/vec4 v0x60ed183ac150_0;
    %inv;
    %store/vec4 v0x60ed183ac150_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x60ed18355e10;
T_7 ;
    %vpi_call 2 52 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x60ed18355e10 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60ed183ac560_0, 0, 4;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac290_0, 0, 1;
    %delay 40000, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x60ed18355e10;
T_8 ;
    %wait E_0x60ed18304750;
    %load/vec4 v0x60ed183ac560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.4 ;
    %load/vec4 v0x60ed183ac7d0_0;
    %nor/r;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %load/vec4 v0x60ed183ac7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.14;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
T_8.14 ;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.7 ;
    %load/vec4 v0x60ed183ac7d0_0;
    %nor/r;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %load/vec4 v0x60ed183ac7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
T_8.16 ;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60ed183ac470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac640_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60ed183abfb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60ed183ac6e0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x60ed183ac1f0_0, 0, 4;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %load/vec4 v0x60ed183ac1f0_0;
    %assign/vec4 v0x60ed183ac560_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x60ed18355e10;
T_9 ;
    %vpi_call 2 167 "$monitor", "Time=%0t ns | clk=%b | reset=%b | state=%b | s_inc=%b | s_inm=%b | we3=%b | wez=%b | Op=%b | Opcode=%b | zero=%b", $time, v0x60ed183ac150_0, v0x60ed183ac290_0, v0x60ed183ac560_0, v0x60ed183ac380_0, v0x60ed183ac470_0, v0x60ed183ac640_0, v0x60ed183ac6e0_0, v0x60ed183abfb0_0, v0x60ed183ac090_0, v0x60ed183ac7d0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x60ed183ac8c0;
T_10 ;
    %wait E_0x60ed183acbf0;
    %load/vec4 v0x60ed183acf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183aceb0_0, 100;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x60ed183acc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x60ed183ace10_0;
    %assign/vec4 v0x60ed183aceb0_0, 100;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x60ed183ad120;
T_11 ;
    %wait E_0x60ed183acbf0;
    %load/vec4 v0x60ed183ad670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183ad5d0_0, 100;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60ed183ad3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x60ed183ad500_0;
    %assign/vec4 v0x60ed183ad5d0_0, 100;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x60ed183ad7f0;
T_12 ;
    %wait E_0x60ed183acbf0;
    %load/vec4 v0x60ed183ade10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183add70_0, 100;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60ed183adad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60ed183adcd0_0;
    %assign/vec4 v0x60ed183add70_0, 100;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x60ed183adff0;
T_13 ;
    %wait E_0x60ed183acbf0;
    %load/vec4 v0x60ed183ae530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183ae490_0, 100;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60ed183ae270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60ed183ae3f0_0;
    %assign/vec4 v0x60ed183ae490_0, 100;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x60ed183aeec0;
T_14 ;
    %wait E_0x60ed183af250;
    %load/vec4 v0x60ed183af600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183af540_0, 100;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60ed183af2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60ed183af470_0;
    %assign/vec4 v0x60ed183af540_0, 100;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x60ed183b0940;
T_15 ;
    %wait E_0x60ed183af250;
    %load/vec4 v0x60ed183b1000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183b0f60_0, 100;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60ed183b0ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60ed183b0ec0_0;
    %assign/vec4 v0x60ed183b0f60_0, 100;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x60ed183b22e0;
T_16 ;
    %wait E_0x60ed183af250;
    %load/vec4 v0x60ed183b29c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60ed183b2920_0, 100;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60ed183b2640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60ed183b2850_0;
    %assign/vec4 v0x60ed183b2920_0, 100;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x60ed18356e30;
T_17 ;
    %wait E_0x60ed183beca0;
    %load/vec4 v0x60ed183c13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ed183c1470_0, 100;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60ed183c1210_0;
    %assign/vec4 v0x60ed183c1470_0, 100;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x60ed18356e30;
T_18 ;
    %wait E_0x60ed18304450;
    %load/vec4 v0x60ed183c1470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60ed183c1210_0, 0;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "regA.v";
    "ffdc.v";
    "regQ.v";
    "sum4.v";
    "uc.v";
