#Build: Fabric Compiler 2021.1-SP7, Build 86875, Dec 07 11:14 2021
#Install: D:\pango\PDS_2021.1-SP7-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-N5UE933
Generated by Fabric Compiler (version 2021.1-SP7 build 86875) at Wed Nov  9 00:03:04 2022
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[4]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[7]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[10]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[23]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[1]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[4]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> CLKROUTE_385/M
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> CLKROUTE_385/M
    u_Top_Project/u_algorithm_down/u_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[9]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_0/gateop_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[15]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_0/gateop_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_down/u_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_down/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N40[22]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[0]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[3]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[2]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N33[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[6]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[0]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[1]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[2]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[3]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[4]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[5]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[6]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N32.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[7]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[8]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[11]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[10]/LUT6_inst_perm/I5
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[2]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[12]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[15]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N30[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[14]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[8]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[9]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[10]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[11]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[12]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[13]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[14]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N29.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[15]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[17]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[0]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[16]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[19]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[2]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[4]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_left/uu_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_left/uu_GetMin/N27[6]/LUT6D_inst_perm/L6 --> u_Top_Project/u_algorithm_left/uu_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I4
    u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[16]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[17]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[18]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I3
    u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[19]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[20]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I1
    u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[21]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I2
    u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[22]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N26.lt_3/gateop_perm/L5 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I0
    u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_up/u_GetMin/N40[23]/LUT6_inst_perm/I1
C: STA-3001: Combinational loops are found in the netlist, following timing arcs are set to false path.
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N33[0]/LUT6D_inst_perm/I4
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N30[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_right/uuu_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_right/uuu_GetMin/N27[0]/LUT6D_inst_perm/I1
    u_Top_Project/u_algorithm_down/u_GetMin/N40[0]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N33[0]/LUT6D_inst_perm/I3
    u_Top_Project/u_algorithm_down/u_GetMin/N40[8]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N30[0]/LUT6D_inst_perm/I2
    u_Top_Project/u_algorithm_down/u_GetMin/N40[16]/LUT6_inst_perm/L6 --> u_Top_Project/u_algorithm_down/u_GetMin/N27[0]/LUT6D_inst_perm/I2
Check timing ...
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[3]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[7]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[11]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK' (Carry.u_Top_Project/u_Left_Down_FIFO_control/count_hs[12]/opit_0_AQ_perm/CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'hdmi_scl' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_scl' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_in_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_nreset' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'vout_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ws_B' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'vin_vs' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7 <build 86875>)
| Date         : Wed Nov  9 00:03:25 2022
| Design       : hdmi_loop
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  5.000        {0 2.5}        Declared               210          14  {sys_clk_p}
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                          20.000       {0 10}         Generated (sys_clk)     97          38  {sys_pll_m0/u_gpll/gpll_inst/CLKOUT0}
 vin_clk_Inferred         1000.000     {0 500}        Declared              7255          58  {vin_clk}
 DebugCore_JCLK           50.000       {0 25}         Declared               155           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               vin_clk_Inferred                        
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    200.000 MHz     311.429 MHz          5.000          3.211          1.789
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                             50.000 MHz     366.569 MHz         20.000          2.728         17.272
 vin_clk_Inferred             1.000 MHz      64.185 MHz       1000.000         15.580        492.210
 DebugCore_JCLK              20.000 MHz     172.444 MHz         50.000          5.799         44.201
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.789       0.000              0           1048
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.272       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           492.210       0.000              0          46980
 DebugCore_JCLK         DebugCore_JCLK              23.800       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              22.410       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           47.030       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.185       0.000              0           1048
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.151       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.341       0.000              0          46980
 DebugCore_JCLK         DebugCore_JCLK               0.355       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.563       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.573       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                     -0.273      -1.787             11            185
 sys_clk                sys_clk                      3.684       0.000              0             25
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    17.699       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           997.440       0.000              0            526
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      2.323       0.000              0            185
 sys_clk                sys_clk                      0.348       0.000              0             25
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.287       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.429       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            210
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.040       0.000              0           7255
 DebugCore_JCLK                                     24.040       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.027       0.000              0           1048
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.284       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred           495.095       0.000              0          46980
 DebugCore_JCLK         DebugCore_JCLK              24.316       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              23.486       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE           48.034       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.131       0.000              0           1048
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.104       0.000              0            549
 vin_clk_Inferred       vin_clk_Inferred             0.227       0.000              0          46980
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            582
 DebugCore_CAPTURE      DebugCore_JCLK              24.138       0.000              0             92
 DebugCore_JCLK         DebugCore_CAPTURE            0.566       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.586       0.000              0            185
 sys_clk                sys_clk                      4.188       0.000              0             25
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                    18.465       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred           998.329       0.000              0            526
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk                      1.456       0.000              0            185
 sys_clk                sys_clk                      0.244       0.000              0             25
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                        sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
                                                     0.190       0.000              0             88
 vin_clk_Inferred       vin_clk_Inferred             0.293       0.000              0            526
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             2.300       0.000              0            210
 sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred          9.800       0.000              0             97
 vin_clk_Inferred                                  499.430       0.000              0           7255
 DebugCore_JCLK                                     24.430       0.000              0            155
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.036
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.442       3.546         _N3208           
 CLMA_207_372/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_207_372/Q1                   tco                   0.203       3.749 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=99)       0.577       4.326         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [2]
 CLMS_201_391/Y1                   td                    0.179       4.505 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N119_1/gateop_perm/Y
                                   net (fanout=2)        0.406       4.911         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_207_378/COUT                 td                    0.281       5.192 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.192         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMA_207_384/Y0                   td                    0.068       5.260 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.443       5.703         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_207_372/Y1                   td                    0.224       5.927 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.388       6.315         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [2]
 CLMS_201_379/COUT                 td                    0.252       6.567 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.567         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_201_385/CIN                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.567         Logic Levels: 5  
                                                                                   Logic: 1.207ns(39.954%), Route: 1.814ns(60.046%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.372       8.036         _N3208           
 CLMS_201_385/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.481       8.517                          
 clock uncertainty                                      -0.050       8.467                          

 Setup time                                             -0.111       8.356                          

 Data required time                                                  8.356                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.356                          
 Data arrival time                                                   6.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.789                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  3.535
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.431       3.535         _N3208           
 CLMS_201_445/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMS_201_445/Q1                   tco                   0.203       3.738 r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.574       4.312         u_Top_Project/rd_en_Down_FIFO
 CLMA_201_432/CR1                  td                    0.286       4.598 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.392       4.990         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_201_438/COUT                 td                    0.281       5.271 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.271         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMA_201_444/Y1                   td                    0.135       5.406 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/gateop_perm/Y
                                   net (fanout=2)        0.388       5.794         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [4]
 CLMA_207_438/Y1                   td                    0.108       5.902 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.386       6.288         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [3]
 CLMS_201_433/COUT                 td                    0.252       6.540 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.540         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_201_439/CIN                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   6.540         Logic Levels: 5  
                                                                                   Logic: 1.265ns(42.097%), Route: 1.740ns(57.903%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.362       8.026         _N3208           
 CLMS_201_439/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.481       8.507                          
 clock uncertainty                                      -0.050       8.457                          

 Setup time                                             -0.111       8.346                          

 Data required time                                                  8.346                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.346                          
 Data arrival time                                                   6.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.806                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.048
  Launch Clock Delay      :  3.559
  Clock Pessimism Removal :  0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.455       3.559         _N3209           
 CLMA_273_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK

 CLMA_273_552/Q1                   tco                   0.203       3.762 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.582       4.344         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rptr [8]
 CLMA_267_540/Y1                   td                    0.219       4.563 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.389       4.952         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_273_540/COUT                 td                    0.281       5.233 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       5.233         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_273_546/Y0                   td                    0.068       5.301 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.250       5.551         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_273_534/Y3                   td                    0.212       5.763 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.407       6.170         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [2]
 CLMS_267_547/COUT                 td                    0.265       6.435 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       6.435         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_267_553/CIN                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.435         Logic Levels: 5  
                                                                                   Logic: 1.248ns(43.394%), Route: 1.628ns(56.606%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.384       8.048         _N3209           
 CLMS_267_553/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.440       8.488                          
 clock uncertainty                                      -0.050       8.438                          

 Setup time                                             -0.111       8.327                          

 Data required time                                                  8.327                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.327                          
 Data arrival time                                                   6.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.892                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.559
  Launch Clock Delay      :  3.049
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.385       3.049         _N3209           
 CLMA_267_558/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK

 CLMA_267_558/Q1                   tco                   0.158       3.207 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.279         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [8]
 CLMA_267_558/M3                                                           f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D

 Data arrival time                                                   3.279         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.455       3.559         _N3209           
 CLMA_267_558/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                        -0.509       3.050                          
 clock uncertainty                                       0.000       3.050                          

 Hold time                                               0.044       3.094                          

 Data required time                                                  3.094                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.094                          
 Data arrival time                                                   3.279                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.536
  Launch Clock Delay      :  3.026
  Clock Pessimism Removal :  -0.509

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.362       3.026         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK

 CLMA_201_438/Q1                   tco                   0.158       3.184 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.072       3.256         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [8]
 CLMA_201_438/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D

 Data arrival time                                                   3.256         Logic Levels: 0  
                                                                                   Logic: 0.158ns(68.696%), Route: 0.072ns(31.304%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.432       3.536         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                        -0.509       3.027                          
 clock uncertainty                                       0.000       3.027                          

 Hold time                                               0.043       3.070                          

 Data required time                                                  3.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.070                          
 Data arrival time                                                   3.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.537
  Launch Clock Delay      :  3.028
  Clock Pessimism Removal :  -0.440

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.364       3.028         _N3208           
 CLMA_195_433/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_195_433/Q0                   tco                   0.158       3.186 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.160       3.346         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMS_201_433/M3                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   3.346         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.433       3.537         _N3208           
 CLMS_201_433/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.440       3.097                          
 clock uncertainty                                       0.000       3.097                          

 Hold time                                               0.043       3.140                          

 Data required time                                                  3.140                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.140                          
 Data arrival time                                                   3.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.508
  Launch Clock Delay      :  4.105
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.487       4.105         _N3211           
 CLMA_21_912/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_912/Q2                    tco                   0.203       4.308 r       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.244       4.552         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_913/CR3                   td                    0.313       4.865 r       sys_reset_n_u0/N41_16/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.393       5.258         sys_reset_n_u0/_N21018
 CLMA_21_913/Y1                    td                    0.219       5.477 r       sys_reset_n_u0/N3_mux9/gateop_perm/Y
                                   net (fanout=4)        0.386       5.863         sys_reset_n_u0/N3
 CLMA_21_906/CECO                  td                    0.136       5.999 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       5.999         _N2301           
 CLMA_21_912/CECO                  td                    0.136       6.135 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       6.135         _N2300           
 CLMA_21_918/CECO                  td                    0.136       6.271 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ/CECO
                                   net (fanout=1)        0.000       6.271         _N2299           
 CLMA_21_924/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   6.271         Logic Levels: 5  
                                                                                   Logic: 1.143ns(52.770%), Route: 1.023ns(47.230%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.415      23.508         _N3210           
 CLMA_21_924/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.411      23.919                          
 clock uncertainty                                      -0.150      23.769                          

 Setup time                                             -0.226      23.543                          

 Data required time                                                 23.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.543                          
 Data arrival time                                                   6.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.272                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.184  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.508
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_27_906/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_27_906/Q3                    tco                   0.203       4.306 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.529       4.835         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt [7]
 CLMA_21_919/Y1                    td                    0.224       5.059 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N38_13/gateop_perm/Y
                                   net (fanout=14)       0.858       5.917         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52417
 CLMA_27_900/COUT                  td                    0.302       6.219 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.219         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [4]
 CLMA_27_906/COUT                  td                    0.085       6.304 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.304         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [8]
 CLMA_27_912/COUT                  td                    0.078       6.382 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.382         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [12]
 CLMA_27_918/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.382         Logic Levels: 4  
                                                                                   Logic: 0.892ns(39.140%), Route: 1.387ns(60.860%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.415      23.508         _N3210           
 CLMA_27_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.411      23.919                          
 clock uncertainty                                      -0.150      23.769                          

 Setup time                                             -0.111      23.658                          

 Data required time                                                 23.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.658                          
 Data arrival time                                                   6.382                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.276                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  4.113
  Clock Pessimism Removal :  0.613

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.477       4.113         _N3210           
 CLMA_51_936/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_51_936/Q2                    tco                   0.203       4.316 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.545       4.861         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMS_51_925/Y1                    td                    0.332       5.193 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=3)        0.395       5.588         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52571
 CLMA_45_918/Y2                    td                    0.074       5.662 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=16)       0.394       6.056         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_51_918/COUT                  td                    0.288       6.344 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.344         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMA_51_924/COUT                  td                    0.085       6.429 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.429         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMA_51_930/COUT                  td                    0.078       6.507 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.507         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMA_51_936/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   6.507         Logic Levels: 5  
                                                                                   Logic: 1.060ns(44.277%), Route: 1.334ns(55.723%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.407      23.500         _N3210           
 CLMA_51_936/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.613      24.113                          
 clock uncertainty                                      -0.150      23.963                          

 Setup time                                             -0.111      23.852                          

 Data required time                                                 23.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.852                          
 Data arrival time                                                   6.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.345                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.495
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.417       3.495         _N3211           
 CLMA_27_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_27_912/Q2                    tco                   0.158       3.653 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.144       3.797         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt [10]
 CLMA_27_912/COUT                  td                    0.057       3.854 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.854         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [12]
 CLMA_27_918/CIN                                                           f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.854         Logic Levels: 1  
                                                                                   Logic: 0.215ns(59.889%), Route: 0.144ns(40.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.484       4.120         _N3210           
 CLMA_27_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.411       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Hold time                                              -0.006       3.703                          

 Data required time                                                  3.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.703                          
 Data arrival time                                                   3.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMS_33_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMS_33_913/Q2                    tco                   0.158       3.652 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.160       3.812         i2c_config_m0/i2c_master_top_m0/byte_controller/i2c_al
 CLMA_33_918/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   3.812         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.483       4.119         _N3210           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.411       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.084       3.624                          

 Data required time                                                  3.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.624                          
 Data arrival time                                                   3.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.214  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMS_33_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMS_33_913/Q2                    tco                   0.158       3.652 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.160       3.812         i2c_config_m0/i2c_master_top_m0/byte_controller/i2c_al
 CLMS_33_919/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   3.812         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.483       4.119         _N3210           
 CLMS_33_919/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.411       3.708                          
 clock uncertainty                                       0.000       3.708                          

 Hold time                                              -0.084       3.624                          

 Data required time                                                  3.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.624                          
 Data arrival time                                                   3.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.188                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][9]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.480       3.500         _N3213           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q2                    tco                   0.203       3.703 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=271)      1.813       5.516         nt_vout_vs       
 CLMA_177_714/CR0                  td                    0.212       5.728 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5018)     1.235       6.963         u_Top_Project/u_algorithm_down/N1834
 CLMA_219_822/Y0                   td                    0.108       7.071 r       u_Top_Project/u_algorithm_down/N1801/gateop_perm/Y
                                   net (fanout=1924)     2.231       9.302         u_Top_Project/u_algorithm_down/N1801
 CLMA_117_919/Y0                   td                    0.074       9.376 r       u_Top_Project/u_algorithm_down/N2292/LUT6_inst_perm/L6
                                   net (fanout=24)       1.535      10.911         u_Top_Project/u_algorithm_down/N2292
 CLMS_201_895/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][9]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.911         Logic Levels: 3  
                                                                                   Logic: 0.597ns(8.056%), Route: 6.814ns(91.944%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.377     502.891         _N3213           
 CLMS_201_895/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][9]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.506     503.397                          
 clock uncertainty                                      -0.050     503.347                          

 Setup time                                             -0.226     503.121                          

 Data required time                                                503.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.121                          
 Data arrival time                                                  10.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.210                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][10]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.891
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.506

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.480       3.500         _N3213           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q2                    tco                   0.203       3.703 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=271)      1.813       5.516         nt_vout_vs       
 CLMA_177_714/CR0                  td                    0.212       5.728 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5018)     1.235       6.963         u_Top_Project/u_algorithm_down/N1834
 CLMA_219_822/Y0                   td                    0.108       7.071 r       u_Top_Project/u_algorithm_down/N1801/gateop_perm/Y
                                   net (fanout=1924)     2.231       9.302         u_Top_Project/u_algorithm_down/N1801
 CLMA_117_919/Y0                   td                    0.074       9.376 r       u_Top_Project/u_algorithm_down/N2292/LUT6_inst_perm/L6
                                   net (fanout=24)       1.535      10.911         u_Top_Project/u_algorithm_down/N2292
 CLMS_201_895/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][10]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.911         Logic Levels: 3  
                                                                                   Logic: 0.597ns(8.056%), Route: 6.814ns(91.944%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.377     502.891         _N3213           
 CLMS_201_895/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][10]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.506     503.397                          
 clock uncertainty                                      -0.050     503.347                          

 Setup time                                             -0.226     503.121                          

 Data required time                                                503.121                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.121                          
 Data arrival time                                                  10.911                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.210                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][4]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.902
  Launch Clock Delay      :  3.500
  Clock Pessimism Removal :  0.377

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.480       3.500         _N3213           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q2                    tco                   0.203       3.703 r       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=271)      1.813       5.516         nt_vout_vs       
 CLMA_177_714/CR0                  td                    0.212       5.728 r       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5018)     1.235       6.963         u_Top_Project/u_algorithm_down/N1834
 CLMA_219_822/Y0                   td                    0.108       7.071 r       u_Top_Project/u_algorithm_down/N1801/gateop_perm/Y
                                   net (fanout=1924)     2.231       9.302         u_Top_Project/u_algorithm_down/N1801
 CLMA_117_919/Y0                   td                    0.074       9.376 r       u_Top_Project/u_algorithm_down/N2292/LUT6_inst_perm/L6
                                   net (fanout=24)       1.388      10.764         u_Top_Project/u_algorithm_down/N2292
 CLMA_219_937/CE                                                           r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  10.764         Logic Levels: 3  
                                                                                   Logic: 0.597ns(8.219%), Route: 6.667ns(91.781%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.530     502.284         ntclkbufg_4      
 HCKB_213_1102/CLKOUT              td                    0.245     502.529 f       HCKBROUTE_889/CLKOUT
                                   net (fanout=12)       0.373     502.902         _N3217           
 CLMA_219_937/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[48][4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.377     503.279                          
 clock uncertainty                                      -0.050     503.229                          

 Setup time                                             -0.226     503.003                          

 Data required time                                                503.003                          
----------------------------------------------------------------------------------------------------
 Data required time                                                503.003                          
 Data arrival time                                                  10.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       492.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/count_hor[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/count_hor[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.353
  Launch Clock Delay      :  2.876
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.362     502.876         _N3213           
 CLMS_201_805/CLK                                                          f       u_Top_Project/u_algorithm_down/count_hor[3]/opit_0_inv_AQ_perm/CLK

 CLMS_201_805/Q1                   tco                   0.159     503.035 f       u_Top_Project/u_algorithm_down/count_hor[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.140     503.175         u_Top_Project/u_algorithm_down/count_hor [1]
 CLMS_201_805/B3                                                           f       u_Top_Project/u_algorithm_down/count_hor[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.175         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.431     503.353         _N3213           
 CLMS_201_805/CLK                                                          f       u_Top_Project/u_algorithm_down/count_hor[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.876                          
 clock uncertainty                                       0.000     502.876                          

 Hold time                                              -0.042     502.834                          

 Data required time                                                502.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.834                          
 Data arrival time                                                 503.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  2.890
  Clock Pessimism Removal :  -0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.376     502.890         _N3212           
 CLMA_261_655/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_261_655/Q1                   tco                   0.159     503.049 f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.140     503.189         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMA_261_655/B3                                                           f       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 503.189         Logic Levels: 0  
                                                                                   Logic: 0.159ns(53.177%), Route: 0.140ns(46.823%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.445     503.367         _N3212           
 CLMA_261_655/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.477     502.890                          
 clock uncertainty                                       0.000     502.890                          

 Hold time                                              -0.042     502.848                          

 Data required time                                                502.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.848                          
 Data arrival time                                                 503.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L6Q_perm/I4
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.453
  Launch Clock Delay      :  2.960
  Clock Pessimism Removal :  -0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729       0.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091       0.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746       1.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143       1.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515       2.352         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.245       2.597 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.363       2.960         _N3213           
 CLMS_207_781/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK

 CLMS_207_781/CR0                  tco                   0.173       3.133 f       u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/Q
                                   net (fanout=2)        0.140       3.273         u_CORES/u_debug_core_0/TRIG0_ff[1] [19]
 CLMS_207_781/B4                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.273         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.433       3.453         _N3213           
 CLMS_207_781/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.492       2.961                          
 clock uncertainty                                       0.000       2.961                          

 Hold time                                              -0.036       2.925                          

 Data required time                                                  2.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.925                          
 Data arrival time                                                   3.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.074
  Launch Clock Delay      :  4.045
  Clock Pessimism Removal :  0.935

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.443       4.045         _N3207           
 CLMS_267_715/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_267_715/CR0                  tco                   0.249       4.294 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.578       4.872         u_CORES/u_jtag_hub/data_ctrl
 CLMA_267_732/A0                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/I0

 Data arrival time                                                   4.872         Logic Levels: 0  
                                                                                   Logic: 0.249ns(30.109%), Route: 0.578ns(69.891%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.364      28.074         _N3207           
 CLMA_267_732/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.935      29.009                          
 clock uncertainty                                      -0.050      28.959                          

 Setup time                                             -0.287      28.672                          

 Data required time                                                 28.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.672                          
 Data arrival time                                                   4.872                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.800                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.076
  Launch Clock Delay      :  4.045
  Clock Pessimism Removal :  0.935

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.443       4.045         _N3207           
 CLMA_267_714/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_267_714/Q0                   tco                   0.203       4.248 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.514       4.762         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_267_720/C4                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   4.762         Logic Levels: 0  
                                                                                   Logic: 0.203ns(28.312%), Route: 0.514ns(71.688%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366      28.076         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.935      29.011                          
 clock uncertainty                                      -0.050      28.961                          

 Setup time                                             -0.156      28.805                          

 Data required time                                                 28.805                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.805                          
 Data arrival time                                                   4.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.076
  Launch Clock Delay      :  4.045
  Clock Pessimism Removal :  0.935

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.443       4.045         _N3207           
 CLMA_267_714/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_267_714/CR0                  tco                   0.249       4.294 r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.391       4.685         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_267_720/A4                                                           r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   4.685         Logic Levels: 0  
                                                                                   Logic: 0.249ns(38.906%), Route: 0.391ns(61.094%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807      26.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      26.950 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      27.465         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      27.710 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366      28.076         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.935      29.011                          
 clock uncertainty                                      -0.050      28.961                          

 Setup time                                             -0.155      28.806                          

 Data required time                                                 28.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.806                          
 Data arrival time                                                   4.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.121                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  3.194
  Clock Pessimism Removal :  -0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.924       1.924         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.582         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.827 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.367       3.194         _N3207           
 CLMA_249_732/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_249_732/CR0                  tco                   0.173       3.367 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=5)        0.140       3.507         u_CORES/u_debug_core_0/ram_radr [1]
 CLMA_249_732/B3                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.507         Logic Levels: 0  
                                                                                   Logic: 0.173ns(55.272%), Route: 0.140ns(44.728%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.437       4.039         _N3207           
 CLMA_249_732/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.844       3.195                          
 clock uncertainty                                       0.000       3.195                          

 Hold time                                              -0.043       3.152                          

 Data required time                                                  3.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.152                          
 Data arrival time                                                   3.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  3.185
  Clock Pessimism Removal :  -0.844

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.924       1.924         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.582         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.827 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.358       3.185         _N3207           
 CLMA_267_774/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK

 CLMA_267_774/CR1                  tco                   0.174       3.359 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/Q
                                   net (fanout=3)        0.144       3.503         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0]
 CLMA_267_774/C3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   3.503         Logic Levels: 0  
                                                                                   Logic: 0.174ns(54.717%), Route: 0.144ns(45.283%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.428       4.030         _N3207           
 CLMA_267_774/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.844       3.186                          
 clock uncertainty                                       0.000       3.186                          

 Hold time                                              -0.047       3.139                          

 Data required time                                                  3.139                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.139                          
 Data arrival time                                                   3.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  3.193
  Clock Pessimism Removal :  -0.775

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.924       1.924         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143       2.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.582         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245       2.827 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366       3.193         _N3207           
 CLMA_267_756/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK

 CLMA_267_756/Q1                   tco                   0.158       3.351 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/Q
                                   net (fanout=3)        0.253       3.604         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3]
 CLMA_273_774/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.604         Logic Levels: 0  
                                                                                   Logic: 0.158ns(38.443%), Route: 0.253ns(61.557%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.428       4.030         _N3207           
 CLMA_273_774/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.775       3.255                          
 clock uncertainty                                       0.000       3.255                          

 Hold time                                              -0.015       3.240                          

 Data required time                                                  3.240                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.240                          
 Data arrival time                                                   3.604                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.322      26.322         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.490 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.092         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.379 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.441      27.820         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_267_727/Q3                   tco                   0.203      28.023 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.276      28.299         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_267_732/Y2                   td                    0.229      28.528 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.450      28.978         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y3                   td                    0.096      29.074 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.474      29.548         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_261_708/CR0                  td                    0.212      29.760 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.747      30.507         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_249_739/CE                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.507         Logic Levels: 3  
                                                                                   Logic: 0.740ns(27.540%), Route: 1.947ns(72.460%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.924      51.924         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.582         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.827 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366      53.193         _N3207           
 CLMA_249_739/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.193                          
 clock uncertainty                                      -0.050      53.143                          

 Setup time                                             -0.226      52.917                          

 Data required time                                                 52.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.917                          
 Data arrival time                                                  30.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.322      26.322         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.490 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.092         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.379 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.441      27.820         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_267_727/Q3                   tco                   0.203      28.023 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.276      28.299         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_267_732/Y2                   td                    0.229      28.528 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.450      28.978         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y3                   td                    0.096      29.074 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.474      29.548         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_261_708/CR0                  td                    0.212      29.760 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.747      30.507         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_249_739/CE                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  30.507         Logic Levels: 3  
                                                                                   Logic: 0.740ns(27.540%), Route: 1.947ns(72.460%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.924      51.924         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.582         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.827 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366      53.193         _N3207           
 CLMA_249_739/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      53.193                          
 clock uncertainty                                      -0.050      53.143                          

 Setup time                                             -0.226      52.917                          

 Data required time                                                 52.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.917                          
 Data arrival time                                                  30.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.373  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.193
  Launch Clock Delay      :  2.820
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.322      26.322         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168      26.490 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602      27.092         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287      27.379 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.441      27.820         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_267_727/Q3                   tco                   0.203      28.023 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.276      28.299         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_267_732/Y2                   td                    0.229      28.528 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.450      28.978         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y3                   td                    0.096      29.074 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.474      29.548         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_261_708/CR0                  td                    0.212      29.760 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.747      30.507         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_249_739/CE                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  30.507         Logic Levels: 3  
                                                                                   Logic: 0.740ns(27.540%), Route: 1.947ns(72.460%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.924      51.924         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143      52.067 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515      52.582         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245      52.827 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366      53.193         _N3207           
 CLMA_249_739/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      53.193                          
 clock uncertainty                                      -0.050      53.143                          

 Setup time                                             -0.226      52.917                          

 Data required time                                                 52.917                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.917                          
 Data arrival time                                                  30.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.790  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  2.249
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.980      25.980         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.123 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.638         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.883 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.366      27.249         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_267_757/Q1                   tco                   0.158      27.407 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.157      27.564         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_267_751/D2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  27.564         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.437       4.039         _N3207           
 CLMS_267_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.039                          
 clock uncertainty                                       0.050       4.089                          

 Hold time                                              -0.088       4.001                          

 Data required time                                                  4.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.001                          
 Data arrival time                                                  27.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.790  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  2.249
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.980      25.980         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.123 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.638         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.883 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.366      27.249         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_267_757/Q1                   tco                   0.158      27.407 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.232      27.639         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_267_751/A5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.639         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.513%), Route: 0.232ns(59.487%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.437       4.039         _N3207           
 CLMS_267_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.039                          
 clock uncertainty                                       0.050       4.089                          

 Hold time                                              -0.020       4.069                          

 Data required time                                                  4.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.069                          
 Data arrival time                                                  27.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.790  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.039
  Launch Clock Delay      :  2.249
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.980      25.980         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143      26.123 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515      26.638         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245      26.883 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.366      27.249         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK

 CLMS_267_757/Q0                   tco                   0.158      27.407 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=4)        0.233      27.640         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMS_267_751/D4                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                  27.640         Logic Levels: 0  
                                                                                   Logic: 0.158ns(40.409%), Route: 0.233ns(59.591%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.545       2.545         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168       2.713 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.315         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287       3.602 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.437       4.039         _N3207           
 CLMS_267_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.039                          
 clock uncertainty                                       0.050       4.089                          

 Hold time                                              -0.036       4.053                          

 Data required time                                                  4.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.053                          
 Data arrival time                                                  27.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.587                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.789  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.255
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.433      79.044         _N3207           
 CLMA_267_732/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_732/Q0                   tco                   0.204      79.248 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.791      80.039         u_CORES/id_o [4] 
 CLMS_267_727/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  80.039         Logic Levels: 0  
                                                                                   Logic: 0.204ns(20.503%), Route: 0.791ns(79.497%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.980     125.980         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.123 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.638         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.883 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.372     127.255         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.255                          
 clock uncertainty                                      -0.050     127.205                          

 Setup time                                             -0.136     127.069                          

 Data required time                                                127.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.069                          
 Data arrival time                                                  80.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.792  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.252
  Launch Clock Delay      :  4.044
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.433      79.044         _N3207           
 CLMA_267_732/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_732/Q0                   tco                   0.204      79.248 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.783      80.031         u_CORES/id_o [4] 
 CLMS_267_739/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  80.031         Logic Levels: 0  
                                                                                   Logic: 0.204ns(20.669%), Route: 0.783ns(79.331%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.980     125.980         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.123 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.638         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.883 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.369     127.252         _N3205           
 CLMS_267_739/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.252                          
 clock uncertainty                                      -0.050     127.202                          

 Setup time                                             -0.136     127.066                          

 Data required time                                                127.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.066                          
 Data arrival time                                                  80.031                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.035                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.797  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.249
  Launch Clock Delay      :  4.046
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        2.554      77.554         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.168      77.722 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602      78.324         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.287      78.611 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.435      79.046         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_720/Q3                   tco                   0.204      79.250 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.656      79.906         u_CORES/id_o [1] 
 CLMS_267_757/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/D

 Data arrival time                                                  79.906         Logic Levels: 0  
                                                                                   Logic: 0.204ns(23.721%), Route: 0.656ns(76.279%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.980     125.980         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.143     126.123 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.515     126.638         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.245     126.883 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.366     127.249         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.249                          
 clock uncertainty                                      -0.050     127.199                          

 Setup time                                             -0.136     127.063                          

 Data required time                                                127.063                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.063                          
 Data arrival time                                                  79.906                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.157                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366     128.076         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_720/Q2                   tco                   0.159     128.235 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.144     128.379         u_CORES/conf_sel [0]
 CLMS_267_727/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 128.379         Logic Levels: 0  
                                                                                   Logic: 0.159ns(52.475%), Route: 0.144ns(47.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.322     126.322         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.490 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.092         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.379 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.441     127.820         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.820                          
 clock uncertainty                                       0.050     127.870                          

 Hold time                                              -0.064     127.806                          

 Data required time                                                127.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.806                          
 Data arrival time                                                 128.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366     128.076         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_720/Q2                   tco                   0.159     128.235 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.144     128.379         u_CORES/conf_sel [0]
 CLMS_267_727/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                 128.379         Logic Levels: 0  
                                                                                   Logic: 0.159ns(52.475%), Route: 0.144ns(47.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.322     126.322         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.490 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.092         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.379 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.441     127.820         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.820                          
 clock uncertainty                                       0.050     127.870                          

 Hold time                                              -0.064     127.806                          

 Data required time                                                127.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.806                          
 Data arrival time                                                 128.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.256  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.820
  Launch Clock Delay      :  3.076
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.807     126.807         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.143     126.950 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515     127.465         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.245     127.710 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.366     128.076         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_720/Q2                   tco                   0.159     128.235 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.144     128.379         u_CORES/conf_sel [0]
 CLMS_267_727/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                 128.379         Logic Levels: 0  
                                                                                   Logic: 0.159ns(52.475%), Route: 0.144ns(47.525%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        1.322     126.322         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.168     126.490 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.602     127.092         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.287     127.379 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.441     127.820         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.820                          
 clock uncertainty                                       0.050     127.870                          

 Hold time                                              -0.064     127.806                          

 Data required time                                                127.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.806                          
 Data arrival time                                                 128.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.573                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.185       4.288 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     3.290       7.578         sys_rst_n        
 CLMA_201_390/RSCO                 td                    0.094       7.672 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       7.672         _N84             
 CLMA_201_396/RSCO                 td                    0.075       7.747 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[7]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       7.747         _N83             
 CLMA_201_402/RSCO                 td                    0.075       7.822 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[21]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       7.822         _N82             
 CLMA_201_408/RSCO                 td                    0.075       7.897 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[12]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       7.897         _N81             
 CLMA_201_414/RSCO                 td                    0.075       7.972 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[20]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       7.972         _N80             
 CLMA_201_420/RSCO                 td                    0.075       8.047 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[4]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       8.047         _N79             
 CLMA_201_426/RSCO                 td                    0.075       8.122 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       8.122         _N78             
 CLMA_201_432/RSCO                 td                    0.075       8.197 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[4]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       8.197         _N77             
 CLMA_201_438/RSCI                                                         r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/RS

 Data arrival time                                                   8.197         Logic Levels: 8  
                                                                                   Logic: 0.804ns(19.638%), Route: 3.290ns(80.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.362       8.026         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.174       8.200                          
 clock uncertainty                                      -0.050       8.150                          

 Recovery time                                          -0.226       7.924                          

 Data required time                                                  7.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.924                          
 Data arrival time                                                   8.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.273                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.903  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.026
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.185       4.288 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     3.290       7.578         sys_rst_n        
 CLMA_201_390/RSCO                 td                    0.094       7.672 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       7.672         _N84             
 CLMA_201_396/RSCO                 td                    0.075       7.747 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[7]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       7.747         _N83             
 CLMA_201_402/RSCO                 td                    0.075       7.822 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[21]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       7.822         _N82             
 CLMA_201_408/RSCO                 td                    0.075       7.897 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[12]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       7.897         _N81             
 CLMA_201_414/RSCO                 td                    0.075       7.972 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[20]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       7.972         _N80             
 CLMA_201_420/RSCO                 td                    0.075       8.047 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[4]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       8.047         _N79             
 CLMA_201_426/RSCO                 td                    0.075       8.122 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       8.122         _N78             
 CLMA_201_432/RSCO                 td                    0.075       8.197 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[4]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       8.197         _N77             
 CLMA_201_438/RSCI                                                         r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS

 Data arrival time                                                   8.197         Logic Levels: 8  
                                                                                   Logic: 0.804ns(19.638%), Route: 3.290ns(80.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.362       8.026         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                         0.174       8.200                          
 clock uncertainty                                      -0.050       8.150                          

 Recovery time                                          -0.226       7.924                          

 Data required time                                                  7.924                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.924                          
 Data arrival time                                                   8.197                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.273                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.902  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.027
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.185       4.288 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     3.290       7.578         sys_rst_n        
 CLMA_201_390/RSCO                 td                    0.094       7.672 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       7.672         _N84             
 CLMA_201_396/RSCO                 td                    0.075       7.747 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[7]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       7.747         _N83             
 CLMA_201_402/RSCO                 td                    0.075       7.822 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[21]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       7.822         _N82             
 CLMA_201_408/RSCO                 td                    0.075       7.897 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[12]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       7.897         _N81             
 CLMA_201_414/RSCO                 td                    0.075       7.972 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[20]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       7.972         _N80             
 CLMA_201_420/RSCO                 td                    0.075       8.047 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[4]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       8.047         _N79             
 CLMA_201_426/RSCO                 td                    0.075       8.122 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       8.122         _N78             
 CLMA_201_432/RSCI                                                         r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   8.122         Logic Levels: 7  
                                                                                   Logic: 0.729ns(18.139%), Route: 3.290ns(81.861%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.363       8.027         _N3208           
 CLMA_201_432/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.174       8.201                          
 clock uncertainty                                      -0.050       8.151                          

 Recovery time                                          -0.226       7.925                          

 Data required time                                                  7.925                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.925                          
 Data arrival time                                                   8.122                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.197                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.113  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.555
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.158       3.652 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     2.038       5.690         sys_rst_n        
 CLMA_261_540/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.690         Logic Levels: 0  
                                                                                   Logic: 0.158ns(7.195%), Route: 2.038ns(92.805%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.451       3.555         _N3209           
 CLMA_261_540/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.174       3.381                          
 clock uncertainty                                       0.050       3.431                          

 Removal time                                           -0.064       3.367                          

 Data required time                                                  3.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.367                          
 Data arrival time                                                   5.690                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.323                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.158       3.652 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     2.100       5.752         sys_rst_n        
 CLMA_231_541/RS                                                           f       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.752         Logic Levels: 0  
                                                                                   Logic: 0.158ns(6.997%), Route: 2.100ns(93.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.445       3.549         _N3209           
 CLMA_231_541/CLK                                                          r       u_Top_Project/Up_FIFO_u/u_ipm_distributed_fifo_Up_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.174       3.375                          
 clock uncertainty                                       0.050       3.425                          

 Removal time                                           -0.064       3.361                          

 Data required time                                                  3.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.361                          
 Data arrival time                                                   5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.391                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Up_FIFO/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.119  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.549
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.174

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.158       3.652 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     2.100       5.752         sys_rst_n        
 CLMA_231_541/RS                                                           f       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Up_FIFO/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.752         Logic Levels: 0  
                                                                                   Logic: 0.158ns(6.997%), Route: 2.100ns(93.003%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.445       3.549         _N3209           
 CLMA_231_541/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/rd_en_Up_FIFO/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.174       3.375                          
 clock uncertainty                                       0.050       3.425                          

 Removal time                                           -0.064       3.361                          

 Data required time                                                  3.361                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.361                          
 Data arrival time                                                   5.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.391                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.448       3.552         _N3209           
 CLMA_249_534/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_534/CR1                  tco                   0.251       3.803 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=13)       0.703       4.506         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_516/RSCO                 td                    0.089       4.595 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       4.595         _N202            
 CLMA_249_522/RSCO                 td                    0.068       4.663 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       4.663         _N201            
 CLMA_249_528/RSCI                                                         f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.663         Logic Levels: 2  
                                                                                   Logic: 0.408ns(36.724%), Route: 0.703ns(63.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.377       8.041         _N3209           
 CLMA_249_528/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.481       8.522                          
 clock uncertainty                                      -0.050       8.472                          

 Recovery time                                          -0.125       8.347                          

 Data required time                                                  8.347                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.347                          
 Data arrival time                                                   4.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.029
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.434       3.538         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.251       3.789 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.713       4.502         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_207_414/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.502         Logic Levels: 0  
                                                                                   Logic: 0.251ns(26.037%), Route: 0.713ns(73.963%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.365       8.029         _N3208           
 CLMA_207_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[1]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.481       8.510                          
 clock uncertainty                                      -0.050       8.460                          

 Recovery time                                          -0.226       8.234                          

 Data required time                                                  8.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.234                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.029
  Launch Clock Delay      :  3.538
  Clock Pessimism Removal :  0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.434       3.538         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.251       3.789 r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.713       4.502         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_207_414/RS                                                           r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   4.502         Logic Levels: 0  
                                                                                   Logic: 0.251ns(26.037%), Route: 0.713ns(73.963%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       5.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       6.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       6.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       6.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       7.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       7.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.365       8.029         _N3208           
 CLMA_207_414/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/count[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.481       8.510                          
 clock uncertainty                                      -0.050       8.460                          

 Recovery time                                          -0.226       8.234                          

 Data required time                                                  8.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.234                          
 Data arrival time                                                   4.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.028
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.364       3.028         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.174       3.202 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.139       3.341         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_207_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.341         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.591%), Route: 0.139ns(44.409%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.434       3.538         _N3208           
 CLMS_207_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.481       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Removal time                                           -0.064       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.028
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.364       3.028         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.174       3.202 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.139       3.341         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_207_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q/RS

 Data arrival time                                                   3.341         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.591%), Route: 0.139ns(44.409%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.434       3.538         _N3208           
 CLMS_207_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q/CLK
 clock pessimism                                        -0.481       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Removal time                                           -0.064       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.538
  Launch Clock Delay      :  3.028
  Clock Pessimism Removal :  -0.481

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.746       1.761         sys_clk          
 USCM_215_576/CLKOUT               td                    0.143       1.904 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.419         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.245       2.664 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.364       3.028         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.174       3.202 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.139       3.341         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_207_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.341         Logic Levels: 0  
                                                                                   Logic: 0.174ns(55.591%), Route: 0.139ns(44.409%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.434       3.538         _N3208           
 CLMS_207_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.481       3.057                          
 clock uncertainty                                       0.000       3.057                          

 Removal time                                           -0.064       2.993                          

 Data required time                                                  2.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.993                          
 Data arrival time                                                   3.341                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.348                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.185       4.288 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.703       4.991         sys_rst_n        
 CLMA_51_876/RSCO                  td                    0.094       5.085 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[41][12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.085         _N58             
 CLMA_51_882/RSCO                  td                    0.075       5.160 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.160         _N57             
 CLMA_51_888/RSCO                  td                    0.075       5.235 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[32][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.235         _N56             
 CLMA_51_894/RSCO                  td                    0.075       5.310 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[36][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.310         _N55             
 CLMA_51_900/RSCO                  td                    0.075       5.385 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[43][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.385         _N54             
 CLMA_51_906/RSCO                  td                    0.075       5.460 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[37][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.460         _N53             
 CLMA_51_912/RSCO                  td                    0.075       5.535 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.535         _N52             
 CLMA_51_918/RSCO                  td                    0.075       5.610 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.610         _N51             
 CLMA_51_924/RSCO                  td                    0.075       5.685 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.685         _N50             
 CLMA_51_930/RSCO                  td                    0.075       5.760 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.760         _N49             
 CLMA_51_936/RSCO                  td                    0.075       5.835 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.835         _N48             
 CLMA_51_942/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.835         Logic Levels: 11 
                                                                                   Logic: 1.029ns(59.411%), Route: 0.703ns(40.589%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.406      23.499         _N3210           
 CLMA_51_942/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.910                          
 clock uncertainty                                      -0.150      23.760                          

 Recovery time                                          -0.226      23.534                          

 Data required time                                                 23.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.534                          
 Data arrival time                                                   5.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.699                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.193  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.185       4.288 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.703       4.991         sys_rst_n        
 CLMA_51_876/RSCO                  td                    0.094       5.085 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[41][12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.085         _N58             
 CLMA_51_882/RSCO                  td                    0.075       5.160 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.160         _N57             
 CLMA_51_888/RSCO                  td                    0.075       5.235 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[32][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.235         _N56             
 CLMA_51_894/RSCO                  td                    0.075       5.310 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[36][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.310         _N55             
 CLMA_51_900/RSCO                  td                    0.075       5.385 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[43][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.385         _N54             
 CLMA_51_906/RSCO                  td                    0.075       5.460 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[37][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.460         _N53             
 CLMA_51_912/RSCO                  td                    0.075       5.535 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.535         _N52             
 CLMA_51_918/RSCO                  td                    0.075       5.610 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.610         _N51             
 CLMA_51_924/RSCO                  td                    0.075       5.685 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.685         _N50             
 CLMA_51_930/RSCO                  td                    0.075       5.760 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       5.760         _N49             
 CLMA_51_936/RSCO                  td                    0.075       5.835 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       5.835         _N48             
 CLMA_51_942/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.835         Logic Levels: 11 
                                                                                   Logic: 1.029ns(59.411%), Route: 0.703ns(40.589%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.406      23.499         _N3210           
 CLMA_51_942/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.910                          
 clock uncertainty                                      -0.150      23.760                          

 Recovery time                                          -0.226      23.534                          

 Data required time                                                 23.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.534                          
 Data arrival time                                                   5.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.699                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.501
  Launch Clock Delay      :  4.103
  Clock Pessimism Removal :  0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       3.331         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.287       3.618 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.485       4.103         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.185       4.288 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.445       4.733         sys_rst_n        
 CLMS_33_865/RSCO                  td                    0.094       4.827 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.827         _N40             
 CLMS_33_871/RSCO                  td                    0.075       4.902 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[32][12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.902         _N39             
 CLMS_33_877/RSCO                  td                    0.075       4.977 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       4.977         _N38             
 CLMS_33_883/RSCO                  td                    0.075       5.052 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[44][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.052         _N37             
 CLMS_33_889/RSCO                  td                    0.075       5.127 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[43][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       5.127         _N36             
 CLMS_33_895/RSCO                  td                    0.075       5.202 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[34][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.202         _N35             
 CLMS_33_901/RSCO                  td                    0.075       5.277 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[47][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.277         _N34             
 CLMS_33_907/RSCO                  td                    0.075       5.352 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[38][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       5.352         _N33             
 CLMS_33_913/RSCO                  td                    0.075       5.427 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.427         _N32             
 CLMS_33_919/RSCO                  td                    0.075       5.502 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       5.502         _N31             
 CLMS_33_925/RSCO                  td                    0.075       5.577 r       lut_hdmi_m0/N35_5/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.577         _N30             
 CLMS_33_931/RSCO                  td                    0.075       5.652 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       5.652         _N29             
 CLMS_33_937/RSCO                  td                    0.075       5.727 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.727         _N28             
 CLMS_33_943/RSCO                  td                    0.075       5.802 r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.802         _N27             
 CLMS_33_949/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.802         Logic Levels: 14 
                                                                                   Logic: 1.254ns(73.808%), Route: 0.445ns(26.192%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828      20.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091      21.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487      21.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031      21.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642      22.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143      22.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.530      22.848         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.245      23.093 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.408      23.501         _N3210           
 CLMS_33_949/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.411      23.912                          
 clock uncertainty                                      -0.150      23.762                          

 Recovery time                                          -0.226      23.536                          

 Data required time                                                 23.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.536                          
 Data arrival time                                                   5.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.734                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.158       3.652 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.280       3.932         sys_rst_n        
 CLMA_21_925/RS                                                            f       i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.073%), Route: 0.280ns(63.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.484       4.120         _N3210           
 CLMA_21_925/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Removal time                                           -0.064       3.645                          

 Data required time                                                  3.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.645                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.158       3.652 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.280       3.932         sys_rst_n        
 CLMA_21_925/RS                                                            f       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.073%), Route: 0.280ns(63.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.484       4.120         _N3210           
 CLMA_21_925/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.411       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Removal time                                           -0.064       3.645                          

 Data required time                                                  3.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.645                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.120
  Launch Clock Delay      :  3.494
  Clock Pessimism Removal :  -0.411

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.828       0.924 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.924         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.091       1.015 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.487       1.502         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.031       1.533 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       2.175         clk_50m          
 USCM_215_579/CLKOUT               td                    0.143       2.318 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.515       2.833         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.245       3.078 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.416       3.494         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.158       3.652 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.280       3.932         sys_rst_n        
 CLMA_21_925/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.932         Logic Levels: 0  
                                                                                   Logic: 0.158ns(36.073%), Route: 0.280ns(63.927%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.573       1.744         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.064       1.808 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       2.561         clk_50m          
 USCM_215_579/CLKOUT               td                    0.168       2.729 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.620       3.349         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.287       3.636 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.484       4.120         _N3210           
 CLMA_21_925/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.411       3.709                          
 clock uncertainty                                       0.000       3.709                          

 Removal time                                           -0.064       3.645                          

 Data required time                                                  3.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.645                          
 Data arrival time                                                   3.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.955
  Launch Clock Delay      :  3.470
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.450       3.470         _N3213           
 CLMS_159_685/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_159_685/Q3                   tco                   0.185       3.655 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=166)      1.634       5.289         u_CORES/u_debug_core_0/resetn
 CLMA_291_744/RSCO                 td                    0.094       5.383 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.383         _N2283           
 CLMA_291_750/RSCO                 td                    0.075       5.458 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.458         _N2282           
 CLMA_291_756/RSCO                 td                    0.075       5.533 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.533         _N2281           
 CLMA_291_768/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.533         Logic Levels: 3  
                                                                                   Logic: 0.429ns(20.795%), Route: 1.634ns(79.205%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.358    1002.955         _N3212           
 CLMA_291_768/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.249                          
 clock uncertainty                                      -0.050    1003.199                          

 Recovery time                                          -0.226    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   5.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.955
  Launch Clock Delay      :  3.470
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.450       3.470         _N3213           
 CLMS_159_685/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_159_685/Q3                   tco                   0.185       3.655 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=166)      1.634       5.289         u_CORES/u_debug_core_0/resetn
 CLMA_291_744/RSCO                 td                    0.094       5.383 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.383         _N2283           
 CLMA_291_750/RSCO                 td                    0.075       5.458 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.458         _N2282           
 CLMA_291_756/RSCO                 td                    0.075       5.533 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       5.533         _N2281           
 CLMA_291_768/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   5.533         Logic Levels: 3  
                                                                                   Logic: 0.429ns(20.795%), Route: 1.634ns(79.205%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.358    1002.955         _N3212           
 CLMA_291_768/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.294    1003.249                          
 clock uncertainty                                      -0.050    1003.199                          

 Recovery time                                          -0.226    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   5.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.440                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.221  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.955
  Launch Clock Delay      :  3.470
  Clock Pessimism Removal :  0.294

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.450       3.470         _N3213           
 CLMS_159_685/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_159_685/Q3                   tco                   0.185       3.655 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=166)      1.501       5.156         u_CORES/u_debug_core_0/resetn
 CLMA_285_738/RSCO                 td                    0.094       5.250 r       u_CORES/u_debug_core_0/u_Storage_Condition/N375/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       5.250         _N2275           
 CLMA_285_744/RSCO                 td                    0.075       5.325 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.325         _N2274           
 CLMA_285_750/RSCO                 td                    0.075       5.400 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       5.400         _N2273           
 CLMA_285_756/RSCO                 td                    0.075       5.475 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       5.475         _N2272           
 CLMA_285_768/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.475         Logic Levels: 4  
                                                                                   Logic: 0.504ns(25.137%), Route: 1.501ns(74.863%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.729    1000.857 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.857         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091    1000.948 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746    1001.694         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143    1001.837 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515    1002.352         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.245    1002.597 r       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.358    1002.955         _N3212           
 CLMA_285_768/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.294    1003.249                          
 clock uncertainty                                      -0.050    1003.199                          

 Recovery time                                          -0.226    1002.973                          

 Data required time                                               1002.973                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.973                          
 Data arrival time                                                   5.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  2.888
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.374     502.888         _N3214           
 CLMA_195_565/CLK                                                          f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_195_565/Q1                   tco                   0.159     503.047 f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=60)       0.279     503.326         u_Top_Project/u_algorithm_up/resetn_GetMax
 CLMA_201_588/RS                                                           f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.326         Logic Levels: 0  
                                                                                   Logic: 0.159ns(36.301%), Route: 0.279ns(63.699%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.446     503.368         _N3214           
 CLMA_201_588/CLK                                                          f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.960                          
 clock uncertainty                                       0.000     502.960                          

 Removal time                                           -0.063     502.897                          

 Data required time                                                502.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.897                          
 Data arrival time                                                 503.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[7]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.368
  Launch Clock Delay      :  2.888
  Clock Pessimism Removal :  -0.408

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.374     502.888         _N3214           
 CLMA_195_565/CLK                                                          f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_195_565/Q1                   tco                   0.159     503.047 f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=60)       0.279     503.326         u_Top_Project/u_algorithm_up/resetn_GetMax
 CLMA_201_588/RS                                                           f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.326         Logic Levels: 0  
                                                                                   Logic: 0.159ns(36.301%), Route: 0.279ns(63.699%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.446     503.368         _N3214           
 CLMA_201_588/CLK                                                          f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.408     502.960                          
 clock uncertainty                                       0.000     502.960                          

 Removal time                                           -0.063     502.897                          

 Data required time                                                502.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.897                          
 Data arrival time                                                 503.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[18]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.369
  Launch Clock Delay      :  2.888
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.646     500.774 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.774         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.091     500.865 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.746     501.611         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.143     501.754 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.515     502.269         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.245     502.514 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.374     502.888         _N3214           
 CLMA_195_565/CLK                                                          f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_195_565/Q1                   tco                   0.159     503.047 f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=60)       0.261     503.308         u_Top_Project/u_algorithm_up/resetn_GetMax
 CLMS_189_583/RS                                                           f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[18]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 503.308         Logic Levels: 0  
                                                                                   Logic: 0.159ns(37.857%), Route: 0.261ns(62.143%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.756     500.884 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.884         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105     500.989 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876     501.865         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168     502.033 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602     502.635         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.287     502.922 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.447     503.369         _N3214           
 CLMS_189_583/CLK                                                          f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[18]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.451     502.918                          
 clock uncertainty                                       0.000     502.918                          

 Removal time                                           -0.063     502.855                          

 Data required time                                                502.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.855                          
 Data arrival time                                                 503.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.970       1.066 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       1.066         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.105       1.171 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.876       2.047         sys_clk          
 USCM_215_576/CLKOUT               td                    0.168       2.215 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.602       2.817         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.287       3.104 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.445       3.549         _N3209           
 CLMA_243_528/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_243_528/Q2                   tco                   0.203       3.752 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.542       4.294         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_249_534/Y1                   td                    0.229       4.523 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        2.339       6.862         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    1.172       8.034 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       8.034         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    2.410      10.444 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116      10.560         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                  10.560         Logic Levels: 3  
                                                                                   Logic: 4.014ns(57.253%), Route: 2.997ns(42.747%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[17]/opit_0_inv/CLK
Endpoint    : vout_data[17] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.458       3.478         _N3213           
 CLMA_159_876/CLK                                                          r       vin_data_d2[17]/opit_0_inv/CLK

 CLMA_159_876/Q3                   tco                   0.185       3.663 f       vin_data_d2[17]/opit_0_inv/Q
                                   net (fanout=18)       3.672       7.335         nt_vout_data[17] 
 IOLHR_16_336/DO_P                 td                    1.172       8.507 f       vout_data_obuf[17]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.507         vout_data_obuf[17]/ntO
 IOBS_0_336/PAD                    td                    1.728      10.235 f       vout_data_obuf[17]/opit_0/O
                                   net (fanout=1)        0.132      10.367         vout_data[17]    
 P26                                                                       f       vout_data[17] (port)

 Data arrival time                                                  10.367         Logic Levels: 2  
                                                                                   Logic: 3.085ns(44.782%), Route: 3.804ns(55.218%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[5]/opit_0_inv/CLK
Endpoint    : vout_data[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.854       0.982 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.105       1.087 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.876       1.963         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.168       2.131 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.602       2.733         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.287       3.020 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.441       3.461         _N3213           
 CLMA_159_780/CLK                                                          r       vin_data_d2[5]/opit_0_inv/CLK

 CLMA_159_780/Q0                   tco                   0.185       3.646 f       vin_data_d2[5]/opit_0_inv/Q
                                   net (fanout=18)       3.334       6.980         nt_vout_data[5]  
 IOLHR_16_414/DO_P                 td                    1.172       8.152 f       vout_data_obuf[5]/opit_1/DO_P
                                   net (fanout=1)        0.000       8.152         vout_data_obuf[5]/ntO
 IOBD_0_414/PAD                    td                    2.100      10.252 f       vout_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.085      10.337         vout_data[5]     
 P19                                                                       f       vout_data[5] (port)

 Data arrival time                                                  10.337         Logic Levels: 2  
                                                                                   Logic: 3.457ns(50.276%), Route: 3.419ns(49.724%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.283       1.146         nt_rst_n         
 CLMA_21_913/RS                                                            f       sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.146         Logic Levels: 2  
                                                                                   Logic: 0.737ns(64.311%), Route: 0.409ns(35.689%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.646       0.801 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.801         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.091       0.892 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.306       1.198         nt_vin_vs        
 CLMA_21_642/M0                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   1.198         Logic Levels: 2  
                                                                                   Logic: 0.737ns(61.519%), Route: 0.461ns(38.481%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.646       0.772 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.772         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.091       0.863 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.376       1.239         nt_rst_n         
 CLMA_21_900/RS                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   1.239         Logic Levels: 2  
                                                                                   Logic: 0.737ns(59.483%), Route: 0.502ns(40.517%)
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.353
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.288       2.353         _N3208           
 CLMS_201_445/CLK                                                          r       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/CLK

 CLMS_201_445/Q1                   tco                   0.125       2.478 f       u_Top_Project/u_Left_Down_FIFO_control/rd_en_Down_FIFO/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.326       2.804         u_Top_Project/rd_en_Down_FIFO
 CLMA_201_432/CR1                  td                    0.169       2.973 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[1]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.234       3.207         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2
 CLMA_201_438/COUT                 td                    0.193       3.400 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.400         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/_N2162
 CLMA_201_444/Y1                   td                    0.087       3.487 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N160_3_5/gateop_perm/Y
                                   net (fanout=2)        0.232       3.719         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rbnext [4]
 CLMA_207_438/Y1                   td                    0.070       3.789 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.232       4.021         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rgnext [3]
 CLMS_201_433/COUT                 td                    0.193       4.214 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.214         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_201_439/CIN                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CIN

 Data arrival time                                                   4.214         Logic Levels: 5  
                                                                                   Logic: 0.837ns(44.976%), Route: 1.024ns(55.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.240       7.001         _N3208           
 CLMS_201_439/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ/CLK
 clock pessimism                                         0.337       7.338                          
 clock uncertainty                                      -0.050       7.288                          

 Setup time                                             -0.047       7.241                          

 Data required time                                                  7.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.241                          
 Data arrival time                                                   4.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.011
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.299       2.364         _N3208           
 CLMA_207_372/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_207_372/Q1                   tco                   0.125       2.489 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=99)       0.347       2.836         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/rd_addr [2]
 CLMS_201_391/Y1                   td                    0.100       2.936 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N119_1/gateop_perm/Y
                                   net (fanout=2)        0.243       3.179         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_207_378/COUT                 td                    0.193       3.372 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.372         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/_N592
 CLMA_207_384/Y0                   td                    0.037       3.409 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N160_3_4/gateop_perm/Y
                                   net (fanout=2)        0.252       3.661         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rbnext [3]
 CLMA_207_372/Y1                   td                    0.122       3.783 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[2]/opit_0_inv_L6Q_LUT6DQL5_perm/L6
                                   net (fanout=1)        0.232       4.015         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/rgnext [2]
 CLMS_201_379/COUT                 td                    0.193       4.208 f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.208         u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_201_385/CIN                                                          f       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.208         Logic Levels: 5  
                                                                                   Logic: 0.770ns(41.757%), Route: 1.074ns(58.243%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.250       7.011         _N3208           
 CLMS_201_385/CLK                                                          r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337       7.348                          
 clock uncertainty                                      -0.050       7.298                          

 Setup time                                             -0.047       7.251                          

 Data required time                                                  7.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.251                          
 Data arrival time                                                   4.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.043                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.024
  Launch Clock Delay      :  2.377
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.312       2.377         _N3209           
 CLMA_273_552/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/CLK

 CLMA_273_552/Q1                   tco                   0.125       2.502 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.319       2.821         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rptr [8]
 CLMA_267_540/Y1                   td                    0.147       2.968 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N114_5/gateop_perm/Y
                                   net (fanout=2)        0.230       3.198         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbin [2]
 CLMA_273_540/COUT                 td                    0.193       3.391 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       3.391         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/_N1106
 CLMA_273_546/Y3                   td                    0.140       3.531 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N160_3_7/gateop_perm/Y
                                   net (fanout=2)        0.230       3.761         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rbnext [6]
 CLMA_261_547/Y1                   td                    0.066       3.827 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[5]/opit_0_inv_L6Q_perm/L6
                                   net (fanout=1)        0.160       3.987         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rgnext [5]
 CLMS_267_547/COUT                 td                    0.197       4.184 f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.eq_3/gateop_perm/COUT
                                   net (fanout=1)        0.000       4.184         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/N246.co [6]
 CLMS_267_553/CIN                                                          f       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.184         Logic Levels: 5  
                                                                                   Logic: 0.868ns(48.035%), Route: 0.939ns(51.965%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.263       7.024         _N3209           
 CLMS_267_553/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_rempty/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.304       7.328                          
 clock uncertainty                                      -0.050       7.278                          

 Setup time                                             -0.047       7.231                          

 Data required time                                                  7.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.231                          
 Data arrival time                                                   4.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.047                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.377
  Launch Clock Delay      :  2.025
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.264       2.025         _N3209           
 CLMA_267_558/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK

 CLMA_267_558/Q1                   tco                   0.103       2.128 r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.055       2.183         u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [8]
 CLMA_267_558/M3                                                           r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D

 Data arrival time                                                   2.183         Logic Levels: 0  
                                                                                   Logic: 0.103ns(65.190%), Route: 0.055ns(34.810%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.312       2.377         _N3209           
 CLMA_267_558/CLK                                                          r       u_Top_Project/Right_FIFO_u/u_ipm_distributed_fifo_Right_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                        -0.352       2.025                          
 clock uncertainty                                       0.000       2.025                          

 Hold time                                               0.027       2.052                          

 Data required time                                                  2.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.052                          
 Data arrival time                                                   2.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.354
  Launch Clock Delay      :  2.001
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.240       2.001         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK

 CLMA_201_438/Q1                   tco                   0.103       2.104 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/Q
                                   net (fanout=1)        0.056       2.160         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [8]
 CLMA_201_438/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/D

 Data arrival time                                                   2.160         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.289       2.354         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                        -0.352       2.002                          
 clock uncertainty                                       0.000       2.002                          

 Hold time                                               0.026       2.028                          

 Data required time                                                  2.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.028                          
 Data arrival time                                                   2.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.355
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.243       2.004         _N3208           
 CLMA_195_433/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/CLK

 CLMA_195_433/Q0                   tco                   0.103       2.107 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[6]/opit_0_inv/Q
                                   net (fanout=1)        0.119       2.226         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr1 [6]
 CLMS_201_433/M3                                                           r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/D

 Data arrival time                                                   2.226         Logic Levels: 0  
                                                                                   Logic: 0.103ns(46.396%), Route: 0.119ns(53.604%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.290       2.355         _N3208           
 CLMS_201_433/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[6]/opit_0_inv/CLK
 clock pessimism                                        -0.304       2.051                          
 clock uncertainty                                       0.000       2.051                          

 Hold time                                               0.026       2.077                          

 Data required time                                                  2.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.077                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.340
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_27_906/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_27_906/Q3                    tco                   0.125       2.898 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.316       3.214         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt [7]
 CLMA_21_919/Y1                    td                    0.122       3.336 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N38_13/gateop_perm/Y
                                   net (fanout=14)       0.507       3.843         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52417
 CLMA_27_900/COUT                  td                    0.201       4.044 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.044         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [4]
 CLMA_27_906/COUT                  td                    0.056       4.100 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.100         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [8]
 CLMA_27_912/COUT                  td                    0.046       4.146 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.146         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [12]
 CLMA_27_918/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.146         Logic Levels: 4  
                                                                                   Logic: 0.550ns(40.058%), Route: 0.823ns(59.942%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.295      22.340         _N3210           
 CLMA_27_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.297      22.637                          
 clock uncertainty                                      -0.150      22.487                          

 Setup time                                             -0.057      22.430                          

 Data required time                                                 22.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.430                          
 Data arrival time                                                   4.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.284                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK
Endpoint    : sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.139  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.340
  Launch Clock Delay      :  2.776
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.347       2.776         _N3211           
 CLMA_21_912/CLK                                                           r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CLK

 CLMA_21_912/Q2                    tco                   0.125       2.901 f       sys_reset_n_u0/timer_cnt[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.147       3.048         sys_reset_n_u0/timer_cnt [6]
 CLMA_21_913/CR3                   td                    0.184       3.232 f       sys_reset_n_u0/N41_16/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.229       3.461         sys_reset_n_u0/_N21018
 CLMA_21_913/Y1                    td                    0.129       3.590 r       sys_reset_n_u0/N3_mux9/gateop_perm/Y
                                   net (fanout=4)        0.215       3.805         sys_reset_n_u0/N3
 CLMA_21_906/CECO                  td                    0.088       3.893 r       sys_reset_n_u0/timer_cnt[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.893         _N2301           
 CLMA_21_912/CECO                  td                    0.088       3.981 r       sys_reset_n_u0/timer_cnt[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000       3.981         _N2300           
 CLMA_21_918/CECO                  td                    0.088       4.069 r       sys_reset_n_u0/timer_cnt[11]/opit_0_inv_AQ/CECO
                                   net (fanout=1)        0.000       4.069         _N2299           
 CLMA_21_924/CECI                                                          r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                   4.069         Logic Levels: 5  
                                                                                   Logic: 0.702ns(54.292%), Route: 0.591ns(45.708%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.295      22.340         _N3210           
 CLMA_21_924/CLK                                                           r       sys_reset_n_u0/timer_cnt[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.297      22.637                          
 clock uncertainty                                      -0.150      22.487                          

 Setup time                                             -0.116      22.371                          

 Data required time                                                 22.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.371                          
 Data arrival time                                                   4.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.302                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.333
  Launch Clock Delay      :  2.775
  Clock Pessimism Removal :  0.442

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.336       2.775         _N3210           
 CLMA_51_936/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_51_936/Q2                    tco                   0.125       2.900 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.307       3.207         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt [14]
 CLMS_51_925/Y1                    td                    0.198       3.405 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_15/gateop_perm/Y
                                   net (fanout=3)        0.236       3.641         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/_N52571
 CLMA_45_918/Y2                    td                    0.040       3.681 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11_16/LUT6_inst_perm/L6
                                   net (fanout=16)       0.237       3.918         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N11
 CLMA_51_918/COUT                  td                    0.198       4.116 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.116         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4]
 CLMA_51_924/COUT                  td                    0.056       4.172 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.172         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8]
 CLMA_51_930/COUT                  td                    0.046       4.218 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       4.218         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12]
 CLMA_51_936/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   4.218         Logic Levels: 5  
                                                                                   Logic: 0.663ns(45.946%), Route: 0.780ns(54.054%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.288      22.333         _N3210           
 CLMA_51_936/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.442      22.775                          
 clock uncertainty                                      -0.150      22.625                          

 Setup time                                             -0.057      22.568                          

 Data required time                                                 22.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.568                          
 Data arrival time                                                   4.218                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.350                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  2.334
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.297       2.334         _N3211           
 CLMA_27_912/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/CLK

 CLMA_27_912/Q2                    tco                   0.109       2.443 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.103       2.546         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt [10]
 CLMA_27_912/COUT                  td                    0.029       2.575 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.575         i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [12]
 CLMA_27_918/CIN                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[12]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.575         Logic Levels: 1  
                                                                                   Logic: 0.138ns(57.261%), Route: 0.103ns(42.739%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.343       2.782         _N3210           
 CLMA_27_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt[13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.297       2.485                          
 clock uncertainty                                       0.000       2.485                          

 Hold time                                              -0.014       2.471                          

 Data required time                                                  2.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.471                          
 Data arrival time                                                   2.575                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.104                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.781
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMS_33_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMS_33_913/Q2                    tco                   0.109       2.442 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.112       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/i2c_al
 CLMA_33_918/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.342       2.781         _N3210           
 CLMA_33_918/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_9/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.297       2.484                          
 clock uncertainty                                       0.000       2.484                          

 Hold time                                              -0.049       2.435                          

 Data required time                                                  2.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.435                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/I2
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.781
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMS_33_913/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/CLK

 CLMS_33_913/Q2                    tco                   0.109       2.442 f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=36)       0.112       2.554         i2c_config_m0/i2c_master_top_m0/byte_controller/i2c_al
 CLMS_33_919/A2                                                            f       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.554         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.342       2.781         _N3210           
 CLMS_33_919/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.297       2.484                          
 clock uncertainty                                       0.000       2.484                          

 Hold time                                              -0.049       2.435                          

 Data required time                                                  2.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.435                          
 Data arrival time                                                   2.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.119                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[25][13]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.992
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.339       2.396         _N3213           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q2                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=271)      1.138       3.659         nt_vout_vs       
 CLMA_177_714/CR0                  td                    0.131       3.790 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5018)     0.793       4.583         u_Top_Project/u_algorithm_down/N1834
 CLMA_219_822/Y0                   td                    0.070       4.653 f       u_Top_Project/u_algorithm_down/N1801/gateop_perm/Y
                                   net (fanout=1924)     1.246       5.899         u_Top_Project/u_algorithm_down/N1801
 CLMS_291_835/Y3                   td                    0.100       5.999 f       u_Top_Project/u_algorithm_down/N2637/LUT6_inst_perm/L6
                                   net (fanout=24)       0.984       6.983         u_Top_Project/u_algorithm_down/N2637
 CLMA_333_895/CE                                                           f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[25][13]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.983         Logic Levels: 3  
                                                                                   Logic: 0.426ns(9.287%), Route: 4.161ns(90.713%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.238     501.992         _N3212           
 CLMA_333_895/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[25][13]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.200                          
 clock uncertainty                                      -0.050     502.150                          

 Setup time                                             -0.072     502.078                          

 Data required time                                                502.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.078                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.095                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_down/RGB_hor_up_min[25][22]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.196  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.992
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.339       2.396         _N3213           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q2                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=271)      1.138       3.659         nt_vout_vs       
 CLMA_177_714/CR0                  td                    0.131       3.790 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5018)     0.793       4.583         u_Top_Project/u_algorithm_down/N1834
 CLMA_219_822/Y0                   td                    0.070       4.653 f       u_Top_Project/u_algorithm_down/N1801/gateop_perm/Y
                                   net (fanout=1924)     1.246       5.899         u_Top_Project/u_algorithm_down/N1801
 CLMS_291_835/Y3                   td                    0.100       5.999 f       u_Top_Project/u_algorithm_down/N2637/LUT6_inst_perm/L6
                                   net (fanout=24)       0.984       6.983         u_Top_Project/u_algorithm_down/N2637
 CLMA_333_895/CE                                                           f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[25][22]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   6.983         Logic Levels: 3  
                                                                                   Logic: 0.426ns(9.287%), Route: 4.161ns(90.713%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.238     501.992         _N3212           
 CLMA_333_895/CLK                                                          f       u_Top_Project/u_algorithm_down/RGB_hor_up_min[25][22]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.200                          
 clock uncertainty                                      -0.050     502.150                          

 Setup time                                             -0.072     502.078                          

 Data required time                                                502.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.078                          
 Data arrival time                                                   6.983                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.095                          
====================================================================================================

====================================================================================================

Startpoint  : vin_vs_d2/opit_0_inv/CLK
Endpoint    : u_Top_Project/u_algorithm_left/RGB_hor_up_min[40][16]/opit_0_inv_L6Q_perm/CE
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.157  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.031
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.339       2.396         _N3213           
 CLMA_21_642/CLK                                                           r       vin_vs_d2/opit_0_inv/CLK

 CLMA_21_642/Q2                    tco                   0.125       2.521 f       vin_vs_d2/opit_0_inv/Q
                                   net (fanout=271)      1.138       3.659         nt_vout_vs       
 CLMA_177_714/CR0                  td                    0.131       3.790 f       u_Top_Project/u_algorithm_down/N656_1/gateop_LUT6DL5_perm/L5
                                   net (fanout=5018)     2.320       6.110         u_Top_Project/u_algorithm_down/N1834
 CLMS_93_301/Y1                    td                    0.070       6.180 f       u_Top_Project/u_algorithm_left/N1452/LUT6_inst_perm/L6
                                   net (fanout=24)       0.832       7.012         u_Top_Project/u_algorithm_left/N1452
 CLMA_183_288/CE                                                           f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[40][16]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   7.012         Logic Levels: 2  
                                                                                   Logic: 0.326ns(7.062%), Route: 4.290ns(92.938%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.336     501.567         ntclkbufg_4      
 HCKB_213_160/CLKOUT               td                    0.195     501.762 f       HCKBROUTE_891/CLKOUT
                                   net (fanout=640)      0.269     502.031         _N3218           
 CLMA_183_288/CLK                                                          f       u_Top_Project/u_algorithm_left/RGB_hor_up_min[40][16]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208     502.239                          
 clock uncertainty                                      -0.050     502.189                          

 Setup time                                             -0.072     502.117                          

 Data required time                                                502.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.117                          
 Data arrival time                                                   7.012                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       495.105                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_down/count_hor[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_down/count_hor[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.347
  Launch Clock Delay      :  2.003
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.249     502.003         _N3213           
 CLMS_201_805/CLK                                                          f       u_Top_Project/u_algorithm_down/count_hor[3]/opit_0_inv_AQ_perm/CLK

 CLMS_201_805/Q1                   tco                   0.104     502.107 r       u_Top_Project/u_algorithm_down/count_hor[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=3)        0.109     502.216         u_Top_Project/u_algorithm_down/count_hor [1]
 CLMS_201_805/B3                                                           r       u_Top_Project/u_algorithm_down/count_hor[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.216         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.826%), Route: 0.109ns(51.174%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.296     502.347         _N3213           
 CLMS_201_805/CLK                                                          f       u_Top_Project/u_algorithm_down/count_hor[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.003                          
 clock uncertainty                                       0.000     502.003                          

 Hold time                                              -0.014     501.989                          

 Data required time                                                501.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                501.989                          
 Data arrival time                                                 502.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.362
  Launch Clock Delay      :  2.018
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.264     502.018         _N3212           
 CLMA_261_655/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK

 CLMA_261_655/Q1                   tco                   0.104     502.122 r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.109     502.231         u_Top_Project/u_algorithm_right/count_ver [1]
 CLMA_261_655/B3                                                           r       u_Top_Project/u_algorithm_right/count_ver[1]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                 502.231         Logic Levels: 0  
                                                                                   Logic: 0.104ns(48.826%), Route: 0.109ns(51.174%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.311     502.362         _N3212           
 CLMA_261_655/CLK                                                          f       u_Top_Project/u_algorithm_right/count_ver[3]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.344     502.018                          
 clock uncertainty                                       0.000     502.018                          

 Hold time                                              -0.014     502.004                          

 Data required time                                                502.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.004                          
 Data arrival time                                                 502.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[2]/opit_0_inv/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[2]/opit_0_inv/D
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.338
  Launch Clock Delay      :  1.994
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.240     501.994         _N3214           
 CLMS_201_451/CLK                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[2]/opit_0_inv/CLK

 CLMS_201_451/CR0                  tco                   0.122     502.116 f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.wrptr1[2]/opit_0_inv/Q
                                   net (fanout=1)        0.255     502.371         u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr1 [2]
 CLMA_219_444/M0                                                           f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[2]/opit_0_inv/D

 Data arrival time                                                 502.371         Logic Levels: 0  
                                                                                   Logic: 0.122ns(32.361%), Route: 0.255ns(67.639%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_496/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_888/CLKOUT
                                   net (fanout=839)      0.287     502.338         _N3215           
 CLMA_219_444/CLK                                                          f       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/wrptr2[2]/opit_0_inv/CLK
 clock pessimism                                        -0.202     502.136                          
 clock uncertainty                                       0.000     502.136                          

 Hold time                                              -0.014     502.122                          

 Data required time                                                502.122                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.122                          
 Data arrival time                                                 502.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/I0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.155
  Launch Clock Delay      :  2.555
  Clock Pessimism Removal :  0.383

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.301       2.555         _N3207           
 CLMS_267_715/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMS_267_715/CR0                  tco                   0.140       2.695 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=6)        0.321       3.016         u_CORES/u_jtag_hub/data_ctrl
 CLMA_267_732/A0                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/I0

 Data arrival time                                                   3.016         Logic Levels: 0  
                                                                                   Logic: 0.140ns(30.369%), Route: 0.321ns(69.631%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.251      27.155         _N3207           
 CLMA_267_732/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.383      27.538                          
 clock uncertainty                                      -0.050      27.488                          

 Setup time                                             -0.156      27.332                          

 Data required time                                                 27.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.332                          
 Data arrival time                                                   3.016                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.157
  Launch Clock Delay      :  2.555
  Clock Pessimism Removal :  0.383

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.301       2.555         _N3207           
 CLMA_267_714/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_267_714/Q0                   tco                   0.125       2.680 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        0.296       2.976         u_CORES/u_jtag_hub/shift_data [5]
 CLMA_267_720/C4                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.976         Logic Levels: 0  
                                                                                   Logic: 0.125ns(29.691%), Route: 0.296ns(70.309%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.253      27.157         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.383      27.540                          
 clock uncertainty                                      -0.050      27.490                          

 Setup time                                             -0.094      27.396                          

 Data required time                                                 27.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.396                          
 Data arrival time                                                   2.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.420                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.157
  Launch Clock Delay      :  2.555
  Clock Pessimism Removal :  0.383

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.301       2.555         _N3207           
 CLMA_267_714/CLK                                                          r       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/CLK

 CLMA_267_714/CR0                  tco                   0.141       2.696 f       u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.227       2.923         u_CORES/u_jtag_hub/shift_data [3]
 CLMA_267_720/A4                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/I4

 Data arrival time                                                   2.923         Logic Levels: 0  
                                                                                   Logic: 0.141ns(38.315%), Route: 0.227ns(61.685%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284      26.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      26.381 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      26.709         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      26.904 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.253      27.157         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.383      27.540                          
 clock uncertainty                                      -0.050      27.490                          

 Setup time                                             -0.093      27.397                          

 Data required time                                                 27.397                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.397                          
 Data arrival time                                                   2.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.474                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.148  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.543
  Launch Clock Delay      :  2.070
  Clock Pessimism Removal :  -0.325

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.214       1.214         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.311 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.639         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.834 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.236       2.070         _N3207           
 CLMA_219_781/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_781/Q0                   tco                   0.109       2.179 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.240       2.419         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122]
 CLMA_207_774/C2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.419         Logic Levels: 0  
                                                                                   Logic: 0.109ns(31.232%), Route: 0.240ns(68.768%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_515/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_880/CLKOUT
                                   net (fanout=17)       0.289       2.543         _N3206           
 CLMA_207_774/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.325       2.218                          
 clock uncertainty                                       0.000       2.218                          

 Hold time                                              -0.051       2.167                          

 Data required time                                                  2.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.167                          
 Data arrival time                                                   2.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.544
  Launch Clock Delay      :  2.074
  Clock Pessimism Removal :  -0.453

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.214       1.214         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.311 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.639         ntclkbufg_3      
 HCKB_213_515/CLKOUT               td                    0.195       1.834 r       HCKBROUTE_880/CLKOUT
                                   net (fanout=17)       0.240       2.074         _N3206           
 CLMS_207_775/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_207_775/Q0                   tco                   0.109       2.183 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.112       2.295         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108]
 CLMA_207_780/A2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.295         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_515/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_880/CLKOUT
                                   net (fanout=17)       0.290       2.544         _N3206           
 CLMA_207_780/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.453       2.091                          
 clock uncertainty                                       0.000       2.091                          

 Hold time                                              -0.049       2.042                          

 Data required time                                                  2.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.042                          
 Data arrival time                                                   2.295                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.545
  Launch Clock Delay      :  2.072
  Clock Pessimism Removal :  -0.420

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.214       1.214         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097       1.311 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.639         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195       1.834 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.238       2.072         _N3207           
 CLMA_219_745/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_219_745/Q2                   tco                   0.103       2.175 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.186       2.361         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64]
 CLMS_225_727/C4                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.361         Logic Levels: 0  
                                                                                   Logic: 0.103ns(35.640%), Route: 0.186ns(64.360%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.291       2.545         _N3207           
 CLMS_225_727/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.420       2.125                          
 clock uncertainty                                       0.000       2.125                          

 Hold time                                              -0.018       2.107                          

 Data required time                                                  2.107                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.107                          
 Data arrival time                                                   2.361                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.079
  Launch Clock Delay      :  1.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761      25.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.261         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.494 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.298      26.792         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_267_727/Q3                   tco                   0.125      26.917 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.161      27.078         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_267_732/Y2                   td                    0.125      27.203 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.286      27.489         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y3                   td                    0.066      27.555 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.308      27.863         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_261_708/CR0                  td                    0.131      27.994 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.477      28.471         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_249_739/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.471         Logic Levels: 3  
                                                                                   Logic: 0.447ns(26.623%), Route: 1.232ns(73.377%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.214      51.214         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.311 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.639         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.834 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.245      52.079         _N3207           
 CLMA_249_739/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.079                          
 clock uncertainty                                      -0.050      52.029                          

 Setup time                                             -0.072      51.957                          

 Data required time                                                 51.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.957                          
 Data arrival time                                                  28.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.079
  Launch Clock Delay      :  1.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761      25.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.261         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.494 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.298      26.792         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_267_727/Q3                   tco                   0.125      26.917 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.161      27.078         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_267_732/Y2                   td                    0.125      27.203 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.286      27.489         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y3                   td                    0.066      27.555 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.308      27.863         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_261_708/CR0                  td                    0.131      27.994 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.477      28.471         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_249_739/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                  28.471         Logic Levels: 3  
                                                                                   Logic: 0.447ns(26.623%), Route: 1.232ns(73.377%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.214      51.214         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.311 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.639         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.834 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.245      52.079         _N3207           
 CLMA_249_739/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000      52.079                          
 clock uncertainty                                      -0.050      52.029                          

 Setup time                                             -0.072      51.957                          

 Data required time                                                 51.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.957                          
 Data arrival time                                                  28.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.287  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.079
  Launch Clock Delay      :  1.792
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761      25.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115      25.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385      26.261         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233      26.494 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.298      26.792         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK

 CLMS_267_727/Q3                   tco                   0.125      26.917 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q
                                   net (fanout=10)       0.161      27.078         u_CORES/u_debug_core_0/conf_id_o [0]
 CLMA_267_732/Y2                   td                    0.125      27.203 f       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/LUT6_inst_perm[22:20]/L6
                                   net (fanout=4)        0.286      27.489         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_249_733/Y3                   td                    0.066      27.555 f       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_6/LUT6D_inst_perm/L6
                                   net (fanout=7)        0.308      27.863         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
 CLMA_261_708/CR0                  td                    0.131      27.994 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=7)        0.477      28.471         u_CORES/u_debug_core_0/u_rd_addr_gen/N487
 CLMA_249_739/CE                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CE

 Data arrival time                                                  28.471         Logic Levels: 3  
                                                                                   Logic: 0.447ns(26.623%), Route: 1.232ns(73.377%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.214      51.214         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097      51.311 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328      51.639         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195      51.834 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.245      52.079         _N3207           
 CLMA_249_739/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                         0.000      52.079                          
 clock uncertainty                                      -0.050      52.029                          

 Setup time                                             -0.072      51.957                          

 Data required time                                                 51.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.957                          
 Data arrival time                                                  28.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.486                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.548
  Launch Clock Delay      :  1.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.596      25.596         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.693 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.021         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.216 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.245      26.461         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_267_757/Q1                   tco                   0.109      26.570 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.112      26.682         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_267_751/D2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I2

 Data arrival time                                                  26.682         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.294       2.548         _N3207           
 CLMS_267_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.548                          
 clock uncertainty                                       0.050       2.598                          

 Hold time                                              -0.054       2.544                          

 Data required time                                                  2.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.544                          
 Data arrival time                                                  26.682                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.548
  Launch Clock Delay      :  1.461
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.596      25.596         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.693 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.021         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.216 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.245      26.461         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK

 CLMS_267_757/Q1                   tco                   0.109      26.570 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.167      26.737         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_267_751/A5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.737         Logic Levels: 0  
                                                                                   Logic: 0.109ns(39.493%), Route: 0.167ns(60.507%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.294       2.548         _N3207           
 CLMS_267_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.548                          
 clock uncertainty                                       0.050       2.598                          

 Hold time                                              -0.010       2.588                          

 Data required time                                                  2.588                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.588                          
 Data arrival time                                                  26.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.149                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.084  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.548
  Launch Clock Delay      :  1.464
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.596      25.596         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097      25.693 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328      26.021         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195      26.216 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.248      26.464         _N3205           
 CLMS_267_739/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMS_267_739/Q0                   tco                   0.109      26.573 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=9)        0.116      26.689         u_CORES/u_debug_core_0/conf_sel_o
 CLMS_267_751/A1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I1

 Data arrival time                                                  26.689         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.444%), Route: 0.116ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.521       1.521         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115       1.636 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.021         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233       2.254 r       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.294       2.548         _N3207           
 CLMS_267_751/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.548                          
 clock uncertainty                                       0.050       2.598                          

 Hold time                                              -0.068       2.530                          

 Data required time                                                  2.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.530                          
 Data arrival time                                                  26.689                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.263  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.466
  Launch Clock Delay      :  2.729
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.298      77.729         _N3207           
 CLMA_267_732/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_732/Q0                   tco                   0.125      77.854 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.454      78.308         u_CORES/id_o [4] 
 CLMS_267_727/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                  78.308         Logic Levels: 0  
                                                                                   Logic: 0.125ns(21.589%), Route: 0.454ns(78.411%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.596     125.596         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.693 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.021         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.216 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.250     126.466         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.466                          
 clock uncertainty                                      -0.050     126.416                          

 Setup time                                             -0.074     126.342                          

 Data required time                                                126.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.342                          
 Data arrival time                                                  78.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.034                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.265  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.464
  Launch Clock Delay      :  2.729
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.298      77.729         _N3207           
 CLMA_267_732/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK

 CLMA_267_732/Q0                   tco                   0.125      77.854 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6Q_LUT6DQL5_perm/L6Q
                                   net (fanout=2)        0.449      78.303         u_CORES/id_o [4] 
 CLMS_267_739/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                  78.303         Logic Levels: 0  
                                                                                   Logic: 0.125ns(21.777%), Route: 0.449ns(78.223%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.596     125.596         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.693 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.021         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.216 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.248     126.464         _N3205           
 CLMS_267_739/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.464                          
 clock uncertainty                                      -0.050     126.414                          

 Setup time                                             -0.074     126.340                          

 Data required time                                                126.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.340                          
 Data arrival time                                                  78.303                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.037                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.271  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.461
  Launch Clock Delay      :  2.732
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.698      76.698         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.115      76.813 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385      77.198         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.233      77.431 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.301      77.732         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/CLK

 CLMA_267_720/CR0                  tco                   0.140      77.872 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L6Q_LUT6DQL5Q_perm/L5Q
                                   net (fanout=2)        0.389      78.261         u_CORES/id_o [2] 
 CLMS_267_757/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  78.261         Logic Levels: 0  
                                                                                   Logic: 0.140ns(26.465%), Route: 0.389ns(73.535%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.596     125.596         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.097     125.693 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.328     126.021         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.195     126.216 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.245     126.461         _N3205           
 CLMS_267_757/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.461                          
 clock uncertainty                                      -0.050     126.411                          

 Setup time                                             -0.074     126.337                          

 Data required time                                                126.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.337                          
 Data arrival time                                                  78.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.076                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  2.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.253     127.157         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_720/Q2                   tco                   0.110     127.267 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.103     127.370         u_CORES/conf_sel [0]
 CLMS_267_727/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CE

 Data arrival time                                                 127.370         Logic Levels: 0  
                                                                                   Logic: 0.110ns(51.643%), Route: 0.103ns(48.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761     125.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.261         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.494 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.298     126.792         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.792                          
 clock uncertainty                                       0.050     126.842                          

 Hold time                                              -0.038     126.804                          

 Data required time                                                126.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.804                          
 Data arrival time                                                 127.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  2.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.253     127.157         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_720/Q2                   tco                   0.110     127.267 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.103     127.370         u_CORES/conf_sel [0]
 CLMS_267_727/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CE

 Data arrival time                                                 127.370         Logic Levels: 0  
                                                                                   Logic: 0.110ns(51.643%), Route: 0.103ns(48.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761     125.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.261         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.494 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.298     126.792         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.792                          
 clock uncertainty                                       0.050     126.842                          

 Hold time                                              -0.038     126.804                          

 Data required time                                                126.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.804                          
 Data arrival time                                                 127.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.566                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.365  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.792
  Launch Clock Delay      :  2.157
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.284     126.284         u_CORES/drck_o   
 USCM_215_669/CLKOUT               td                    0.097     126.381 f       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328     126.709         ntclkbufg_3      
 HCKB_213_536/CLKOUT               td                    0.195     126.904 f       HCKBROUTE_879/CLKOUT
                                   net (fanout=138)      0.253     127.157         _N3207           
 CLMA_267_720/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_267_720/Q2                   tco                   0.110     127.267 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.103     127.370         u_CORES/conf_sel [0]
 CLMS_267_727/CE                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                 127.370         Logic Levels: 0  
                                                                                   Logic: 0.110ns(51.643%), Route: 0.103ns(48.357%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=1)        0.761     125.761         u_CORES/capt_o   
 USCM_215_666/CLKOUT               td                    0.115     125.876 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.385     126.261         ntclkbufg_0      
 HCKB_213_526/CLKOUT               td                    0.233     126.494 r       HCKBROUTE_878/CLKOUT
                                   net (fanout=11)       0.298     126.792         _N3205           
 CLMS_267_727/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.792                          
 clock uncertainty                                       0.050     126.842                          

 Hold time                                              -0.038     126.804                          

 Data required time                                                126.804                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.804                          
 Data arrival time                                                 127.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.566                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.125       2.898 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     2.066       4.964         sys_rst_n        
 CLMA_201_390/RSCO                 td                    0.052       5.016 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.016         _N84             
 CLMA_201_396/RSCO                 td                    0.049       5.065 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[7]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.065         _N83             
 CLMA_201_402/RSCO                 td                    0.049       5.114 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[21]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.114         _N82             
 CLMA_201_408/RSCO                 td                    0.049       5.163 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[12]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.163         _N81             
 CLMA_201_414/RSCO                 td                    0.049       5.212 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[20]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.212         _N80             
 CLMA_201_420/RSCO                 td                    0.049       5.261 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[4]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       5.261         _N79             
 CLMA_201_426/RSCO                 td                    0.049       5.310 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       5.310         _N78             
 CLMA_201_432/RSCO                 td                    0.049       5.359 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[4]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.359         _N77             
 CLMA_201_438/RSCI                                                         r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/RS

 Data arrival time                                                   5.359         Logic Levels: 8  
                                                                                   Logic: 0.520ns(20.108%), Route: 2.066ns(79.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.240       7.001         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rwptr1[8]/opit_0_inv/CLK
 clock pessimism                                         0.110       7.111                          
 clock uncertainty                                      -0.050       7.061                          

 Recovery time                                          -0.116       6.945                          

 Data required time                                                  6.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.945                          
 Data arrival time                                                   5.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.586                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.662  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.001
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.125       2.898 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     2.066       4.964         sys_rst_n        
 CLMA_201_390/RSCO                 td                    0.052       5.016 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.016         _N84             
 CLMA_201_396/RSCO                 td                    0.049       5.065 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[7]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.065         _N83             
 CLMA_201_402/RSCO                 td                    0.049       5.114 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[21]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.114         _N82             
 CLMA_201_408/RSCO                 td                    0.049       5.163 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[12]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.163         _N81             
 CLMA_201_414/RSCO                 td                    0.049       5.212 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[20]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.212         _N80             
 CLMA_201_420/RSCO                 td                    0.049       5.261 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[4]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       5.261         _N79             
 CLMA_201_426/RSCO                 td                    0.049       5.310 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       5.310         _N78             
 CLMA_201_432/RSCO                 td                    0.049       5.359 r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[4]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       5.359         _N77             
 CLMA_201_438/RSCI                                                         r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/RS

 Data arrival time                                                   5.359         Logic Levels: 8  
                                                                                   Logic: 0.520ns(20.108%), Route: 2.066ns(79.892%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.240       7.001         _N3208           
 CLMA_201_438/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/rwptr2[8]/opit_0_inv/CLK
 clock pessimism                                         0.110       7.111                          
 clock uncertainty                                      -0.050       7.061                          

 Recovery time                                          -0.116       6.945                          

 Data required time                                                  6.945                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.945                          
 Data arrival time                                                   5.359                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.586                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.661  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.002
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.125       2.898 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     2.066       4.964         sys_rst_n        
 CLMA_201_390/RSCO                 td                    0.052       5.016 r       u_Top_Project/Left_FIFO_u/u_ipm_distributed_fifo_Left_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       5.016         _N84             
 CLMA_201_396/RSCO                 td                    0.049       5.065 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[7]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.065         _N83             
 CLMA_201_402/RSCO                 td                    0.049       5.114 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[21]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=1)        0.000       5.114         _N82             
 CLMA_201_408/RSCO                 td                    0.049       5.163 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[12]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.163         _N81             
 CLMA_201_414/RSCO                 td                    0.049       5.212 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[20]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       5.212         _N80             
 CLMA_201_420/RSCO                 td                    0.049       5.261 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[4]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=3)        0.000       5.261         _N79             
 CLMA_201_426/RSCO                 td                    0.049       5.310 r       u_Top_Project/u_Left_Down_FIFO_control/RGB_data[13]/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=4)        0.000       5.310         _N78             
 CLMA_201_432/RSCI                                                         r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   5.310         Logic Levels: 7  
                                                                                   Logic: 0.471ns(18.565%), Route: 2.066ns(81.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.241       7.002         _N3208           
 CLMA_201_432/CLK                                                          r       u_Top_Project/Down_FIFO_u/u_ipm_distributed_fifo_Down_FIFO/u_ipm_distributed_fifo_ctr/ASYN_CTRL.rptr[0]/opit_0_inv_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                         0.110       7.112                          
 clock uncertainty                                      -0.050       7.062                          

 Recovery time                                          -0.116       6.946                          

 Data required time                                                  6.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.946                          
 Data arrival time                                                   5.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.636                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.373
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.103       2.436 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     1.257       3.693         sys_rst_n        
 CLMA_261_540/RS                                                           r       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.693         Logic Levels: 0  
                                                                                   Logic: 0.103ns(7.574%), Route: 1.257ns(92.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.308       2.373         _N3209           
 CLMA_261_540/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.110       2.263                          
 clock uncertainty                                       0.050       2.313                          

 Removal time                                           -0.076       2.237                          

 Data required time                                                  2.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.237                          
 Data arrival time                                                   3.693                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.456                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.374
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.103       2.436 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     1.257       3.693         sys_rst_n        
 CLMA_261_540/RSCO                 td                    0.056       3.749 f       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       3.749         _N195            
 CLMA_261_546/RSCI                                                         f       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.749         Logic Levels: 1  
                                                                                   Logic: 0.159ns(11.229%), Route: 1.257ns(88.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.309       2.374         _N3209           
 CLMA_261_546/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.110       2.264                          
 clock uncertainty                                       0.050       2.314                          

 Removal time                                           -0.038       2.276                          

 Data required time                                                  2.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.276                          
 Data arrival time                                                   3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.473                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[5]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    -0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.374
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.110

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.103       2.436 r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     1.257       3.693         sys_rst_n        
 CLMA_261_540/RSCO                 td                    0.056       3.749 f       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[0]/opit_0_inv_L5Q_perm/RSCO
                                   net (fanout=3)        0.000       3.749         _N195            
 CLMA_261_546/RSCI                                                         f       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.749         Logic Levels: 1  
                                                                                   Logic: 0.159ns(11.229%), Route: 1.257ns(88.771%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.309       2.374         _N3209           
 CLMA_261_546/CLK                                                          r       u_Top_Project/u_Right_Up_FIFO_control_B/count_RGB[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.110       2.264                          
 clock uncertainty                                       0.050       2.314                          

 Removal time                                           -0.038       2.276                          

 Data required time                                                  2.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.276                          
 Data arrival time                                                   3.749                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.370
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.305       2.370         _N3209           
 CLMA_249_534/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_534/CR1                  tco                   0.142       2.512 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=13)       0.386       2.898         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_249_516/RSCO                 td                    0.052       2.950 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/dv/opit_0_inv_L6QL5Q1_perm/RSCO
                                   net (fanout=3)        0.000       2.950         _N202            
 CLMA_249_522/RSCO                 td                    0.049       2.999 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[6]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.999         _N201            
 CLMA_249_528/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.999         Logic Levels: 2  
                                                                                   Logic: 0.243ns(38.633%), Route: 0.386ns(61.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.255       7.016         _N3209           
 CLMA_249_528/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[3]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.337       7.353                          
 clock uncertainty                                      -0.050       7.303                          

 Recovery time                                          -0.116       7.187                          

 Data required time                                                  7.187                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.187                          
 Data arrival time                                                   2.999                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.370
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.305       2.370         _N3209           
 CLMA_249_534/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_534/CR1                  tco                   0.142       2.512 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=13)       0.308       2.820         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_522/RSCO                 td                    0.052       2.872 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.872         _N204            
 CLMA_243_528/RSCO                 td                    0.049       2.921 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       2.921         _N203            
 CLMA_243_534/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.921         Logic Levels: 2  
                                                                                   Logic: 0.243ns(44.102%), Route: 0.308ns(55.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.255       7.016         _N3209           
 CLMA_243_534/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.304       7.320                          
 clock uncertainty                                      -0.050       7.270                          

 Recovery time                                          -0.116       7.154                          

 Data required time                                                  7.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.154                          
 Data arrival time                                                   2.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.016
  Launch Clock Delay      :  2.370
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.305       2.370         _N3209           
 CLMA_249_534/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_249_534/CR1                  tco                   0.142       2.512 f       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=13)       0.308       2.820         u_Top_Project/u_RGB_control_Top_B/current_state_1
 CLMA_243_522/RSCO                 td                    0.052       2.872 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/count[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       2.872         _N204            
 CLMA_243_528/RSCO                 td                    0.049       2.921 r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/RSCO
                                   net (fanout=2)        0.000       2.921         _N203            
 CLMA_243_534/RSCI                                                         r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.921         Logic Levels: 2  
                                                                                   Logic: 0.243ns(44.102%), Route: 0.308ns(55.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             5.000       5.000 r                        
 R3                                                      0.000       5.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       5.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       5.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       5.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       5.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       6.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       6.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       6.566         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.195       6.761 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.255       7.016         _N3209           
 CLMA_243_534/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/count[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.304       7.320                          
 clock uncertainty                                      -0.050       7.270                          

 Recovery time                                          -0.116       7.154                          

 Data required time                                                  7.154                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.154                          
 Data arrival time                                                   2.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.355
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.243       2.004         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.124       2.128 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.129       2.257         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMA_195_438/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.257         Logic Levels: 0  
                                                                                   Logic: 0.124ns(49.012%), Route: 0.129ns(50.988%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.290       2.355         _N3208           
 CLMA_195_438/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/dv/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.304       2.051                          
 clock uncertainty                                       0.000       2.051                          

 Removal time                                           -0.038       2.013                          

 Data required time                                                  2.013                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.013                          
 Data arrival time                                                   2.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.244                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.356
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.243       2.004         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.124       2.128 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.100       2.228         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_207_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.228         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.357%), Route: 0.100ns(44.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.291       2.356         _N3208           
 CLMS_207_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.337       2.019                          
 clock uncertainty                                       0.000       2.019                          

 Removal time                                           -0.038       1.981                          

 Data required time                                                  1.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.981                          
 Data arrival time                                                   2.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.356
  Launch Clock Delay      :  2.004
  Clock Pessimism Removal :  -0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.493       1.141         sys_clk          
 USCM_215_576/CLKOUT               td                    0.097       1.238 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.566         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.195       1.761 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.243       2.004         _N3208           
 CLMA_207_420/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/CLK

 CLMA_207_420/CR1                  tco                   0.124       2.128 f       u_Top_Project/u_RGB_control_Top_A/current_state_1/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=17)       0.100       2.228         u_Top_Project/u_RGB_control_Top_A/current_state_1
 CLMS_207_421/RS                                                           f       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q/RS

 Data arrival time                                                   2.228         Logic Levels: 0  
                                                                                   Logic: 0.124ns(55.357%), Route: 0.100ns(44.643%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_473/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_881/CLKOUT
                                   net (fanout=91)       0.291       2.356         _N3208           
 CLMS_207_421/CLK                                                          r       u_Top_Project/u_RGB_control_Top_A/u_Send_24Bit/u_RGB_Wave/count[1]/opit_0_inv_L6Q/CLK
 clock pessimism                                        -0.337       2.019                          
 clock uncertainty                                       0.000       2.019                          

 Removal time                                           -0.038       1.981                          

 Data required time                                                  1.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.981                          
 Data arrival time                                                   2.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.125       2.898 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.457       3.355         sys_rst_n        
 CLMA_51_876/RSCO                  td                    0.052       3.407 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[41][12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.407         _N58             
 CLMA_51_882/RSCO                  td                    0.049       3.456 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.456         _N57             
 CLMA_51_888/RSCO                  td                    0.049       3.505 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[32][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.505         _N56             
 CLMA_51_894/RSCO                  td                    0.049       3.554 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[36][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.554         _N55             
 CLMA_51_900/RSCO                  td                    0.049       3.603 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[43][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.603         _N54             
 CLMA_51_906/RSCO                  td                    0.049       3.652 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[37][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.652         _N53             
 CLMA_51_912/RSCO                  td                    0.049       3.701 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.701         _N52             
 CLMA_51_918/RSCO                  td                    0.049       3.750 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.750         _N51             
 CLMA_51_924/RSCO                  td                    0.049       3.799 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.799         _N50             
 CLMA_51_930/RSCO                  td                    0.049       3.848 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.848         _N49             
 CLMA_51_936/RSCO                  td                    0.049       3.897 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.897         _N48             
 CLMA_51_942/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.897         Logic Levels: 11 
                                                                                   Logic: 0.667ns(59.342%), Route: 0.457ns(40.658%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.286      22.331         _N3210           
 CLMA_51_942/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_1/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Recovery time                                          -0.116      22.362                          

 Data required time                                                 22.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.362                          
 Data arrival time                                                   3.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.465                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.331
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.125       2.898 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.457       3.355         sys_rst_n        
 CLMA_51_876/RSCO                  td                    0.052       3.407 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[41][12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.407         _N58             
 CLMA_51_882/RSCO                  td                    0.049       3.456 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[39][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.456         _N57             
 CLMA_51_888/RSCO                  td                    0.049       3.505 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[32][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.505         _N56             
 CLMA_51_894/RSCO                  td                    0.049       3.554 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[36][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.554         _N55             
 CLMA_51_900/RSCO                  td                    0.049       3.603 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[43][23]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.603         _N54             
 CLMA_51_906/RSCO                  td                    0.049       3.652 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[37][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.652         _N53             
 CLMA_51_912/RSCO                  td                    0.049       3.701 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][21]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.701         _N52             
 CLMA_51_918/RSCO                  td                    0.049       3.750 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[3]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.750         _N51             
 CLMA_51_924/RSCO                  td                    0.049       3.799 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[7]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.799         _N50             
 CLMA_51_930/RSCO                  td                    0.049       3.848 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[11]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=4)        0.000       3.848         _N49             
 CLMA_51_936/RSCO                  td                    0.049       3.897 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[15]/opit_0_inv_AQ_perm/RSCO
                                   net (fanout=2)        0.000       3.897         _N48             
 CLMA_51_942/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.897         Logic Levels: 11 
                                                                                   Logic: 0.667ns(59.342%), Route: 0.457ns(40.658%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.286      22.331         _N3210           
 CLMA_51_942/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_4/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.628                          
 clock uncertainty                                      -0.150      22.478                          

 Recovery time                                          -0.116      22.362                          

 Data required time                                                 22.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.362                          
 Data arrival time                                                   3.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.465                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.334
  Launch Clock Delay      :  2.773
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       2.196         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.233       2.429 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.344       2.773         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.125       2.898 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.286       3.184         sys_rst_n        
 CLMS_33_865/RSCO                  td                    0.052       3.236 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][10]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.236         _N40             
 CLMS_33_871/RSCO                  td                    0.049       3.285 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[32][12]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.285         _N39             
 CLMS_33_877/RSCO                  td                    0.049       3.334 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[40][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.334         _N38             
 CLMS_33_883/RSCO                  td                    0.049       3.383 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[44][13]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.383         _N37             
 CLMS_33_889/RSCO                  td                    0.049       3.432 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[43][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=3)        0.000       3.432         _N36             
 CLMS_33_895/RSCO                  td                    0.049       3.481 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[34][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.481         _N35             
 CLMS_33_901/RSCO                  td                    0.049       3.530 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[47][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.530         _N34             
 CLMS_33_907/RSCO                  td                    0.049       3.579 r       u_Top_Project/u_algorithm_down/RGB_hor_up_min[38][14]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=5)        0.000       3.579         _N33             
 CLMS_33_913/RSCO                  td                    0.049       3.628 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.628         _N32             
 CLMS_33_919/RSCO                  td                    0.049       3.677 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_17/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.677         _N31             
 CLMS_33_925/RSCO                  td                    0.049       3.726 r       lut_hdmi_m0/N35_5/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.726         _N30             
 CLMS_33_931/RSCO                  td                    0.049       3.775 r       i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_14/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=4)        0.000       3.775         _N29             
 CLMS_33_937/RSCO                  td                    0.049       3.824 r       i2c_config_m0/i2c_master_top_m0/write/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=1)        0.000       3.824         _N28             
 CLMS_33_943/RSCO                  td                    0.049       3.873 r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[3]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.873         _N27             
 CLMS_33_949/RSCI                                                          r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.873         Logic Levels: 14 
                                                                                   Logic: 0.814ns(74.000%), Route: 0.286ns(26.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                        20.000      20.000 r                        
 R3                                                      0.000      20.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096      20.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479      20.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000      20.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073      20.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320      20.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029      20.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420      21.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097      21.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.336      21.850         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.195      22.045 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.289      22.334         _N3210           
 CLMS_33_949/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.297      22.631                          
 clock uncertainty                                      -0.150      22.481                          

 Recovery time                                          -0.116      22.365                          

 Data required time                                                 22.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.365                          
 Data arrival time                                                   3.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.492                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.109       2.442 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.195       2.637         sys_rst_n        
 CLMA_21_925/RS                                                            f       i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.637         Logic Levels: 0  
                                                                                   Logic: 0.109ns(35.855%), Route: 0.195ns(64.145%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.343       2.782         _N3210           
 CLMA_21_925/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/error/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.485                          
 clock uncertainty                                       0.000       2.485                          

 Removal time                                           -0.038       2.447                          

 Data required time                                                  2.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.447                          
 Data arrival time                                                   2.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.109       2.442 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.195       2.637         sys_rst_n        
 CLMA_21_925/RS                                                            f       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   2.637         Logic Levels: 0  
                                                                                   Logic: 0.109ns(35.855%), Route: 0.195ns(64.145%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.343       2.782         _N3210           
 CLMA_21_925/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/state[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297       2.485                          
 clock uncertainty                                       0.000       2.485                          

 Removal time                                           -0.038       2.447                          

 Data required time                                                  2.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.447                          
 Data arrival time                                                   2.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK
Endpoint    : i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RS
Path Group  : sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.152  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.782
  Launch Clock Delay      :  2.333
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.479       0.575 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.575         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.073       0.648 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.320       0.968         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.029       0.997 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       1.417         clk_50m          
 USCM_215_579/CLKOUT               td                    0.097       1.514 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.328       1.842         ntclkbufg_1      
 HCKB_213_506/CLKOUT               td                    0.195       2.037 r       HCKBROUTE_884/CLKOUT
                                   net (fanout=31)       0.296       2.333         _N3211           
 CLMA_21_900/CLK                                                           r       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/CLK

 CLMA_21_900/Q1                    tco                   0.109       2.442 f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1829)     0.195       2.637         sys_rst_n        
 CLMA_21_925/RS                                                            f       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   2.637         Logic Levels: 0  
                                                                                   Logic: 0.109ns(35.855%), Route: 0.195ns(64.145%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|sys_pll_m0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.388       1.132         sys_clk          
 GPLL_367_463/CLKOUT0              td                    0.063       1.195 r       sys_pll_m0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       1.696         clk_50m          
 USCM_215_579/CLKOUT               td                    0.115       1.811 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.395       2.206         ntclkbufg_1      
 HCKB_213_1079/CLKOUT              td                    0.233       2.439 r       HCKBROUTE_883/CLKOUT
                                   net (fanout=104)      0.343       2.782         _N3210           
 CLMA_21_925/CLK                                                           r       i2c_config_m0/i2c_master_top_m0/txr[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297       2.485                          
 clock uncertainty                                       0.000       2.485                          

 Removal time                                           -0.038       2.447                          

 Data required time                                                  2.447                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.447                          
 Data arrival time                                                   2.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.190                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.995
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.307       2.364         _N3213           
 CLMS_159_685/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_159_685/Q3                   tco                   0.125       2.489 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=166)      1.064       3.553         u_CORES/u_debug_core_0/resetn
 CLMA_291_744/RSCO                 td                    0.052       3.605 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.605         _N2283           
 CLMA_291_750/RSCO                 td                    0.049       3.654 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.654         _N2282           
 CLMA_291_756/RSCO                 td                    0.049       3.703 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.703         _N2281           
 CLMA_291_768/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.703         Logic Levels: 3  
                                                                                   Logic: 0.275ns(20.538%), Route: 1.064ns(79.462%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.236    1001.995         _N3212           
 CLMA_291_768/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.198                          
 clock uncertainty                                      -0.050    1002.148                          

 Recovery time                                          -0.116    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   3.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.995
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.307       2.364         _N3213           
 CLMS_159_685/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_159_685/Q3                   tco                   0.125       2.489 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=166)      1.064       3.553         u_CORES/u_debug_core_0/resetn
 CLMA_291_744/RSCO                 td                    0.052       3.605 r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.605         _N2283           
 CLMA_291_750/RSCO                 td                    0.049       3.654 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.654         _N2282           
 CLMA_291_756/RSCO                 td                    0.049       3.703 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_L6Q_perm/RSCO
                                   net (fanout=2)        0.000       3.703         _N2281           
 CLMA_291_768/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   3.703         Logic Levels: 3  
                                                                                   Logic: 0.275ns(20.538%), Route: 1.064ns(79.462%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.236    1001.995         _N3212           
 CLMA_291_768/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.203    1002.198                          
 clock uncertainty                                      -0.050    1002.148                          

 Recovery time                                          -0.116    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   3.703                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.995
  Launch Clock Delay      :  2.364
  Clock Pessimism Removal :  0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.307       2.364         _N3213           
 CLMS_159_685/CLK                                                          r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMS_159_685/Q3                   tco                   0.125       2.489 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=166)      0.979       3.468         u_CORES/u_debug_core_0/resetn
 CLMA_285_738/RSCO                 td                    0.052       3.520 r       u_CORES/u_debug_core_0/u_Storage_Condition/N375/gateop_LUT6DL5Q_perm/RSCO
                                   net (fanout=4)        0.000       3.520         _N2275           
 CLMA_285_744/RSCO                 td                    0.049       3.569 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/RSCO
                                   net (fanout=2)        0.000       3.569         _N2274           
 CLMA_285_750/RSCO                 td                    0.049       3.618 r       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/RSCO
                                   net (fanout=1)        0.000       3.618         _N2273           
 CLMA_285_756/RSCO                 td                    0.049       3.667 r       u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/RSCO
                                   net (fanout=3)        0.000       3.667         _N2272           
 CLMA_285_768/RSCI                                                         r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.667         Logic Levels: 4  
                                                                                   Logic: 0.324ns(24.866%), Route: 0.979ns(75.134%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 H21                                                     0.000    1000.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128    1000.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.445    1000.573 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.573         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073    1000.646 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493    1001.139         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097    1001.236 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328    1001.564         ntclkbufg_4      
 HCKB_213_531/CLKOUT               td                    0.195    1001.759 r       HCKBROUTE_885/CLKOUT
                                   net (fanout=2075)     0.236    1001.995         _N3212           
 CLMA_285_768/CLK                                                          r       u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.203    1002.198                          
 clock uncertainty                                      -0.050    1002.148                          

 Recovery time                                          -0.116    1002.032                          

 Data required time                                               1002.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.032                          
 Data arrival time                                                   3.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.365                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.363
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.262     502.016         _N3214           
 CLMA_195_565/CLK                                                          f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_195_565/Q1                   tco                   0.110     502.126 f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=60)       0.195     502.321         u_Top_Project/u_algorithm_up/resetn_GetMax
 CLMA_201_588/RS                                                           f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.321         Logic Levels: 0  
                                                                                   Logic: 0.110ns(36.066%), Route: 0.195ns(63.934%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.312     502.363         _N3214           
 CLMA_201_588/CLK                                                          f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[4]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.066                          
 clock uncertainty                                       0.000     502.066                          

 Removal time                                           -0.038     502.028                          

 Data required time                                                502.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.028                          
 Data arrival time                                                 502.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[7]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.363
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.262     502.016         _N3214           
 CLMA_195_565/CLK                                                          f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_195_565/Q1                   tco                   0.110     502.126 f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=60)       0.195     502.321         u_Top_Project/u_algorithm_up/resetn_GetMax
 CLMA_201_588/RS                                                           f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[7]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.321         Logic Levels: 0  
                                                                                   Logic: 0.110ns(36.066%), Route: 0.195ns(63.934%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.312     502.363         _N3214           
 CLMA_201_588/CLK                                                          f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[7]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.066                          
 clock uncertainty                                       0.000     502.066                          

 Removal time                                           -0.038     502.028                          

 Data required time                                                502.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.028                          
 Data arrival time                                                 502.321                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RS
Path Group  : vin_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.364
  Launch Clock Delay      :  2.016
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.440     500.568 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.568         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.073     500.641 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.493     501.134         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.097     501.231 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.328     501.559         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.195     501.754 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.262     502.016         _N3214           
 CLMA_195_565/CLK                                                          f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/CLK

 CLMA_195_565/Q1                   tco                   0.110     502.126 f       u_Top_Project/u_algorithm_up/resetn_GetMax/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=60)       0.216     502.342         u_Top_Project/u_algorithm_up/resetn_GetMax
 CLMS_201_595/RS                                                           f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                 502.342         Logic Levels: 0  
                                                                                   Logic: 0.110ns(33.742%), Route: 0.216ns(66.258%)
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (falling edge)
                                                       500.000     500.000 f                        
 H21                                                     0.000     500.000 f       vin_clk (port)   
                                   net (fanout=1)        0.128     500.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.515     500.643 f       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     500.643         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087     500.730 f       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588     501.318         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115     501.433 f       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385     501.818         ntclkbufg_4      
 HCKB_213_472/CLKOUT               td                    0.233     502.051 f       HCKBROUTE_887/CLKOUT
                                   net (fanout=1126)     0.313     502.364         _N3214           
 CLMS_201_595/CLK                                                          f       u_Top_Project/u_algorithm_up/u_GetMin/min_RGB[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.297     502.067                          
 clock uncertainty                                       0.000     502.067                          

 Removal time                                           -0.038     502.029                          

 Data required time                                                502.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                502.029                          
 Data arrival time                                                 502.342                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK
Endpoint    : ws_B (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 R3                                                      0.000       0.000 r       sys_clk_p (port) 
                                   net (fanout=1)        0.096       0.096         sys_clk_p        
 IOBD_372_450/DIN                  td                    0.561       0.657 r       sys_clk_ibufgds/opit_0/O
                                   net (fanout=1)        0.000       0.657         sys_clk_ibufgds/ntD
 IOLHR_364_450/DI_TO_CLK           td                    0.087       0.744 r       sys_clk_ibufgds/opit_2/DI_TO_CLK
                                   net (fanout=2)        0.588       1.332         sys_clk          
 USCM_215_576/CLKOUT               td                    0.115       1.447 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.385       1.832         ntclkbufg_2      
 HCKB_213_486/CLKOUT               td                    0.233       2.065 r       HCKBROUTE_882/CLKOUT
                                   net (fanout=132)      0.303       2.368         _N3209           
 CLMA_243_528/CLK                                                          r       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/CLK

 CLMA_243_528/Q2                   tco                   0.125       2.493 f       u_Top_Project/u_RGB_control_Top_B/u_Send_24Bit/u_RGB_Wave/ws/opit_0_inv_L7Q_perm/L7Q
                                   net (fanout=1)        0.307       2.800         u_Top_Project/u_RGB_control_Top_B/ws_Send_24Bit
 CLMA_249_534/Y1                   td                    0.125       2.925 r       u_Top_Project/u_RGB_control_Top_B/current_state_1/opit_0_inv_L5Q_perm/L6
                                   net (fanout=1)        1.388       4.313         nt_ws_B          
 IOLHR_16_258/DO_P                 td                    0.488       4.801 r       ws_B_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.801         ws_B_obuf/ntO    
 IOBD_0_258/PAD                    td                    1.954       6.755 r       ws_B_obuf/opit_0/O
                                   net (fanout=1)        0.116       6.871         ws_B             
 W25                                                                       r       ws_B (port)      

 Data arrival time                                                   6.871         Logic Levels: 3  
                                                                                   Logic: 2.692ns(59.782%), Route: 1.811ns(40.218%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[5]/opit_0_inv/CLK
Endpoint    : vout_data[5] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.298       2.355         _N3213           
 CLMA_159_780/CLK                                                          r       vin_data_d2[5]/opit_0_inv/CLK

 CLMA_159_780/Q0                   tco                   0.125       2.480 f       vin_data_d2[5]/opit_0_inv/Q
                                   net (fanout=18)       2.223       4.703         nt_vout_data[5]  
 IOLHR_16_414/DO_P                 td                    0.488       5.191 f       vout_data_obuf[5]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.191         vout_data_obuf[5]/ntO
 IOBD_0_414/PAD                    td                    1.546       6.737 f       vout_data_obuf[5]/opit_0/O
                                   net (fanout=1)        0.085       6.822         vout_data[5]     
 P19                                                                       f       vout_data[5] (port)

 Data arrival time                                                   6.822         Logic Levels: 2  
                                                                                   Logic: 2.159ns(48.332%), Route: 2.308ns(51.668%)
====================================================================================================

====================================================================================================

Startpoint  : vin_data_d2[18]/opit_0_inv/CLK
Endpoint    : vout_data[18] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock vin_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 H21                                                     0.000       0.000 r       vin_clk (port)   
                                   net (fanout=1)        0.128       0.128         vin_clk          
 IOBD_0_756/DIN                    td                    0.521       0.649 r       vin_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.649         vin_clk_ibuf/ntD 
 IOLHR_16_756/DI_TO_CLK            td                    0.087       0.736 r       vin_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.588       1.324         nt_vin_clk       
 USCM_215_624/CLKOUT               td                    0.115       1.439 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.385       1.824         ntclkbufg_4      
 HCKB_213_517/CLKOUT               td                    0.233       2.057 r       HCKBROUTE_886/CLKOUT
                                   net (fanout=2319)     0.306       2.363         _N3213           
 CLMA_159_822/CLK                                                          r       vin_data_d2[18]/opit_0_inv/CLK

 CLMA_159_822/Q2                   tco                   0.125       2.488 f       vin_data_d2[18]/opit_0_inv/Q
                                   net (fanout=18)       2.118       4.606         nt_vout_data[18] 
 IOLHR_16_342/DO_P                 td                    0.488       5.094 f       vout_data_obuf[18]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.094         vout_data_obuf[18]/ntO
 IOBD_0_342/PAD                    td                    1.546       6.640 f       vout_data_obuf[18]/opit_0/O
                                   net (fanout=1)        0.123       6.763         vout_data[18]    
 R26                                                                       f       vout_data[18] (port)

 Data arrival time                                                   6.763         Logic Levels: 2  
                                                                                   Logic: 2.159ns(49.068%), Route: 2.241ns(50.932%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.203       0.842         nt_rst_n         
 CLMA_21_913/RS                                                            f       sys_reset_n_u0/syn_rst_n_d0/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.842         Logic Levels: 2  
                                                                                   Logic: 0.513ns(60.926%), Route: 0.329ns(39.074%)
====================================================================================================

====================================================================================================

Startpoint  : vin_vs (port)
Endpoint    : vin_vs_d0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H26                                                     0.000       0.000 f       vin_vs (port)    
                                   net (fanout=1)        0.155       0.155         vin_vs           
 IOBD_0_648/DIN                    td                    0.440       0.595 f       vin_vs_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.595         vin_vs_ibuf/ntD  
 IOLHR_16_648/DI_TO_CLK            td                    0.073       0.668 f       vin_vs_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.221       0.889         nt_vin_vs        
 CLMA_21_642/M0                                                            f       vin_vs_d0/opit_0_inv/D

 Data arrival time                                                   0.889         Logic Levels: 2  
                                                                                   Logic: 0.513ns(57.705%), Route: 0.376ns(42.295%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E22                                                     0.000       0.000 f       rst_n (port)     
                                   net (fanout=1)        0.126       0.126         rst_n            
 IOBS_0_918/DIN                    td                    0.440       0.566 f       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.566         rst_n_ibuf/ntD   
 IOLHR_16_918/DI_TO_CLK            td                    0.073       0.639 f       rst_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.267       0.906         nt_rst_n         
 CLMA_21_900/RS                                                            f       sys_reset_n_u0/syn_rst_n_d1/opit_0_inv_L6Q_perm/RS

 Data arrival time                                                   0.906         Logic Levels: 2  
                                                                                   Logic: 0.513ns(56.623%), Route: 0.393ns(43.377%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 26.000 sec
Action report_timing: CPU time elapsed is 23.828 sec
Current time: Wed Nov  9 00:03:28 2022
Action report_timing: Peak memory pool usage is 1,137,737,728 bytes
Report timing is finished successfully.
