// Seed: 4192447766
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    output wire id_5,
    output tri id_6,
    output wor id_7,
    input wand id_8,
    input tri0 id_9,
    input tri0 id_10,
    output wire id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14
    , id_20,
    output wor id_15,
    input wor id_16,
    output tri1 id_17,
    input supply0 id_18
);
  wire id_21;
  tri0 id_22, id_23, id_24, id_25, id_26, id_27;
  module_0 modCall_1 (
      id_21,
      id_27,
      id_26
  );
  wire id_28;
  assign id_15 = ~1;
  tri0 id_29 = id_12;
  final $display(id_20, 1'b0 ? 1'b0 + id_25 : 1);
endmodule
