// Seed: 3857088899
`include ""
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  tri0 id_4;
  assign id_4[1] = 1;
  logic id_5;
  always @(posedge {1{id_5}} or id_5) begin
    if (1) id_2 <= 1;
  end
  rnmos (1'b0, ~id_2, 1);
endmodule
