var classAxiSpiMaster_1_1rtl =
[
    [ "comb", "classAxiSpiMaster_1_1rtl.html#a2b31003cebfbfa311b0a61be6cae71e6", null ],
    [ "seq", "classAxiSpiMaster_1_1rtl.html#a5e4948776eaa6ed7ab637ef213d19dd8", null ],
    [ "PACKET_SIZE_C", "classAxiSpiMaster_1_1rtl.html#a1697d55ad35cc7bece3ba0be8883b6bf", null ],
    [ "CHIP_BITS_C", "classAxiSpiMaster_1_1rtl.html#acd39f8a9ebb506409b0f103f3097acce", null ],
    [ "rdData", "classAxiSpiMaster_1_1rtl.html#a2493988345414a7e63e877bd737eeaca", null ],
    [ "rdEn", "classAxiSpiMaster_1_1rtl.html#af2a007840a20d9c607b7d298856a87ce", null ],
    [ "StateType", "classAxiSpiMaster_1_1rtl.html#abab78257df29f2e7c01db9d273976bc5", null ],
    [ "memData", "classAxiSpiMaster_1_1rtl.html#af0ad7ccae9a78c635c0ea331403aa7b4", null ],
    [ "RegType", "classAxiSpiMaster_1_1rtl.html#a35f0a6888bd1c2e56754f97c77a534b9", null ],
    [ "state~6112", "classAxiSpiMaster_1_1rtl.html#ab410e6de08b94039bcc747d64eae0160", null ],
    [ "axiReadSlave~6113", "classAxiSpiMaster_1_1rtl.html#ad64525ec3474af4e622d6c3945b08b16", null ],
    [ "axiWriteSlave~6114", "classAxiSpiMaster_1_1rtl.html#aaeaa59816cdd91568f85a1e96b92921e", null ],
    [ "wrData~6115", "classAxiSpiMaster_1_1rtl.html#a51ba87089e506334520980579f230eac", null ],
    [ "chipSel~6116", "classAxiSpiMaster_1_1rtl.html#a6e4cf784d25647562f7f801d98c337f6", null ],
    [ "wrEn~6117", "classAxiSpiMaster_1_1rtl.html#aef649cc8cd92c8e7401210f7afe88077", null ],
    [ "REG_INIT_C", "classAxiSpiMaster_1_1rtl.html#ababf72b028de24994d6dfb423b437376", null ],
    [ "r", "classAxiSpiMaster_1_1rtl.html#addf0f5f54dfb1a7c90f1fb636e0f74e2", null ],
    [ "rin", "classAxiSpiMaster_1_1rtl.html#ade4de2a008a5f96235206eb18081481c", null ],
    [ "csb", "classAxiSpiMaster_1_1rtl.html#ab7e1567496777afa35b794c3772adfed", null ],
    [ "u_dualportram_1", "classAxiSpiMaster_1_1rtl.html#ad23c7810a8fb0fc672fdc7b7875ff233", null ],
    [ "spimaster_1", "classAxiSpiMaster_1_1rtl.html#a1029f80e85fdc2f8a7b41a7097579f61", null ]
];