Mapping logical library work (line 1) to current logical library
ssp_trigger_v1_00_a ...
Mapping logical library work (line 2) to current logical library
ssp_trigger_v1_00_a ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit ssp_trigger_cw is vhdl
...
WARNING:MDT - Project file
   C:\edk_user_repository\MyProcessorIPLib\pcores/ssp_trigger.prj already
   exists, will be overwrite and removed afterward ...
INFO:MDT - Create temparary xst project file:
   C:\edk_user_repository\MyProcessorIPLib\pcores/ssp_trigger.prj
Compiling vhdl file
"D:/Data/Xilinx/sysgen/SSP/ssp_proto/V2_2/net_trigger/ssp_trigger.vhd" in
Library ssp_trigger_v1_00_a.
Entity <binary_counter_virtex4_7_0_a2c5373dc47bbbd4> compiled.
Entity <binary_counter_virtex4_7_0_a2c5373dc47bbbd4> (Architecture
<binary_counter_virtex4_7_0_a2c5373dc47bbbd4_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Package <clock_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <constant_fd85eb7067> compiled.
Entity <constant_fd85eb7067> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <relational_077776f0cc> compiled.
Entity <relational_077776f0cc> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <logical_e77c53f8bd> compiled.
Entity <logical_e77c53f8bd> (Architecture <behavior>) compiled.
Entity <mux_cdffdf53c9> compiled.
Entity <mux_cdffdf53c9> (Architecture <behavior>) compiled.
Entity <autotrig_entity_ff714f62f0> compiled.
Entity <autotrig_entity_ff714f62f0> (Architecture <structural>) compiled.
Entity <triggering_entity_6acf7df0b9> compiled.
Entity <triggering_entity_6acf7df0b9> (Architecture <structural>) compiled.
Entity <ssp_trigger> compiled.
Entity <ssp_trigger> (Architecture <structural>) compiled.
Compiling vhdl file
"D:/Data/Xilinx/sysgen/SSP/ssp_proto/V2_2/net_trigger/ssp_trigger_cw.vhd" in
Library ssp_trigger_v1_00_a.
Entity <xlclkprobe> compiled.
Entity <xlclkprobe> (Architecture <behavior>) compiled.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <ssp_trigger_clock_driver> compiled.
Entity <ssp_trigger_clock_driver> (Architecture <structural>) compiled.
Entity <ssp_trigger_cw> compiled.
Entity <ssp_trigger_cw> (Architecture <structural>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   C:\edk_user_repository\MyProcessorIPLib\pcores\ssp_trigger.prj : 13
Copying file ssp_trigger.vhd to
C:\edk_user_repository\MyProcessorIPLib\pcores/ssp_trigger_v1_00_a/hdl/vhdl/ ...
Copying file ssp_trigger_cw.vhd to
C:\edk_user_repository\MyProcessorIPLib\pcores/ssp_trigger_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\edk_user_repository\MyProcessorIPLib\pcores\ssp_trigger_v1_00_a.

Summary:

  Logical library     : ssp_trigger_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : None

The following sub-directories will be created:

  - ssp_trigger_v1_00_a\data
  - ssp_trigger_v1_00_a\hdl
  - ssp_trigger_v1_00_a\hdl\vhdl
  - ssp_trigger_v1_00_a\netlist


The following HDL source files will be copied into the
ssp_trigger_v1_00_a\hdl\vhdl directory:

  - ssp_trigger.vhd
  - ssp_trigger_cw.vhd

The following files will be created under the ssp_trigger_v1_00_a\data
directory:

  - ssp_trigger_v2_1_0.mpd
  - ssp_trigger_v2_1_0.pao

  - ssp_trigger_v2_1_0.bbd

The following netlist file(s) will be copied into the
ssp_trigger_v1_00_a\netlist directory:

  - binary_counter_virtex4_7_0_a2c5373dc47bbbd4.edn
  - xlpersistentdff.ngc


