Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-2csg324

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5580: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5695: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5704: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5760: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5882: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5913: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5941: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5972: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6000: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6031: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6059: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6090: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6118: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6149: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6177: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6208: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6236: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6267: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6295: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6326: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6354: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6385: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6413: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6444: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6472: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6503: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6531: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6562: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6590: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6621: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6649: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6680: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6708: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6739: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6767: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6798: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6826: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6852: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 26: Using initial value of ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 70: Using initial value of rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 83: Using initial value of sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 102: Using initial value of bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 119: Using initial value of uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 120: Using initial value of uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 156: Using initial value of uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 157: Using initial value of uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 173: Using initial value of uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 210: Using initial value of uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 228: Using initial value of uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 240: Using initial value of timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 268: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 272: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 389: Using initial value of sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 405: Using initial value of sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 484: Using initial value of sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 500: Using initial value of sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 520: Using initial value of sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 536: Using initial value of sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 582: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 583: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 587: Using initial value of sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 588: Using initial value of sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 615: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 616: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 632: Using initial value of sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 677: Using initial value of sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 679: Using initial value of sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 702: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 703: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 719: Using initial value of sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 764: Using initial value of sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 766: Using initial value of sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 789: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 790: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 806: Using initial value of sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 851: Using initial value of sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 853: Using initial value of sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 876: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 877: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 893: Using initial value of sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 938: Using initial value of sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 940: Using initial value of sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 943: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 944: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 945: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 963: Using initial value of sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 964: Using initial value of sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 979: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 980: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 983: Using initial value of sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 984: Using initial value of sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 985: Using initial value of sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 986: Using initial value of sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 988: Using initial value of sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 990: Using initial value of sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1008: Using initial value of sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1011: Using initial value of sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1094: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1095: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1096: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1097: Using initial value of locked3 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5621: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5641: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1525: Assignment to uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1526: Assignment to uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1530: Assignment to uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1576: Assignment to uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1601: Assignment to uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1602: Assignment to uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1606: Assignment to uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1644: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1645: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1666: Assignment to ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1682: Assignment to ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1704: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1720: Assignment to sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1906: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1961: Assignment to sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 1962: Assignment to sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2003: Assignment to sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2004: Assignment to sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2005: Assignment to sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2117: Assignment to sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2118: Assignment to sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2159: Assignment to sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2160: Assignment to sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2161: Assignment to sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2273: Assignment to sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2274: Assignment to sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2315: Assignment to sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2316: Assignment to sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2317: Assignment to sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2429: Assignment to sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2430: Assignment to sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2471: Assignment to sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2472: Assignment to sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2473: Assignment to sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2562: Assignment to sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2563: Assignment to sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2593: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2626: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2770: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2771: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2775: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2776: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2780: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2781: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2785: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2786: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2843: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2844: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2926: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2911: Assignment to port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2966: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2967: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2971: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2996: Assignment to rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2997: Assignment to rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 2999: Assignment to rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3000: Assignment to rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3001: Assignment to rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3007: Assignment to sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3008: Assignment to sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3011: Assignment to bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3014: Assignment to bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3015: Assignment to bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3043: Assignment to ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3053: Assignment to basesoc_csrbankarray_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3054: Assignment to basesoc_csrbankarray_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3055: Assignment to basesoc_csrbankarray_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3056: Assignment to basesoc_csrbankarray_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3057: Assignment to basesoc_csrbankarray_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3058: Assignment to basesoc_csrbankarray_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3059: Assignment to basesoc_csrbankarray_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3060: Assignment to basesoc_csrbankarray_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3061: Assignment to ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3083: Assignment to sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3099: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3100: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3101: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3102: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3103: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3104: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3105: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3106: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3109: Assignment to sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3125: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3126: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3127: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3128: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3129: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3130: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3131: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3132: Assignment to basesoc_csrbankarray_csrbank1_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3133: Assignment to sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3135: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3136: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3137: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3138: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3139: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3140: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3141: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3142: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3143: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3144: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3145: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3146: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3147: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3148: Assignment to basesoc_csrbankarray_csrbank1_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3209: Assignment to timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3211: Assignment to basesoc_csrbankarray_csrbank2_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3212: Assignment to basesoc_csrbankarray_csrbank2_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3213: Assignment to basesoc_csrbankarray_csrbank2_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3214: Assignment to basesoc_csrbankarray_csrbank2_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3215: Assignment to basesoc_csrbankarray_csrbank2_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3216: Assignment to basesoc_csrbankarray_csrbank2_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3217: Assignment to basesoc_csrbankarray_csrbank2_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3218: Assignment to basesoc_csrbankarray_csrbank2_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3219: Assignment to timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3220: Assignment to timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3246: Assignment to basesoc_csrbankarray_csrbank3_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3247: Assignment to basesoc_csrbankarray_csrbank3_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3248: Assignment to basesoc_csrbankarray_csrbank3_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3249: Assignment to basesoc_csrbankarray_csrbank3_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3250: Assignment to uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3251: Assignment to uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3289: Assignment to basesoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 3295: Assignment to basesoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 4272: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 4240: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 4320: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 4321: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 4305: Assignment to rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5658: Assignment to uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5675: Assignment to uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=4'b1010,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=4'b1000,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1000,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=5'b10000,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=5'b10000,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=270.0,CLKOUT4_DIVIDE=6'b100000,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=6'b100000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5738: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5741: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5747: Assignment to crg_unbuf_unused_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 5750: Assignment to crg_unbuf_unused_b ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6889: Assignment to sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6903: Assignment to sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6917: Assignment to sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" Line 6931: Assignment to sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <regs0>.
    Set property "shreg_extract = no" for signal <regs0>.
    Set property "register_balancing = no" for signal <regs1>.
    Set property "shreg_extract = no" for signal <regs1>.
WARNING:Xst:647 - Input <serial_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <serial_rts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" line 5582: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" line 5582: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" line 5582: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" line 5582: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" line 5582: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/waxwing_base_lm32/gateware/top.v" line 5582: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <ctrl_bus_errors>.
    Found 1-bit register for signal <rom_bus_ack>.
    Found 1-bit register for signal <sram_bus_ack>.
    Found 1-bit register for signal <interface_we>.
    Found 8-bit register for signal <interface_dat_w>.
    Found 14-bit register for signal <interface_adr>.
    Found 32-bit register for signal <bus_wishbone_dat_r>.
    Found 1-bit register for signal <bus_wishbone_ack>.
    Found 2-bit register for signal <counter>.
    Found 1-bit register for signal <uart_phy_sink_ready>.
    Found 8-bit register for signal <uart_phy_tx_reg>.
    Found 4-bit register for signal <uart_phy_tx_bitcount>.
    Found 1-bit register for signal <uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <uart_phy_source_valid>.
    Found 1-bit register for signal <uart_phy_rx_r>.
    Found 1-bit register for signal <uart_phy_rx_busy>.
    Found 4-bit register for signal <uart_phy_rx_bitcount>.
    Found 8-bit register for signal <uart_phy_source_payload_data>.
    Found 8-bit register for signal <uart_phy_rx_reg>.
    Found 32-bit register for signal <uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <uart_tx_pending>.
    Found 1-bit register for signal <uart_tx_old_trigger>.
    Found 1-bit register for signal <uart_rx_pending>.
    Found 1-bit register for signal <uart_rx_old_trigger>.
    Found 1-bit register for signal <uart_tx_fifo_readable>.
    Found 4-bit register for signal <uart_tx_fifo_produce>.
    Found 4-bit register for signal <uart_tx_fifo_consume>.
    Found 5-bit register for signal <uart_tx_fifo_level0>.
    Found 1-bit register for signal <uart_rx_fifo_readable>.
    Found 4-bit register for signal <uart_rx_fifo_produce>.
    Found 4-bit register for signal <uart_rx_fifo_consume>.
    Found 5-bit register for signal <uart_rx_fifo_level0>.
    Found 32-bit register for signal <timer0_value>.
    Found 32-bit register for signal <timer0_value_status>.
    Found 1-bit register for signal <timer0_zero_pending>.
    Found 1-bit register for signal <timer0_zero_old_trigger>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 32-bit register for signal <sdram_phaseinjector0_status>.
    Found 32-bit register for signal <sdram_phaseinjector1_status>.
    Found 8-bit register for signal <sdram_timer_count>.
    Found 13-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_generator_done>.
    Found 3-bit register for signal <sdram_generator_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine0_row>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine1_row>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine2_row>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <sdram_bankmachine3_row>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 2-bit register for signal <sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 2-bit register for signal <sdram_choose_cmd_grant>.
    Found 2-bit register for signal <sdram_choose_req_grant>.
    Found 2-bit register for signal <sdram_dfi_p0_bank>.
    Found 13-bit register for signal <sdram_dfi_p0_address>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p0_wrdata_en>.
    Found 2-bit register for signal <sdram_dfi_p1_bank>.
    Found 13-bit register for signal <sdram_dfi_p1_address>.
    Found 1-bit register for signal <sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p1_wrdata_en>.
    Found 2-bit register for signal <sdram_twtrcon_count>.
    Found 1-bit register for signal <sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <sdram_bandwidth_counter>.
    Found 1-bit register for signal <sdram_bandwidth_period>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <sdram_bandwidth_nreads>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 4-bit register for signal <basesoc_slave_sel_r>.
    Found 20-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <ctrl_storage_full<31>>.
    Found 1-bit register for signal <ctrl_storage_full<30>>.
    Found 1-bit register for signal <ctrl_storage_full<29>>.
    Found 1-bit register for signal <ctrl_storage_full<28>>.
    Found 1-bit register for signal <ctrl_storage_full<27>>.
    Found 1-bit register for signal <ctrl_storage_full<26>>.
    Found 1-bit register for signal <ctrl_storage_full<25>>.
    Found 1-bit register for signal <ctrl_storage_full<24>>.
    Found 1-bit register for signal <ctrl_storage_full<23>>.
    Found 1-bit register for signal <ctrl_storage_full<22>>.
    Found 1-bit register for signal <ctrl_storage_full<21>>.
    Found 1-bit register for signal <ctrl_storage_full<20>>.
    Found 1-bit register for signal <ctrl_storage_full<19>>.
    Found 1-bit register for signal <ctrl_storage_full<18>>.
    Found 1-bit register for signal <ctrl_storage_full<17>>.
    Found 1-bit register for signal <ctrl_storage_full<16>>.
    Found 1-bit register for signal <ctrl_storage_full<15>>.
    Found 1-bit register for signal <ctrl_storage_full<14>>.
    Found 1-bit register for signal <ctrl_storage_full<13>>.
    Found 1-bit register for signal <ctrl_storage_full<12>>.
    Found 1-bit register for signal <ctrl_storage_full<11>>.
    Found 1-bit register for signal <ctrl_storage_full<10>>.
    Found 1-bit register for signal <ctrl_storage_full<9>>.
    Found 1-bit register for signal <ctrl_storage_full<8>>.
    Found 1-bit register for signal <ctrl_storage_full<7>>.
    Found 1-bit register for signal <ctrl_storage_full<6>>.
    Found 1-bit register for signal <ctrl_storage_full<5>>.
    Found 1-bit register for signal <ctrl_storage_full<4>>.
    Found 1-bit register for signal <ctrl_storage_full<3>>.
    Found 1-bit register for signal <ctrl_storage_full<2>>.
    Found 1-bit register for signal <ctrl_storage_full<1>>.
    Found 1-bit register for signal <ctrl_storage_full<0>>.
    Found 1-bit register for signal <basesoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <timer0_load_storage_full<31>>.
    Found 1-bit register for signal <timer0_load_storage_full<30>>.
    Found 1-bit register for signal <timer0_load_storage_full<29>>.
    Found 1-bit register for signal <timer0_load_storage_full<28>>.
    Found 1-bit register for signal <timer0_load_storage_full<27>>.
    Found 1-bit register for signal <timer0_load_storage_full<26>>.
    Found 1-bit register for signal <timer0_load_storage_full<25>>.
    Found 1-bit register for signal <timer0_load_storage_full<24>>.
    Found 1-bit register for signal <timer0_load_storage_full<23>>.
    Found 1-bit register for signal <timer0_load_storage_full<22>>.
    Found 1-bit register for signal <timer0_load_storage_full<21>>.
    Found 1-bit register for signal <timer0_load_storage_full<20>>.
    Found 1-bit register for signal <timer0_load_storage_full<19>>.
    Found 1-bit register for signal <timer0_load_storage_full<18>>.
    Found 1-bit register for signal <timer0_load_storage_full<17>>.
    Found 1-bit register for signal <timer0_load_storage_full<16>>.
    Found 1-bit register for signal <timer0_load_storage_full<15>>.
    Found 1-bit register for signal <timer0_load_storage_full<14>>.
    Found 1-bit register for signal <timer0_load_storage_full<13>>.
    Found 1-bit register for signal <timer0_load_storage_full<12>>.
    Found 1-bit register for signal <timer0_load_storage_full<11>>.
    Found 1-bit register for signal <timer0_load_storage_full<10>>.
    Found 1-bit register for signal <timer0_load_storage_full<9>>.
    Found 1-bit register for signal <timer0_load_storage_full<8>>.
    Found 1-bit register for signal <timer0_load_storage_full<7>>.
    Found 1-bit register for signal <timer0_load_storage_full<6>>.
    Found 1-bit register for signal <timer0_load_storage_full<5>>.
    Found 1-bit register for signal <timer0_load_storage_full<4>>.
    Found 1-bit register for signal <timer0_load_storage_full<3>>.
    Found 1-bit register for signal <timer0_load_storage_full<2>>.
    Found 1-bit register for signal <timer0_load_storage_full<1>>.
    Found 1-bit register for signal <timer0_load_storage_full<0>>.
    Found 1-bit register for signal <timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <timer0_en_storage_full>.
    Found 1-bit register for signal <timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <uart_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <uart_phy_storage_full<31>>.
    Found 1-bit register for signal <uart_phy_storage_full<30>>.
    Found 1-bit register for signal <uart_phy_storage_full<29>>.
    Found 1-bit register for signal <uart_phy_storage_full<28>>.
    Found 1-bit register for signal <uart_phy_storage_full<27>>.
    Found 1-bit register for signal <uart_phy_storage_full<26>>.
    Found 1-bit register for signal <uart_phy_storage_full<25>>.
    Found 1-bit register for signal <uart_phy_storage_full<24>>.
    Found 1-bit register for signal <uart_phy_storage_full<23>>.
    Found 1-bit register for signal <uart_phy_storage_full<22>>.
    Found 1-bit register for signal <uart_phy_storage_full<21>>.
    Found 1-bit register for signal <uart_phy_storage_full<20>>.
    Found 1-bit register for signal <uart_phy_storage_full<19>>.
    Found 1-bit register for signal <uart_phy_storage_full<18>>.
    Found 1-bit register for signal <uart_phy_storage_full<17>>.
    Found 1-bit register for signal <uart_phy_storage_full<16>>.
    Found 1-bit register for signal <uart_phy_storage_full<15>>.
    Found 1-bit register for signal <uart_phy_storage_full<14>>.
    Found 1-bit register for signal <uart_phy_storage_full<13>>.
    Found 1-bit register for signal <uart_phy_storage_full<12>>.
    Found 1-bit register for signal <uart_phy_storage_full<11>>.
    Found 1-bit register for signal <uart_phy_storage_full<10>>.
    Found 1-bit register for signal <uart_phy_storage_full<9>>.
    Found 1-bit register for signal <uart_phy_storage_full<8>>.
    Found 1-bit register for signal <uart_phy_storage_full<7>>.
    Found 1-bit register for signal <uart_phy_storage_full<6>>.
    Found 1-bit register for signal <uart_phy_storage_full<5>>.
    Found 1-bit register for signal <uart_phy_storage_full<4>>.
    Found 1-bit register for signal <uart_phy_storage_full<3>>.
    Found 1-bit register for signal <uart_phy_storage_full<2>>.
    Found 1-bit register for signal <uart_phy_storage_full<1>>.
    Found 1-bit register for signal <uart_phy_storage_full<0>>.
    Found 1-bit register for signal <regs0>.
    Found 1-bit register for signal <regs1>.
    Found 13-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 164                                            |
    | Inputs             | 13                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 34                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_883_OUT> created at line 4233.
    Found 5-bit subtractor for signal <uart_tx_fifo_level0[4]_GND_1_o_sub_944_OUT> created at line 4432.
    Found 5-bit subtractor for signal <uart_rx_fifo_level0[4]_GND_1_o_sub_953_OUT> created at line 4454.
    Found 32-bit subtractor for signal <timer0_value[31]_GND_1_o_sub_957_OUT> created at line 4475.
    Found 8-bit subtractor for signal <sdram_timer_count[7]_GND_1_o_sub_967_OUT> created at line 4515.
    Found 4-bit subtractor for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_988_OUT> created at line 4573.
    Found 2-bit subtractor for signal <sdram_bankmachine0_twtpcon_count[1]_GND_1_o_sub_992_OUT> created at line 4596.
    Found 4-bit subtractor for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1004_OUT> created at line 4623.
    Found 2-bit subtractor for signal <sdram_bankmachine1_twtpcon_count[1]_GND_1_o_sub_1008_OUT> created at line 4646.
    Found 4-bit subtractor for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1020_OUT> created at line 4673.
    Found 2-bit subtractor for signal <sdram_bankmachine2_twtpcon_count[1]_GND_1_o_sub_1024_OUT> created at line 4696.
    Found 4-bit subtractor for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1036_OUT> created at line 4723.
    Found 2-bit subtractor for signal <sdram_bankmachine3_twtpcon_count[1]_GND_1_o_sub_1040_OUT> created at line 4746.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_1044_OUT> created at line 4757.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_1047_OUT> created at line 4764.
    Found 2-bit subtractor for signal <sdram_twtrcon_count[1]_GND_1_o_sub_1080_OUT> created at line 4919.
    Found 20-bit subtractor for signal <basesoc_count[19]_GND_1_o_sub_1121_OUT> created at line 5003.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_888_OUT<0>> created at line 4244.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_889_OUT<0>> created at line 4246.
    Found 32-bit adder for signal <ctrl_bus_errors[31]_GND_1_o_add_899_OUT> created at line 4308.
    Found 2-bit adder for signal <counter[1]_GND_1_o_add_906_OUT> created at line 4333.
    Found 4-bit adder for signal <uart_phy_tx_bitcount[3]_GND_1_o_add_909_OUT> created at line 4347.
    Found 33-bit adder for signal <n3482> created at line 4363.
    Found 4-bit adder for signal <uart_phy_rx_bitcount[3]_GND_1_o_add_921_OUT> created at line 4376.
    Found 33-bit adder for signal <n3487> created at line 4395.
    Found 4-bit adder for signal <uart_tx_fifo_produce[3]_GND_1_o_add_937_OUT> created at line 4421.
    Found 4-bit adder for signal <uart_tx_fifo_consume[3]_GND_1_o_add_939_OUT> created at line 4424.
    Found 5-bit adder for signal <uart_tx_fifo_level0[4]_GND_1_o_add_941_OUT> created at line 4428.
    Found 4-bit adder for signal <uart_rx_fifo_produce[3]_GND_1_o_add_946_OUT> created at line 4443.
    Found 4-bit adder for signal <uart_rx_fifo_consume[3]_GND_1_o_add_948_OUT> created at line 4446.
    Found 5-bit adder for signal <uart_rx_fifo_level0[4]_GND_1_o_add_950_OUT> created at line 4450.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_961_OUT> created at line 4494.
    Found 3-bit adder for signal <sdram_generator_counter[2]_GND_1_o_add_975_OUT> created at line 4545.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_981_OUT> created at line 4562.
    Found 3-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_983_OUT> created at line 4565.
    Found 4-bit adder for signal <sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_985_OUT> created at line 4569.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_997_OUT> created at line 4612.
    Found 3-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_999_OUT> created at line 4615.
    Found 4-bit adder for signal <sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1001_OUT> created at line 4619.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1013_OUT> created at line 4662.
    Found 3-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1015_OUT> created at line 4665.
    Found 4-bit adder for signal <sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1017_OUT> created at line 4669.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1029_OUT> created at line 4712.
    Found 3-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1031_OUT> created at line 4715.
    Found 4-bit adder for signal <sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1033_OUT> created at line 4719.
    Found 25-bit adder for signal <n3531> created at line 4930.
    Found 24-bit adder for signal <sdram_bandwidth_nreads[23]_GND_1_o_add_1084_OUT> created at line 4939.
    Found 24-bit adder for signal <sdram_bandwidth_nwrites[23]_GND_1_o_add_1086_OUT> created at line 4942.
    Found 1-bit 3-to-1 multiplexer for signal <ack> created at line 2923.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 3371.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 3388.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 3422.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 3439.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 3473.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 3490.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 3507.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 3524.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 3541.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 3575.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 3592.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 3626.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 3643.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 3660.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed6> created at line 3991.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 4008.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 4025.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 4042.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 4059.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 4076.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 4093.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 4110.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 4127.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 4144.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 4161.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 4178.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 4195.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 4212.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_csrbankarray_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_1123_OUT> created at line 5010.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT> created at line 5226.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_csrbankarray_interface3_bank_bus_adr[2]_GND_1_o_wide_mux_1134_OUT> created at line 5316.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_csrbankarray_interface4_bank_bus_adr[1]_basesoc_csrbankarray_csrbank4_tuning_word0_w[7]_wide_mux_1137_OUT> created at line 5343.
    Found 13-bit comparator equal for signal <sdram_bankmachine0_row_hit> created at line 1950
    Found 13-bit comparator not equal for signal <n0249> created at line 1966
    Found 13-bit comparator equal for signal <sdram_bankmachine1_row_hit> created at line 2106
    Found 13-bit comparator not equal for signal <n0348> created at line 2122
    Found 13-bit comparator equal for signal <sdram_bankmachine2_row_hit> created at line 2262
    Found 13-bit comparator not equal for signal <n0442> created at line 2278
    Found 13-bit comparator equal for signal <sdram_bankmachine3_row_hit> created at line 2418
    Found 13-bit comparator not equal for signal <n0536> created at line 2434
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_310_o> created at line 2615
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_311_o> created at line 2615
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_312_o> created at line 2616
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o> created at line 2616
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_314_o> created at line 2617
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_315_o> created at line 2617
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_316_o> created at line 2618
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_317_o> created at line 2618
    Found 21-bit comparator equal for signal <tag_do_tag[20]_GND_1_o_equal_409_o> created at line 2859
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_880_o> created at line 4229
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_888_o> created at line 4241
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  11 RAM(s).
	inferred  42 Adder/Subtractor(s).
	inferred 1314 D-type flip-flop(s).
	inferred  19 Comparator(s).
	inferred 304 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 4
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 57
 1-bit adder                                           : 2
 11-bit subtractor                                     : 1
 2-bit adder                                           : 5
 2-bit subtractor                                      : 5
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 7
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 8-bit subtractor                                      : 3
# Registers                                            : 398
 1-bit register                                        : 226
 10-bit register                                       : 5
 11-bit register                                       : 1
 13-bit register                                       : 11
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 21
 20-bit register                                       : 1
 21-bit register                                       : 4
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 3-bit register                                        : 14
 30-bit register                                       : 10
 32-bit register                                       : 34
 4-bit register                                        : 18
 5-bit register                                        : 7
 6-bit register                                        : 3
 8-bit register                                        : 33
# Comparators                                          : 30
 1-bit comparator equal                                : 10
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 21-bit comparator equal                               : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 452
 1-bit 2-to-1 multiplexer                              : 224
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 54
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 10
 2-bit 4-to-1 multiplexer                              : 2
 20-bit 2-to-1 multiplexer                             : 1
 23-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 47
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 58
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <sdram_timer_count>: 1 register on signal <sdram_timer_count>.
The following registers are absorbed into counter <ctrl_bus_errors>: 1 register on signal <ctrl_bus_errors>.
The following registers are absorbed into counter <uart_phy_tx_bitcount>: 1 register on signal <uart_phy_tx_bitcount>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <uart_phy_rx_bitcount>: 1 register on signal <uart_phy_rx_bitcount>.
The following registers are absorbed into counter <uart_tx_fifo_consume>: 1 register on signal <uart_tx_fifo_consume>.
The following registers are absorbed into counter <uart_tx_fifo_produce>: 1 register on signal <uart_tx_fifo_produce>.
The following registers are absorbed into counter <uart_tx_fifo_level0>: 1 register on signal <uart_tx_fifo_level0>.
The following registers are absorbed into counter <uart_rx_fifo_consume>: 1 register on signal <uart_rx_fifo_consume>.
The following registers are absorbed into counter <uart_rx_fifo_produce>: 1 register on signal <uart_rx_fifo_produce>.
The following registers are absorbed into counter <uart_rx_fifo_level0>: 1 register on signal <uart_rx_fifo_level0>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <sdram_bandwidth_nwrites>: 1 register on signal <sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <sdram_bandwidth_nreads>: 1 register on signal <sdram_bandwidth_nreads>.
The following registers are absorbed into counter <sdram_bankmachine0_twtpcon_count>: 1 register on signal <sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine1_twtpcon_count>: 1 register on signal <sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine2_twtpcon_count>: 1 register on signal <sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <sdram_bankmachine3_twtpcon_count>: 1 register on signal <sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <sdram_twtrcon_count>: 1 register on signal <sdram_twtrcon_count>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <dat_w>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <sram_we<3>>    | high     |
    |     weA<2>         | connected to signal <sram_we<2>>    | high     |
    |     weA<1>         | connected to signal <sram_we<1>>    | high     |
    |     weA<0>         | connected to signal <sram_we<0>>    | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<10:1>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"00",rhs_array_muxed32<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",port_cmd_payload_addr<22:10>,port_cmd_payload_addr<7:0>,port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 17
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 4
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 14
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
# Counters                                             : 41
 1-bit up counter                                      : 2
 11-bit down counter                                   : 1
 2-bit down counter                                    : 5
 2-bit up counter                                      : 1
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 3-bit up counter                                      : 8
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 8-bit down counter                                    : 3
# Registers                                            : 2285
 Flip-Flops                                            : 2285
# Comparators                                          : 30
 1-bit comparator equal                                : 10
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 4
 13-bit comparator not equal                           : 4
 21-bit comparator equal                               : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
# Multiplexers                                         : 949
 1-bit 2-to-1 multiplexer                              : 744
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 80
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 7
 2-bit 4-to-1 multiplexer                              : 2
 23-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 37
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 6
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 6
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 35
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 111   | 111
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_12> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <new_master_wdata_ready> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p1_wrdata_en> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 18.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_cmd_is_read> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <sdram_dfi_p0_rddata_en_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) ddram_cas_n has(ve) been backward balanced into : ddram_cas_n_BRB0 ddram_cas_n_BRB1 ddram_cas_n_BRB2.
	Register(s) ddram_ras_n has(ve) been backward balanced into : ddram_ras_n_BRB1 ddram_ras_n_BRB2.
	Register(s) ddram_we_n has(ve) been backward balanced into : ddram_we_n_BRB1 ddram_we_n_BRB2.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB2 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11 ddrphy_rddata_sr_2_BRB12 ddrphy_rddata_sr_2_BRB13.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB2 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11 ddrphy_rddata_sr_3_BRB13 ddrphy_rddata_sr_3_BRB14 ddrphy_rddata_sr_3_BRB15 ddrphy_rddata_sr_3_BRB16 ddrphy_rddata_sr_3_BRB18.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB3 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10 ddrphy_rddata_sr_4_BRB11 ddrphy_rddata_sr_4_BRB13 ddrphy_rddata_sr_4_BRB14 ddrphy_rddata_sr_4_BRB15 ddrphy_rddata_sr_4_BRB16 ddrphy_rddata_sr_4_BRB17 ddrphy_rddata_sr_4_BRB19.
	Register(s) ddrphy_record0_cas_n has(ve) been backward balanced into : ddrphy_record0_cas_n_BRB0 .
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) ddrphy_record0_ras_n has(ve) been backward balanced into : ddrphy_record0_ras_n_BRB0 ddrphy_record0_ras_n_BRB1.
	Register(s) ddrphy_record0_we_n has(ve) been backward balanced into : ddrphy_record0_we_n_BRB0 .
	Register(s) ddrphy_record1_cas_n has(ve) been backward balanced into : ddrphy_record1_cas_n_BRB0 ddrphy_record1_cas_n_BRB1.
	Register(s) ddrphy_record1_ras_n has(ve) been backward balanced into : ddrphy_record1_ras_n_BRB0 .
	Register(s) ddrphy_record1_we_n has(ve) been backward balanced into : ddrphy_record1_we_n_BRB0 .
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20 new_master_rdata_valid3_BRB21 new_master_rdata_valid3_BRB22 new_master_rdata_valid3_BRB23 new_master_rdata_valid3_BRB24 new_master_rdata_valid3_BRB25.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3 new_master_rdata_valid4_BRB4 new_master_rdata_valid4_BRB5.
	Register(s) sdram_dfi_p0_rddata_en has(ve) been backward balanced into : sdram_dfi_p0_rddata_en_BRB0 sdram_dfi_p0_rddata_en_BRB1 sdram_dfi_p0_rddata_en_BRB2 sdram_dfi_p0_rddata_en_BRB3 sdram_dfi_p0_rddata_en_BRB5 sdram_dfi_p0_rddata_en_BRB6 sdram_dfi_p0_rddata_en_BRB7 sdram_dfi_p0_rddata_en_BRB8 sdram_dfi_p0_rddata_en_BRB9 sdram_dfi_p0_rddata_en_BRB11.
Unit <top> processed.
FlipFlop bankmachine0_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop bankmachine0_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop bankmachine2_state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop bankmachine2_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop interface_adr_0 has been replicated 1 time(s)
FlipFlop interface_adr_1 has been replicated 1 time(s)
FlipFlop interface_adr_2 has been replicated 1 time(s)
FlipFlop interface_adr_3 has been replicated 1 time(s)
FlipFlop interface_adr_4 has been replicated 1 time(s)
FlipFlop interface_adr_5 has been replicated 1 time(s)
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/icache/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop lm32_cpu/load_store_unit/dcache/state_FSM_FFd1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB0>.
	Found 5-bit shift register for signal <new_master_rdata_valid4_BRB1>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB13>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB15>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB16>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB18>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB20>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB3>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB21>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB22>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB23>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB24>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB25>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB0>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_3_BRB16>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB17>.
	Found 2-bit shift register for signal <ddrphy_rddata_sr_4_BRB19>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2464
 Flip-Flops                                            : 2464
# Shift Registers                                      : 41
 2-bit shift register                                  : 4
 3-bit shift register                                  : 7
 4-bit shift register                                  : 28
 5-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4695
#      GND                         : 1
#      INV                         : 93
#      LUT1                        : 118
#      LUT2                        : 558
#      LUT3                        : 643
#      LUT4                        : 260
#      LUT5                        : 630
#      LUT6                        : 1327
#      MUXCY                       : 503
#      MUXF7                       : 84
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 445
# FlipFlops/Latches                : 2517
#      FD                          : 87
#      FDE                         : 144
#      FDP                         : 4
#      FDR                         : 586
#      FDRE                        : 1575
#      FDS                         : 21
#      FDSE                        : 94
#      ODDR2                       : 6
# RAMS                             : 212
#      RAM16X1D                    : 104
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 41
#      RAMB8BWER                   : 3
# Shift Registers                  : 41
#      SRLC16E                     : 41
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 46
#      BUFIO2                      : 1
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 24
#      OBUFT                       : 2
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 36
#      BUFPLL                      : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:            2517  out of  54576     4%  
 Number of Slice LUTs:                 4006  out of  27288    14%  
    Number used as Logic:              3629  out of  27288    13%  
    Number used as Memory:              377  out of   6408     5%  
       Number used as RAM:              336
       Number used as SRL:               41

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4756
   Number with an unused Flip Flop:    2239  out of   4756    47%  
   Number with an unused LUT:           750  out of   4756    15%  
   Number of fully used LUT-FF pairs:  1767  out of   4756    37%  
   Number of unique control sets:       107

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  45  out of    218    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               43  out of    116    37%  
    Number using Block RAM only:         43
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 2699  |
clk100                             | PLL_ADV:CLKOUT2        | 80    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.349ns (Maximum Frequency: 229.935MHz)
   Minimum input arrival time before clock: 3.448ns
   Maximum output required time after clock: 6.698ns
   Maximum combinational path delay: 3.593ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 4.349ns (frequency: 229.935MHz)
  Total number of paths / destination ports: 456080 / 9744
-------------------------------------------------------------------------
Delay:               13.917ns (Levels of Logic = 1)
  Source:            lm32_cpu/multiplier/Mmult_n0023 (DSP)
  Destination:       lm32_cpu/multiplier/Mmult_n00232 (DSP)
  Source Clock:      clk100 rising 0.3X
  Destination Clock: clk100 rising 0.3X

  Data Path: lm32_cpu/multiplier/Mmult_n0023 to lm32_cpu/multiplier/Mmult_n00232
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   7.889   1.234  lm32_cpu/multiplier/Mmult_n0023 (lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  lm32_cpu/multiplier/Mmult_n00231 (lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47)
     DSP48A1:PCIN47            1.645          lm32_cpu/multiplier/Mmult_n00232
    ----------------------------------------
    Total                     13.917ns (12.683ns logic, 1.234ns route)
                                       (91.1% logic, 8.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 195 / 195
-------------------------------------------------------------------------
Offset:              3.448ns (Levels of Logic = 2)
  Source:            user_btn0 (PAD)
  Destination:       FDPE (FF)
  Destination Clock: clk100 rising 0.3X

  Data Path: user_btn0 to FDPE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  user_btn0_IBUF (user_btn0_IBUF)
     INV:I->O              2   0.255   0.725  xilinxasyncresetsynchronizerimpl01_INV_0 (xilinxasyncresetsynchronizerimpl0)
     FDP:PRE                   0.459          FDPE
    ----------------------------------------
    Total                      3.448ns (2.042ns logic, 1.406ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 550 / 188
-------------------------------------------------------------------------
Offset:              6.698ns (Levels of Logic = 2)
  Source:            sdram_storage_full_0 (FF)
  Destination:       OSERDES2:D4 (PAD)
  Source Clock:      clk100 rising 0.3X

  Data Path: sdram_storage_full_0 to OSERDES2:D4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           176   0.525   2.619  sdram_storage_full_0 (sdram_storage_full_0)
     LUT3:I0->O           64   0.235   2.385  mux120111 (mux12011)
     LUT6:I0->O            1   0.254   0.681  mux12911 (sdram_master_p0_wrdata<18>)
    OSERDES2:D4                0.000          OSERDES2_2
    ----------------------------------------
    Total                      6.698ns (1.014ns logic, 5.684ns route)
                                       (15.1% logic, 84.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 119 / 103
-------------------------------------------------------------------------
Delay:               3.593ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.681  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.912          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.593ns (2.912ns logic, 0.681ns route)
                                       (81.0% logic, 19.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.917|         |    2.270|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 44.00 secs
Total CPU time to Xst completion: 43.85 secs
 
--> 


Total memory usage is 468404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  384 (   0 filtered)
Number of infos    :   56 (   0 filtered)

