{
  "design": {
    "design_info": {
      "boundary_crc": "0xCAB3D215CAB3D215",
      "device": "xc7z020clg400-3",
      "name": "rs_en_test",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sim_clk_gen_0": "",
      "RS_EN_GEN_0": ""
    },
    "ports": {
      "simend_0": {
        "direction": "O"
      },
      "simstart_0": {
        "direction": "O"
      }
    },
    "components": {
      "sim_clk_gen_0": {
        "vlnv": "xilinx.com:ip:sim_clk_gen:1.0",
        "xci_name": "rs_en_test_sim_clk_gen_0_0",
        "parameters": {
          "INITIAL_RESET_CLOCK_CYCLES": {
            "value": "1000"
          }
        }
      },
      "RS_EN_GEN_0": {
        "vlnv": "xilinx.com:module_ref:RS_EN_GEN:1.0",
        "xci_name": "rs_en_test_RS_EN_GEN_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RS_EN_GEN",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "rs_en_test_sim_clk_gen_0_0_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "simstart": {
            "direction": "O"
          },
          "simend": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "sim_clk_gen_0_clk": {
        "ports": [
          "sim_clk_gen_0/clk",
          "RS_EN_GEN_0/clk"
        ]
      },
      "sim_clk_gen_0_sync_rst": {
        "ports": [
          "sim_clk_gen_0/sync_rst",
          "RS_EN_GEN_0/rst_n"
        ]
      },
      "RS_EN_GEN_0_simend": {
        "ports": [
          "RS_EN_GEN_0/simend",
          "simend_0"
        ]
      },
      "RS_EN_GEN_0_simstart": {
        "ports": [
          "RS_EN_GEN_0/simstart",
          "simstart_0"
        ]
      }
    }
  }
}