

================================================================
== Vitis HLS Report for 'gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2'
================================================================
* Date:           Wed Dec 25 16:20:51 2024

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        gemm_vitis
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_A_VITIS_LOOP_48_2  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      71|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_387_p2       |         +|   0|  0|  12|          12|           1|
    |add_ln47_fu_449_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln48_fu_435_p2         |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_476           |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_381_p2        |      icmp|   0|  0|  14|          12|          13|
    |icmp_ln48_fu_407_p2        |      icmp|   0|  0|  14|           8|           9|
    |select_ln47_1_fu_455_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln47_fu_413_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  87|          50|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |gmem0_blk_n_R                          |   9|          2|    1|          2|
    |i_fu_132                               |   9|          2|    5|         10|
    |indvar_flatten6_fu_136                 |   9|          2|   12|         24|
    |j_fu_128                               |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|   40|         80|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem0_addr_read_reg_561                    |  32|   0|   32|          0|
    |i_fu_132                                   |   5|   0|    5|          0|
    |icmp_ln48_reg_547                          |   1|   0|    1|          0|
    |indvar_flatten6_fu_136                     |  12|   0|   12|          0|
    |j_fu_128                                   |   8|   0|    8|          0|
    |lshr_ln1_reg_556                           |   3|   0|    3|          0|
    |trunc_ln48_1_reg_552                       |   4|   0|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  71|   0|   71|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  gemm_kernel_Pipeline_LOAD_A_VITIS_LOOP_48_2|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|    9|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                                        gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                                        gmem0|       pointer|
|p_cast_cast             |   in|   62|     ap_none|                                  p_cast_cast|        scalar|
|A_block_address0        |  out|    7|   ap_memory|                                      A_block|         array|
|A_block_ce0             |  out|    1|   ap_memory|                                      A_block|         array|
|A_block_we0             |  out|    1|   ap_memory|                                      A_block|         array|
|A_block_d0              |  out|   32|   ap_memory|                                      A_block|         array|
|A_block_1_address0      |  out|    7|   ap_memory|                                    A_block_1|         array|
|A_block_1_ce0           |  out|    1|   ap_memory|                                    A_block_1|         array|
|A_block_1_we0           |  out|    1|   ap_memory|                                    A_block_1|         array|
|A_block_1_d0            |  out|   32|   ap_memory|                                    A_block_1|         array|
|A_block_2_address0      |  out|    7|   ap_memory|                                    A_block_2|         array|
|A_block_2_ce0           |  out|    1|   ap_memory|                                    A_block_2|         array|
|A_block_2_we0           |  out|    1|   ap_memory|                                    A_block_2|         array|
|A_block_2_d0            |  out|   32|   ap_memory|                                    A_block_2|         array|
|A_block_3_address0      |  out|    7|   ap_memory|                                    A_block_3|         array|
|A_block_3_ce0           |  out|    1|   ap_memory|                                    A_block_3|         array|
|A_block_3_we0           |  out|    1|   ap_memory|                                    A_block_3|         array|
|A_block_3_d0            |  out|   32|   ap_memory|                                    A_block_3|         array|
|A_block_4_address0      |  out|    7|   ap_memory|                                    A_block_4|         array|
|A_block_4_ce0           |  out|    1|   ap_memory|                                    A_block_4|         array|
|A_block_4_we0           |  out|    1|   ap_memory|                                    A_block_4|         array|
|A_block_4_d0            |  out|   32|   ap_memory|                                    A_block_4|         array|
|A_block_5_address0      |  out|    7|   ap_memory|                                    A_block_5|         array|
|A_block_5_ce0           |  out|    1|   ap_memory|                                    A_block_5|         array|
|A_block_5_we0           |  out|    1|   ap_memory|                                    A_block_5|         array|
|A_block_5_d0            |  out|   32|   ap_memory|                                    A_block_5|         array|
|A_block_6_address0      |  out|    7|   ap_memory|                                    A_block_6|         array|
|A_block_6_ce0           |  out|    1|   ap_memory|                                    A_block_6|         array|
|A_block_6_we0           |  out|    1|   ap_memory|                                    A_block_6|         array|
|A_block_6_d0            |  out|   32|   ap_memory|                                    A_block_6|         array|
|A_block_7_address0      |  out|    7|   ap_memory|                                    A_block_7|         array|
|A_block_7_ce0           |  out|    1|   ap_memory|                                    A_block_7|         array|
|A_block_7_we0           |  out|    1|   ap_memory|                                    A_block_7|         array|
|A_block_7_d0            |  out|   32|   ap_memory|                                    A_block_7|         array|
|A_block_8_address0      |  out|    7|   ap_memory|                                    A_block_8|         array|
|A_block_8_ce0           |  out|    1|   ap_memory|                                    A_block_8|         array|
|A_block_8_we0           |  out|    1|   ap_memory|                                    A_block_8|         array|
|A_block_8_d0            |  out|   32|   ap_memory|                                    A_block_8|         array|
|A_block_9_address0      |  out|    7|   ap_memory|                                    A_block_9|         array|
|A_block_9_ce0           |  out|    1|   ap_memory|                                    A_block_9|         array|
|A_block_9_we0           |  out|    1|   ap_memory|                                    A_block_9|         array|
|A_block_9_d0            |  out|   32|   ap_memory|                                    A_block_9|         array|
|A_block_10_address0     |  out|    7|   ap_memory|                                   A_block_10|         array|
|A_block_10_ce0          |  out|    1|   ap_memory|                                   A_block_10|         array|
|A_block_10_we0          |  out|    1|   ap_memory|                                   A_block_10|         array|
|A_block_10_d0           |  out|   32|   ap_memory|                                   A_block_10|         array|
|A_block_11_address0     |  out|    7|   ap_memory|                                   A_block_11|         array|
|A_block_11_ce0          |  out|    1|   ap_memory|                                   A_block_11|         array|
|A_block_11_we0          |  out|    1|   ap_memory|                                   A_block_11|         array|
|A_block_11_d0           |  out|   32|   ap_memory|                                   A_block_11|         array|
|A_block_12_address0     |  out|    7|   ap_memory|                                   A_block_12|         array|
|A_block_12_ce0          |  out|    1|   ap_memory|                                   A_block_12|         array|
|A_block_12_we0          |  out|    1|   ap_memory|                                   A_block_12|         array|
|A_block_12_d0           |  out|   32|   ap_memory|                                   A_block_12|         array|
|A_block_13_address0     |  out|    7|   ap_memory|                                   A_block_13|         array|
|A_block_13_ce0          |  out|    1|   ap_memory|                                   A_block_13|         array|
|A_block_13_we0          |  out|    1|   ap_memory|                                   A_block_13|         array|
|A_block_13_d0           |  out|   32|   ap_memory|                                   A_block_13|         array|
|A_block_14_address0     |  out|    7|   ap_memory|                                   A_block_14|         array|
|A_block_14_ce0          |  out|    1|   ap_memory|                                   A_block_14|         array|
|A_block_14_we0          |  out|    1|   ap_memory|                                   A_block_14|         array|
|A_block_14_d0           |  out|   32|   ap_memory|                                   A_block_14|         array|
|A_block_15_address0     |  out|    7|   ap_memory|                                   A_block_15|         array|
|A_block_15_ce0          |  out|    1|   ap_memory|                                   A_block_15|         array|
|A_block_15_we0          |  out|    1|   ap_memory|                                   A_block_15|         array|
|A_block_15_d0           |  out|   32|   ap_memory|                                   A_block_15|         array|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

