<root><simulation><result_generated_time />2023-05-16 18:32:20<layer><layer_spec />{'B': 1, 'K': 273, 'C': 512, 'OY': 19, 'OX': 19, 'IY': 19, 'IX': 19, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />50459136<total_data_size_element />{'W': 139776, 'I': 184832, 'O': 98553}<total_data_reuse />{'W': 361, 'I': 273.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/14</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />120</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [512, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16)], [('C', 32)]], [], []]<I />[[], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 19), ('K', 39), ('OY', 19)], [('K', 7)], []]<I />[[('OX', 19), ('K', 39)], [('OY', 19), ('K', 7)], []]<O />[[('OX', 19)], [('K', 39), ('OY', 19), ('K', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 361, 1, 1], 'I': [1.0, 39.0, 7.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [312, 1118208, 1118208], 'I': [152, 1478656, 1478656], 'O': [152, 788424, 788424], 'O_partial': [0, 0, 0], 'O_final': [152, 788424, 788424]}<actual_mem_utilization_individual />{'W': [0.61, 0.03, 0.0], 'I': [0.3, 0.04, 0.0], 'O': [0.3, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.61, 0.1, 0.0], 'I': [0.3, 0.1, 0.0], 'O': [0.3, 0.1, 0.0]}<effective_mem_size_bit />{'W': [312, 159744, 1118208], 'I': [152, 1478656, 1478656], 'O': [8, 20216, 788424], 'O_partial': [0, 0, 0], 'O_final': [8, 20216, 788424]}<total_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [512, 1, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 512, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2655744, 139776], [139776, 139776], [139776, 0]]<I />[[50459136, 1293824], [1293824, 184832], [184832, 0]]<O />[[(0, 98553), (98553, 0)], [(0, 98553), (98553, 0)], [(0, 98553), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 98553), (98553, 0)], [(0, 98553), (98553, 0)], [(0, 98553), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[331968, 17472], [2184, 2184], [546, 0]]<I />[[6307392, 161728], [20216, 2888], [722, 0]]<O />[[(0, 12319), (12319, 0)], [(0, 1540), (1540, 0)], [(0, 385), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 12319], [12319, 0]), ([0, 1540], [1540, 0]), ([0, 385], [0, 0])]</mem_access_count_word><mac_count><active />50459136<idle />50459136</mac_count></basic_info><energy><total_energy />112834269.2<mem_energy_breakdown><W />[117.9, 432.8, 727.2]<I />[2178.4, 2396.6, 961.6]<O />[8.6, 305.2, 512.7]</mem_energy_breakdown><MAC_energy><active_MAC />110303671.3<idle_MAC />2522956.8<total />112826628.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4748<utilization_without_data_loading />0.5<utilization_spatial />0.5<utilization_temporal_with_data_loading />0.9497<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />103777<latency_cycle_without_data_loading />98553<ideal_computing_cycle />98553<data_loading><load_cycle_total />5224<load_cycle_individual />{'W': [312, 2184, 0], 'I': [152, 2888, 0]}<load_cycle_combined />{'W': 2184, 'I': 2888}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-98552], [-4416, -2574], [-98553, -98553]], 'I': [[-98552], [-97548, -77748], [-98553, -98553]], 'O': [[-98553], [-88179, -98553], [-97013, -98168]]}<mem_stall_cycle_shared />{'W': [[-98552], [-4416, 0], [0, 0]], 'I': [[-98552], [-97548, 0], [0, 0]], 'O': [[-98553], [-88179, -98553], [-97013, -98168]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [312, 1118208, 1118208], 'I': [152, 1478656, 1478656], 'O': [152, 788424, 788424], 'O_partial': [0, 0, 0], 'O_final': [152, 788424, 788424]}<data_size_each_level_total />{'W': [159744, 1118208, 1118208], 'I': [77824, 1478656, 1478656], 'O': [152, 788424, 788424]}<loop_cycles_each_level />{'W': [14079, 98553, 98553], 'I': [741, 98553, 98553], 'O': [19, 98553, 98553]}<top_ir_loop_size />{'W': [19, 1, 1], 'I': [39, 7, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [11.3, 11.3], [11.3, 11.3]], 'I': [[8.0, 0.2], [105.0, 15.0], [15.0, 15.0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.4], [215.6, 11.3], [11.3, 11.3]], 'I': [[8.0, 8.0], [4096.0, 105.0], [105.0, 15.0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 8.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.4], [215.6, 11.3], [11.3, 0]], 'I': [[8.0, 0.2], [105.0, 15.0], [15.0, 0]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.4], [328.6, 34.3], [26.3, 8.0]], 'I': [[8.0, 0.2], [328.6, 34.3], [26.3, 8.0]], 'O': [[8.0, 8.0], [328.6, 34.3], [26.3, 8.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 98553], [741, 14079, 7], [98553, 98553, 1]], 'I': [[1, 1, 98553], [741, 741, 133], [98553, 98553, 1]], 'O': [[1, 1, 98553], [19, 19, 5187], [98553, 98553, 1]]}<trans_time_real />{'W': [[0, 1, 98553], [[5, 14079, 7], [312, 14079, 7]], [[2184, 98553, 1], [546, 98553, 1]]], 'I': [[0, 1, 98553], [[2, 741, 133], [152, 741, 133]], [[2888, 98553, 1], [722, 98553, 1]]], 'O': [[0, 1, 98553], [[2, 19, 5187], [0, 19, 5187]], [[1540, 98553, 1], [385, 98553, 1]]]}<single_stall_cycle />{'W': [[-1], [-736, -429], [-96369, -98007]], 'I': [[-1], [-739, -589], [-95665, -97831]], 'O': [[-1], [-17, -19], [-97013, -98168]]}<single_stall_count />{'W': [98552, 6, 0], 'I': [98552, 132, 0], 'O': [98553, 5187, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1540, 0]}, 1: {'W': [1872, 0], 'I': [20064, 0], 'O': [10374, 1540]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-98553, -98553], [-97013, -98553]], 1: [[-76617, -98553], [-88179, -97013]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.0<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>