 
****************************************
Report : qor
Design : fpu
Version: M-2016.12-SP1
Date   : Tue May 14 01:02:40 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:         35.71
  Critical Path Slack:         -20.88
  Critical Path Clk Period:     15.00
  Total Negative Slack:     -45734.12
  No. of Violating Paths:     3511.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3571
  Hierarchical Port Count:      59220
  Leaf Cell Count:              38463
  Buf/Inv Cell Count:            8156
  Buf Cell Count:                 284
  Inv Cell Count:                7872
  CT Buf/Inv Cell Count:           15
  Combinational Cell Count:     30909
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    81494.577491
  Noncombinational Area: 50136.257891
  Buf/Inv Area:          12137.409207
  Total Buffer Area:           947.96
  Total Inverter Area:       11189.45
  Macro/Black Box Area:      0.000000
  Net Area:              31733.106853
  -----------------------------------
  Cell Area:            131630.835381
  Design Area:          163363.942234


  Design Rules
  -----------------------------------
  Total Number of Nets:         43862
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   29.88
  Logic Optimization:                 58.76
  Mapping Optimization:              161.75
  -----------------------------------------
  Overall Compile Time:              281.04
  Overall Compile Wall Clock Time:   282.29

  --------------------------------------------------------------------

  Design  WNS: 20.88  TNS: 45734.12  Number of Violating Paths: 3511


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
