Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Aug 13 21:01:18 2020
| Host         : DCOMP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_controller_top_timing_summary_routed.rpt -pb fpga_controller_top_timing_summary_routed.pb -rpx fpga_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_controller_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.288        0.000                      0                  680        0.187        0.000                      0                  680        4.020        0.000                       0                   447  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.288        0.000                      0                  680        0.187        0.000                      0                  680        4.020        0.000                       0                   447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc_pump_off_input_conditioned/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.609     5.193    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.692     6.341    mc_pump_off_input_conditioned/M_ctr_q_reg[3]
    SLICE_X64Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.465 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.234     7.699    mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_1/O
                         net (fo=22, routed)          0.842     8.665    mc_pump_off_input_conditioned/polor_relay_OBUF[0]
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.495    14.899    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[0]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.953    mc_pump_off_input_conditioned/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc_pump_off_input_conditioned/M_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.609     5.193    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.692     6.341    mc_pump_off_input_conditioned/M_ctr_q_reg[3]
    SLICE_X64Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.465 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.234     7.699    mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_1/O
                         net (fo=22, routed)          0.842     8.665    mc_pump_off_input_conditioned/polor_relay_OBUF[0]
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.495    14.899    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[1]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.953    mc_pump_off_input_conditioned/M_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc_pump_off_input_conditioned/M_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.609     5.193    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.692     6.341    mc_pump_off_input_conditioned/M_ctr_q_reg[3]
    SLICE_X64Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.465 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.234     7.699    mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_1/O
                         net (fo=22, routed)          0.842     8.665    mc_pump_off_input_conditioned/polor_relay_OBUF[0]
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.495    14.899    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[2]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.953    mc_pump_off_input_conditioned/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc_pump_off_input_conditioned/M_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.609     5.193    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.456     5.649 f  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.692     6.341    mc_pump_off_input_conditioned/M_ctr_q_reg[3]
    SLICE_X64Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.465 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.234     7.699    mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.823 r  mc_pump_off_input_conditioned/polor_relay_OBUF[1]_inst_i_1/O
                         net (fo=22, routed)          0.842     8.665    mc_pump_off_input_conditioned/polor_relay_OBUF[0]
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.495    14.899    mc_pump_off_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  mc_pump_off_input_conditioned/M_ctr_q_reg[3]/C
                         clock pessimism              0.294    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.953    mc_pump_off_input_conditioned/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float_valve_low_input_conditioned/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.962%)  route 2.456ns (77.038%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.613     5.197    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  float_valve_low_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.339    float_valve_low_input_conditioned/M_ctr_q_reg[3]
    SLICE_X58Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.463 r  float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.974     7.438    float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.152     7.590 r  float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.795     8.385    float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2_n_0
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.500    14.904    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.407    14.734    float_valve_low_input_conditioned/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float_valve_low_input_conditioned/M_ctr_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.962%)  route 2.456ns (77.038%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.613     5.197    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  float_valve_low_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.339    float_valve_low_input_conditioned/M_ctr_q_reg[3]
    SLICE_X58Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.463 r  float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.974     7.438    float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.152     7.590 r  float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.795     8.385    float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2_n_0
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.500    14.904    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.407    14.734    float_valve_low_input_conditioned/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float_valve_low_input_conditioned/M_ctr_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.962%)  route 2.456ns (77.038%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.613     5.197    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  float_valve_low_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.339    float_valve_low_input_conditioned/M_ctr_q_reg[3]
    SLICE_X58Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.463 r  float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.974     7.438    float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.152     7.590 r  float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.795     8.385    float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2_n_0
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.500    14.904    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[8]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.407    14.734    float_valve_low_input_conditioned/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float_valve_low_input_conditioned/M_ctr_q_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.732ns (22.962%)  route 2.456ns (77.038%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.613     5.197    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y80         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  float_valve_low_input_conditioned/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.686     6.339    float_valve_low_input_conditioned/M_ctr_q_reg[3]
    SLICE_X58Y80         LUT4 (Prop_lut4_I0_O)        0.124     6.463 r  float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.974     7.438    float_valve_low_input_conditioned/led_OBUF[0]_inst_i_2_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.152     7.590 r  float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2/O
                         net (fo=20, routed)          0.795     8.385    float_valve_low_input_conditioned/M_ctr_q[0]_i_2__2_n_0
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.500    14.904    float_valve_low_input_conditioned/clk_IBUF_BUFG
    SLICE_X59Y82         FDRE                                         r  float_valve_low_input_conditioned/M_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.407    14.734    float_valve_low_input_conditioned/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 mc_waste_water_input_conditioned/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc_waste_water_input_conditioned/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.828ns (24.730%)  route 2.520ns (75.270%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.617     5.201    mc_waste_water_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  mc_waste_water_input_conditioned/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  mc_waste_water_input_conditioned/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.814     6.471    mc_waste_water_input_conditioned/M_ctr_q_reg[5]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.595 r  mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.571     7.166    mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_4_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.452     7.742    mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.866 r  mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_1/O
                         net (fo=22, routed)          0.683     8.549    mc_waste_water_input_conditioned/waste_water_relay_OBUF[0]
    SLICE_X65Y84         FDRE                                         r  mc_waste_water_input_conditioned/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.503    14.907    mc_waste_water_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  mc_waste_water_input_conditioned/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.939    mc_waste_water_input_conditioned/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 mc_waste_water_input_conditioned/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc_waste_water_input_conditioned/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 0.828ns (24.730%)  route 2.520ns (75.270%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.617     5.201    mc_waste_water_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y82         FDRE                                         r  mc_waste_water_input_conditioned/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  mc_waste_water_input_conditioned/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.814     6.471    mc_waste_water_input_conditioned/M_ctr_q_reg[5]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.124     6.595 r  mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.571     7.166    mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_4_n_0
    SLICE_X64Y84         LUT5 (Prop_lut5_I4_O)        0.124     7.290 r  mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.452     7.742    mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.866 r  mc_waste_water_input_conditioned/waste_water_relay_OBUF[1]_inst_i_1/O
                         net (fo=22, routed)          0.683     8.549    mc_waste_water_input_conditioned/waste_water_relay_OBUF[0]
    SLICE_X65Y84         FDRE                                         r  mc_waste_water_input_conditioned/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         1.503    14.907    mc_waste_water_input_conditioned/clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  mc_waste_water_input_conditioned/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X65Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.939    mc_waste_water_input_conditioned/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.549    
  -------------------------------------------------------------------
                         slack                                  6.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 float_valve_low_input_conditioned/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            float_valve_low_input_conditioned/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.547%)  route 0.107ns (39.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.588     1.532    float_valve_low_input_conditioned/sync/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  float_valve_low_input_conditioned/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  float_valve_low_input_conditioned/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.107     1.803    float_valve_low_input_conditioned/sync/M_pipe_d__3[1]
    SLICE_X62Y83         FDRE                                         r  float_valve_low_input_conditioned/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.856     2.046    float_valve_low_input_conditioned/sync/clk_IBUF_BUFG
    SLICE_X62Y83         FDRE                                         r  float_valve_low_input_conditioned/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.070     1.616    float_valve_low_input_conditioned/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[1023]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[1055]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.580     1.524    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y73         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1023]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.856 r  waiting_pump_on/M_pipe_q_reg[1023]_srl32/Q31
                         net (fo=1, routed)           0.000     1.856    waiting_pump_on/xlnx_opt_
    SLICE_X60Y73         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1055]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.846     2.036    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y73         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1055]_srl32/CLK
                         clock pessimism             -0.513     1.524    
    SLICE_X60Y73         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.641    waiting_pump_on/M_pipe_q_reg[1055]_srl32
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[2815]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[2847]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.588     1.532    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[2815]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.864 r  waiting_pump_on/M_pipe_q_reg[2815]_srl32/Q31
                         net (fo=1, routed)           0.000     1.864    waiting_pump_on/xlnx_opt__16
    SLICE_X60Y64         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[2847]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.856     2.046    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[2847]_srl32/CLK
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.649    waiting_pump_on/M_pipe_q_reg[2847]_srl32
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[3071]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[3103]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.588     1.532    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y63         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[3071]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.864 r  waiting_pump_on/M_pipe_q_reg[3071]_srl32/Q31
                         net (fo=1, routed)           0.000     1.864    waiting_pump_on/xlnx_opt__18
    SLICE_X60Y63         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[3103]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.856     2.046    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y63         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[3103]_srl32/CLK
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y63         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.649    waiting_pump_on/M_pipe_q_reg[3103]_srl32
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[511]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[543]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.580     1.524    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y76         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[511]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.856 r  waiting_pump_on/M_pipe_q_reg[511]_srl32/Q31
                         net (fo=1, routed)           0.000     1.856    waiting_pump_on/xlnx_opt__36
    SLICE_X60Y76         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[543]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.846     2.036    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y76         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[543]_srl32/CLK
                         clock pessimism             -0.513     1.524    
    SLICE_X60Y76         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.641    waiting_pump_on/M_pipe_q_reg[543]_srl32
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[8959]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[8991]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.558     1.502    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X46Y64         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[8959]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.834 r  waiting_pump_on/M_pipe_q_reg[8959]_srl32/Q31
                         net (fo=1, routed)           0.000     1.834    waiting_pump_on/xlnx_opt__68
    SLICE_X46Y64         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[8991]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.826     2.016    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X46Y64         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[8991]_srl32/CLK
                         clock pessimism             -0.515     1.502    
    SLICE_X46Y64         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.619    waiting_pump_on/M_pipe_q_reg[8991]_srl32
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[9471]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[9503]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.558     1.502    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X46Y63         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[9471]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.834 r  waiting_pump_on/M_pipe_q_reg[9471]_srl32/Q31
                         net (fo=1, routed)           0.000     1.834    waiting_pump_on/xlnx_opt__73
    SLICE_X46Y63         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[9503]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.826     2.016    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X46Y63         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[9503]_srl32/CLK
                         clock pessimism             -0.515     1.502    
    SLICE_X46Y63         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.619    waiting_pump_on/M_pipe_q_reg[9503]_srl32
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[1151]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[1183]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.582     1.526    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1151]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.858 r  waiting_pump_on/M_pipe_q_reg[1151]_srl32/Q31
                         net (fo=1, routed)           0.000     1.858    waiting_pump_on/xlnx_opt__1
    SLICE_X60Y72         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1183]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.849     2.038    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X60Y72         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1183]_srl32/CLK
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y72         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.643    waiting_pump_on/M_pipe_q_reg[1183]_srl32
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[1407]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[1439]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.583     1.527    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1407]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.859 r  waiting_pump_on/M_pipe_q_reg[1407]_srl32/Q31
                         net (fo=1, routed)           0.000     1.859    waiting_pump_on/xlnx_opt__4
    SLICE_X64Y71         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1439]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.851     2.041    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X64Y71         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[1439]_srl32/CLK
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.644    waiting_pump_on/M_pipe_q_reg[1439]_srl32
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 waiting_pump_on/M_pipe_q_reg[2431]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            waiting_pump_on/M_pipe_q_reg[2463]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.588     1.532    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[2431]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.864 r  waiting_pump_on/M_pipe_q_reg[2431]_srl32/Q31
                         net (fo=1, routed)           0.000     1.864    waiting_pump_on/xlnx_opt__12
    SLICE_X64Y66         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[2463]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=446, routed)         0.856     2.046    waiting_pump_on/clk_IBUF_BUFG
    SLICE_X64Y66         SRLC32E                                      r  waiting_pump_on/M_pipe_q_reg[2463]_srl32/CLK
                         clock pessimism             -0.515     1.532    
    SLICE_X64Y66         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.649    waiting_pump_on/M_pipe_q_reg[2463]_srl32
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y63   float_valve_high_input_conditioned/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y65   float_valve_high_input_conditioned/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y65   float_valve_high_input_conditioned/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y66   float_valve_high_input_conditioned/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y66   float_valve_high_input_conditioned/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y66   float_valve_high_input_conditioned/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y66   float_valve_high_input_conditioned/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y67   float_valve_high_input_conditioned/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X62Y65   float_valve_high_input_conditioned/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y71   waiting_pump_on/M_pipe_q_reg[1247]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y71   waiting_pump_on/M_pipe_q_reg[1279]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y76   waiting_pump_on/M_pipe_q_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X60Y71   waiting_pump_on/M_pipe_q_reg[1311]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y63   waiting_pump_on/M_pipe_q_reg[3519]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y76   waiting_pump_on/M_pipe_q_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   waiting_pump_on/M_pipe_q_reg[6463]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   waiting_pump_on/M_pipe_q_reg[6495]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X54Y65   waiting_pump_on/M_pipe_q_reg[6527]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X52Y63   waiting_pump_on/M_pipe_q_reg[7295]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y70   waiting_pump_on/M_pipe_q_reg[1471]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y70   waiting_pump_on/M_pipe_q_reg[1503]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y74   waiting_pump_on/M_pipe_q_reg[223]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y61   waiting_pump_on/M_pipe_q_reg[3263]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y61   waiting_pump_on/M_pipe_q_reg[3295]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y61   waiting_pump_on/M_pipe_q_reg[3327]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y61   waiting_pump_on/M_pipe_q_reg[3359]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y62   waiting_pump_on/M_pipe_q_reg[3391]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y62   waiting_pump_on/M_pipe_q_reg[3423]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X56Y62   waiting_pump_on/M_pipe_q_reg[3455]_srl32/CLK



