// Seed: 3834247174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  assign module_1.id_4 = 0;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5#(.id_6(id_7 - id_8)),
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output wand id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  tri1 id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_11,
      id_9,
      id_9,
      id_13,
      id_11,
      id_11,
      id_12,
      id_11,
      id_11,
      id_13,
      id_13
  );
  assign id_10[-1'b0] = -1'h0 ? id_13 : id_6[1-id_1] == id_13;
  wire id_14;
  assign id_4 = -1;
  assign id_6 = id_13;
  logic [1 'b0 : -1] id_15 = id_14;
  parameter [-1 'b0 : 1] id_16 = 1;
  wire [-1 : 1  ==  ~  1 'h0 -  1 'b0] id_17;
  localparam id_18 = 1'b0;
  assign id_13 = id_1 <-> 1 - id_11;
  wire id_19;
endmodule
