
#####==========stderr_mid==========#####:
'' is not a recognized processor for this target (ignoring processor)

#####==========stderr_asm==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovIGH %ZERO, <ga:@init_sA>[TF=3]; CPURegs:%vreg1
	%vreg2<def,tied1> = MovIGL %vreg1<tied0>, <ga:@init_sA>[TF=4]; CPURegs:%vreg2,%vreg1
	%vreg3<def> = LD %vreg2<kill>, 0; mem:LD4[@init_sA] CPURegs:%vreg3,%vreg2
	%vreg4<def> = MovIGH %ZERO, <ga:@init_gA>[TF=3]; CPURegs:%vreg4
	%vreg5<def,tied1> = MovIGL %vreg4<tied0>, <ga:@init_gA>[TF=4]; CPURegs:%vreg5,%vreg4
	%vreg6<def> = LD %vreg5<kill>, 0; mem:LD4[@init_gA] CPURegs:%vreg6,%vreg5
	%vreg7<def> = MovIGH %ZERO, <ga:@init_gB>[TF=3]; CPURegs:%vreg7
	%vreg8<def,tied1> = MovIGL %vreg7<tied0>, <ga:@init_gB>[TF=4]; CPURegs:%vreg8,%vreg7
	%vreg9<def> = LD %vreg8<kill>, 0; mem:LD4[@init_gB] CPURegs:%vreg9,%vreg8
	ADJCALLSTACKDOWN 24, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = MovIGH %ZERO, <ga:@uninit_gB>[TF=3]; CPURegs:%vreg10
	%vreg11<def,tied1> = MovIGL %vreg10<tied0>, <ga:@uninit_gB>[TF=4]; CPURegs:%vreg11,%vreg10
	%vreg12<def> = COPY %SP; CPURegs:%vreg12
	ST %vreg11<kill>, %vreg12, 20; mem:ST4[<unknown>] CPURegs:%vreg11,%vreg12
	ST %vreg9<kill>, %vreg12, 16; mem:ST4[<unknown>] CPURegs:%vreg9,%vreg12
	%vreg13<def> = MovIGH %ZERO, <ga:@main.uninit_sA>[TF=3]; CPURegs:%vreg13
	%vreg14<def,tied1> = MovIGL %vreg13<tied0>, <ga:@main.uninit_sA>[TF=4]; CPURegs:%vreg14,%vreg13
	ST %vreg14<kill>, %vreg12, 12; mem:ST4[<unknown>] CPURegs:%vreg14,%vreg12
	%vreg15<def> = MovIGH %ZERO, <ga:@uninit_gA>[TF=3]; CPURegs:%vreg15
	%vreg16<def,tied1> = MovIGL %vreg15<tied0>, <ga:@uninit_gA>[TF=4]; CPURegs:%vreg16,%vreg15
	ST %vreg16<kill>, %vreg12, 8; mem:ST4[<unknown>] CPURegs:%vreg16,%vreg12
	%A0<def> = COPY %vreg6; CPURegs:%vreg6
	%A1<def> = COPY %vreg3; CPURegs:%vreg3
	CALL <ga:@testb>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 24, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg17<def> = COPY %V0; CPURegs:%vreg17
	ST %vreg17, <fi#1>, 0; mem:ST4[%locala] CPURegs:%vreg17
	%V0<def> = COPY %vreg0; CPURegs:%vreg0
	RetLR %V0<imp-use>

# End machine code for function main.


#####==========stderr_obj==========#####:
# Machine code for function main: SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP]
  fi#1: size=4, align=4, at location [SP]

BB#0: derived from LLVM BB %entry
	%vreg0<def> = MovGR %ZERO, 0; CPURegs:%vreg0
	ST %vreg0, <fi#0>, 0; mem:ST4[%retval] CPURegs:%vreg0
	%vreg1<def> = MovIGH %ZERO, <ga:@init_sA>[TF=3]; CPURegs:%vreg1
	%vreg2<def,tied1> = MovIGL %vreg1<tied0>, <ga:@init_sA>[TF=4]; CPURegs:%vreg2,%vreg1
	%vreg3<def> = LD %vreg2<kill>, 0; mem:LD4[@init_sA] CPURegs:%vreg3,%vreg2
	%vreg4<def> = MovIGH %ZERO, <ga:@init_gA>[TF=3]; CPURegs:%vreg4
	%vreg5<def,tied1> = MovIGL %vreg4<tied0>, <ga:@init_gA>[TF=4]; CPURegs:%vreg5,%vreg4
	%vreg6<def> = LD %vreg5<kill>, 0; mem:LD4[@init_gA] CPURegs:%vreg6,%vreg5
	%vreg7<def> = MovIGH %ZERO, <ga:@init_gB>[TF=3]; CPURegs:%vreg7
	%vreg8<def,tied1> = MovIGL %vreg7<tied0>, <ga:@init_gB>[TF=4]; CPURegs:%vreg8,%vreg7
	%vreg9<def> = LD %vreg8<kill>, 0; mem:LD4[@init_gB] CPURegs:%vreg9,%vreg8
	ADJCALLSTACKDOWN 24, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = MovIGH %ZERO, <ga:@uninit_gB>[TF=3]; CPURegs:%vreg10
	%vreg11<def,tied1> = MovIGL %vreg10<tied0>, <ga:@uninit_gB>[TF=4]; CPURegs:%vreg11,%vreg10
	%vreg12<def> = COPY %SP; CPURegs:%vreg12
	ST %vreg11<kill>, %vreg12, 20; mem:ST4[<unknown>] CPURegs:%vreg11,%vreg12
	ST %vreg9<kill>, %vreg12, 16; mem:ST4[<unknown>] CPURegs:%vreg9,%vreg12
	%vreg13<def> = MovIGH %ZERO, <ga:@main.uninit_sA>[TF=3]; CPURegs:%vreg13
	%vreg14<def,tied1> = MovIGL %vreg13<tied0>, <ga:@main.uninit_sA>[TF=4]; CPURegs:%vreg14,%vreg13
	ST %vreg14<kill>, %vreg12, 12; mem:ST4[<unknown>] CPURegs:%vreg14,%vreg12
	%vreg15<def> = MovIGH %ZERO, <ga:@uninit_gA>[TF=3]; CPURegs:%vreg15
	%vreg16<def,tied1> = MovIGL %vreg15<tied0>, <ga:@uninit_gA>[TF=4]; CPURegs:%vreg16,%vreg15
	ST %vreg16<kill>, %vreg12, 8; mem:ST4[<unknown>] CPURegs:%vreg16,%vreg12
	%A0<def> = COPY %vreg6; CPURegs:%vreg6
	%A1<def> = COPY %vreg3; CPURegs:%vreg3
	CALL <ga:@testb>, %A0, %A1, <regmask>, %SP<imp-def>, %V0<imp-def>
	ADJCALLSTACKUP 24, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg17<def> = COPY %V0; CPURegs:%vreg17
	ST %vreg17, <fi#1>, 0; mem:ST4[%locala] CPURegs:%vreg17
	%V0<def> = COPY %vreg0; CPURegs:%vreg0
	RetLR %V0<imp-use>

# End machine code for function main.

