#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002351b9be8e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002351b9c0fe0 .scope module, "tb_shift_add_multiplier" "tb_shift_add_multiplier" 3 1;
 .timescale 0 0;
v000002351ba06be0_0 .var "b", 7 0;
v000002351ba075e0_0 .var "clk", 0 0;
v000002351ba07d60_0 .net "d_end", 0 0, v000002351ba2b150_0;  1 drivers
v000002351ba07860_0 .var "q", 7 0;
v000002351ba07900_0 .net "result", 15 0, L_000002351ba06c80;  1 drivers
v000002351ba06fa0_0 .var "rst", 0 0;
S_000002351b970850 .scope task, "test" "test" 3 23, 3 23 0, S_000002351b9c0fe0;
 .timescale 0 0;
v000002351b9a7eb0_0 .var "multiplicador", 7 0;
v000002351b9a7f50_0 .var "multiplicando", 7 0;
v000002351b9a7ff0_0 .var "resultado_esperado", 15 0;
E_000002351b9b3950 .event anyedge, v000002351ba2b150_0;
TD_tb_shift_add_multiplier.test ;
    %load/vec4 v000002351b9a7eb0_0;
    %store/vec4 v000002351ba07860_0, 0, 8;
    %load/vec4 v000002351b9a7f50_0;
    %store/vec4 v000002351ba06be0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ba06fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba06fa0_0, 0, 1;
    %delay 10, 0;
T_0.0 ;
    %load/vec4 v000002351ba07d60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000002351b9b3950;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000002351ba07900_0;
    %load/vec4 v000002351b9a7ff0_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 36 "$display", "Multiplicacao de: %b x %b = %b esta CORRETO", v000002351ba06be0_0, v000002351ba07860_0, v000002351ba07900_0 {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call/w 3 38 "$display", "Multiplicacao de: %b x %b = %b esta ERRADO // Esperava-se: %b", v000002351ba07860_0, v000002351ba06be0_0, v000002351ba07900_0, v000002351b9a7ff0_0 {0 0 0};
T_0.3 ;
    %delay 20, 0;
    %end;
S_000002351b9709e0 .scope module, "uut" "shift_add_multiplier" 3 7, 4 1 0, S_000002351b9c0fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 8 "q";
    .port_info 4 /OUTPUT 16 "result";
    .port_info 5 /OUTPUT 1 "d_end";
enum000002351b908bb0 .enum2/s (32)
   "idle" 0,
   "ready" 1,
   "verify" 2,
   "add" 3,
   "shift" 4,
   "done" 5
 ;
v000002351ba2b0b0_0 .net *"_ivl_17", 7 0, L_000002351ba07fe0;  1 drivers
v000002351ba2b830_0 .var "a", 8 0;
v000002351ba2acf0_0 .var "a_ctrl", 1 0;
v000002351ba2bbf0_0 .net "a_eq_b", 0 0, v000002351ba2b6f0_0;  1 drivers
v000002351ba2a4d0_0 .net "a_out", 8 0, v000002351ba061b0_0;  1 drivers
v000002351ba2bf10_0 .net "a_ser_out", 0 0, v000002351ba06250_0;  1 drivers
v000002351ba2a250_0 .net "b", 7 0, v000002351ba06be0_0;  1 drivers
v000002351ba2a110_0 .var "b_ctrl", 1 0;
v000002351ba2a2f0_0 .net "b_out", 7 0, v000002351ba05ad0_0;  1 drivers
v000002351ba2a570_0 .var "b_ser_in", 0 0;
v000002351ba2b330_0 .net "b_ser_out", 0 0, v000002351ba04bd0_0;  1 drivers
v000002351ba2bdd0_0 .net "c_end", 0 0, L_000002351ba06d20;  1 drivers
v000002351ba2ad90_0 .net "c_out", 0 0, v000002351ba2b1f0_0;  1 drivers
v000002351ba2aed0_0 .net "c_ripple", 0 0, v000002351ba2b010_0;  1 drivers
v000002351ba2af70_0 .net "clk", 0 0, v000002351ba075e0_0;  1 drivers
v000002351ba2b150_0 .var "d_end", 0 0;
v000002351ba2b3d0_0 .net "data_out", 3 0, L_000002351b986730;  1 drivers
v000002351ba2b290_0 .var "en_counter", 0 0;
v000002351ba2a390_0 .net "f", 7 0, L_000002351ba07b80;  1 drivers
v000002351ba081c0_0 .var "load_counter", 0 0;
v000002351ba077c0_0 .net "q", 7 0, v000002351ba07860_0;  1 drivers
v000002351ba06dc0_0 .var "q_ctrl", 1 0;
v000002351ba07720_0 .net "q_out", 7 0, v000002351ba05e90_0;  1 drivers
v000002351ba066e0_0 .net "q_ser_out", 0 0, v000002351ba050d0_0;  1 drivers
v000002351ba07ae0_0 .net "result", 15 0, L_000002351ba06c80;  alias, 1 drivers
v000002351ba072c0_0 .net "rst", 0 0, v000002351ba06fa0_0;  1 drivers
v000002351ba07540_0 .var/2s "state_next", 31 0;
v000002351ba07360_0 .var/2s "state_reg", 31 0;
E_000002351b9b3e50/0 .event anyedge, v000002351ba07360_0, v000002351ba05f30_0, v000002351ba04db0_0, v000002351ba06110_0;
E_000002351b9b3e50/1 .event anyedge, v000002351ba06110_0, v000002351ba2b1f0_0, v000002351ba2a610_0, v000002351ba04770_0;
E_000002351b9b3e50 .event/or E_000002351b9b3e50/0, E_000002351b9b3e50/1;
L_000002351ba06780 .part v000002351ba061b0_0, 0, 1;
L_000002351ba07c20 .part v000002351ba061b0_0, 0, 8;
L_000002351ba07fe0 .part v000002351ba061b0_0, 0, 8;
L_000002351ba06c80 .concat [ 8 8 0 0], v000002351ba05e90_0, L_000002351ba07fe0;
S_000002351b9757e0 .scope module, "A" "shift_register" 4 30, 5 1 0, S_000002351b9709e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 9 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 9 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000002351b9b35d0 .param/l "N" 0 5 1, +C4<00000000000000000000000000001001>;
v000002351ba05d50_0 .net "clk", 0 0, v000002351ba075e0_0;  alias, 1 drivers
v000002351ba05710_0 .net "ctrl", 1 0, v000002351ba2acf0_0;  1 drivers
v000002351ba04590_0 .net "parallel_in", 8 0, v000002351ba2b830_0;  1 drivers
v000002351ba05f30_0 .net "parallel_out", 8 0, v000002351ba061b0_0;  alias, 1 drivers
v000002351ba05a30_0 .var "r_next", 8 0;
v000002351ba061b0_0 .var "r_reg", 8 0;
v000002351ba049f0_0 .net "rst", 0 0, v000002351ba06fa0_0;  alias, 1 drivers
L_000002351ba2c038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002351ba05530_0 .net "ser_in", 0 0, L_000002351ba2c038;  1 drivers
v000002351ba06250_0 .var "ser_out", 0 0;
v000002351ba04ef0_0 .var "ser_value", 0 0;
E_000002351b9b3250/0 .event anyedge, v000002351ba05710_0, v000002351ba04590_0, v000002351ba061b0_0, v000002351ba061b0_0;
E_000002351b9b3250/1 .event anyedge, v000002351ba05530_0, v000002351ba061b0_0, v000002351ba061b0_0, v000002351ba061b0_0;
E_000002351b9b3250 .event/or E_000002351b9b3250/0, E_000002351b9b3250/1;
E_000002351b9b36d0 .event posedge, v000002351ba049f0_0, v000002351ba05d50_0;
S_000002351b975970 .scope module, "B" "shift_register" 4 40, 5 1 0, S_000002351b9709e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 8 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000002351b9b3f10 .param/l "N" 0 5 1, +C4<00000000000000000000000000001000>;
v000002351ba05990_0 .net "clk", 0 0, v000002351ba075e0_0;  alias, 1 drivers
v000002351ba06070_0 .net "ctrl", 1 0, v000002351ba2a110_0;  1 drivers
v000002351ba05df0_0 .net "parallel_in", 7 0, v000002351ba06be0_0;  alias, 1 drivers
v000002351ba04db0_0 .net "parallel_out", 7 0, v000002351ba05ad0_0;  alias, 1 drivers
v000002351ba04b30_0 .var "r_next", 7 0;
v000002351ba05ad0_0 .var "r_reg", 7 0;
v000002351ba05fd0_0 .net "rst", 0 0, v000002351ba06fa0_0;  alias, 1 drivers
v000002351ba046d0_0 .net "ser_in", 0 0, v000002351ba2a570_0;  1 drivers
v000002351ba04bd0_0 .var "ser_out", 0 0;
v000002351ba04f90_0 .var "ser_value", 0 0;
E_000002351b9b4290/0 .event anyedge, v000002351ba06070_0, v000002351ba05df0_0, v000002351ba05ad0_0, v000002351ba05ad0_0;
E_000002351b9b4290/1 .event anyedge, v000002351ba046d0_0, v000002351ba05ad0_0, v000002351ba05ad0_0, v000002351ba05ad0_0;
E_000002351b9b4290 .event/or E_000002351b9b4290/0, E_000002351b9b4290/1;
S_000002351b96b0f0 .scope module, "Q" "shift_register" 4 50, 5 1 0, S_000002351b9709e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ctrl";
    .port_info 3 /INPUT 8 "parallel_in";
    .port_info 4 /INPUT 1 "ser_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_000002351b9b3f50 .param/l "N" 0 5 1, +C4<00000000000000000000000000001000>;
v000002351ba04d10_0 .net "clk", 0 0, v000002351ba075e0_0;  alias, 1 drivers
v000002351ba057b0_0 .net "ctrl", 1 0, v000002351ba06dc0_0;  1 drivers
v000002351ba048b0_0 .net "parallel_in", 7 0, v000002351ba07860_0;  alias, 1 drivers
v000002351ba06110_0 .net "parallel_out", 7 0, v000002351ba05e90_0;  alias, 1 drivers
v000002351ba04e50_0 .var "r_next", 7 0;
v000002351ba05e90_0 .var "r_reg", 7 0;
v000002351ba05030_0 .net "rst", 0 0, v000002351ba06fa0_0;  alias, 1 drivers
v000002351ba05b70_0 .net "ser_in", 0 0, L_000002351ba06780;  1 drivers
v000002351ba050d0_0 .var "ser_out", 0 0;
v000002351ba04630_0 .var "ser_value", 0 0;
E_000002351b9b4550/0 .event anyedge, v000002351ba057b0_0, v000002351ba048b0_0, v000002351ba05e90_0, v000002351ba05e90_0;
E_000002351b9b4550/1 .event anyedge, v000002351ba05b70_0, v000002351ba05e90_0, v000002351ba05e90_0, v000002351ba05e90_0;
E_000002351b9b4550 .event/or E_000002351b9b4550/0, E_000002351b9b4550/1;
S_000002351b96b280 .scope module, "count" "counter" 4 60, 6 1 0, S_000002351b9709e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "up_down";
    .port_info 5 /INPUT 4 "data_in";
    .port_info 6 /OUTPUT 4 "data_out";
    .port_info 7 /OUTPUT 1 "c_end";
P_000002351b9b4a10 .param/l "N" 0 6 1, +C4<00000000000000000000000000000100>;
L_000002351b986730 .functor BUFZ 4, v000002351ba04c70_0, C4<0000>, C4<0000>, C4<0000>;
v000002351ba05c10_0 .net *"_ivl_0", 31 0, L_000002351ba07680;  1 drivers
L_000002351ba2c080 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002351ba05cb0_0 .net *"_ivl_3", 27 0, L_000002351ba2c080;  1 drivers
L_000002351ba2c0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002351ba043b0_0 .net/2u *"_ivl_4", 31 0, L_000002351ba2c0c8;  1 drivers
v000002351ba04770_0 .net "c_end", 0 0, L_000002351ba06d20;  alias, 1 drivers
v000002351ba04450_0 .net "clk", 0 0, v000002351ba075e0_0;  alias, 1 drivers
L_000002351ba2c158 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v000002351ba04a90_0 .net "data_in", 3 0, L_000002351ba2c158;  1 drivers
v000002351ba044f0_0 .net "data_out", 3 0, L_000002351b986730;  alias, 1 drivers
v000002351ba04950_0 .net "en", 0 0, v000002351ba2b290_0;  1 drivers
v000002351ba04810_0 .net "load", 0 0, v000002351ba081c0_0;  1 drivers
v000002351ba05850_0 .var "r_next", 3 0;
v000002351ba04c70_0 .var "r_reg", 3 0;
v000002351ba05670_0 .net "rst", 0 0, v000002351ba06fa0_0;  alias, 1 drivers
L_000002351ba2c110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002351ba05170_0 .net "up_down", 0 0, L_000002351ba2c110;  1 drivers
E_000002351b9b4050/0 .event anyedge, v000002351ba04c70_0, v000002351ba04810_0, v000002351ba04a90_0, v000002351ba04950_0;
E_000002351b9b4050/1 .event anyedge, v000002351ba05170_0;
E_000002351b9b4050 .event/or E_000002351b9b4050/0, E_000002351b9b4050/1;
L_000002351ba07680 .concat [ 4 28 0 0], v000002351ba04c70_0, L_000002351ba2c080;
L_000002351ba06d20 .cmp/eq 32, L_000002351ba07680, L_000002351ba2c0c8;
S_000002351b9648f0 .scope module, "operation" "ula_8_bits" 4 71, 7 1 0, S_000002351b9709e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "b";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 8 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
    .port_info 8 /OUTPUT 1 "c_ripple";
v000002351ba2a070_0 .net "a", 7 0, L_000002351ba07c20;  1 drivers
v000002351ba2b6f0_0 .var "a_eq_b", 0 0;
v000002351ba2bb50_0 .net "b", 7 0, v000002351ba05ad0_0;  alias, 1 drivers
L_000002351ba2c350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002351ba2a750_0 .net "c_in", 0 0, L_000002351ba2c350;  1 drivers
v000002351ba2bc90_0 .net "c_out", 0 0, v000002351ba2b1f0_0;  alias, 1 drivers
v000002351ba2b790_0 .net "c_ripple", 0 0, v000002351ba2b010_0;  alias, 1 drivers
v000002351ba2a610_0 .net "f", 7 0, L_000002351ba07b80;  alias, 1 drivers
v000002351ba2bd30_0 .net "lsb_a_eq_b", 0 0, L_000002351ba08080;  1 drivers
v000002351ba2a7f0_0 .net "lsb_f", 3 0, v000002351ba2be70_0;  1 drivers
L_000002351ba2c308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002351ba2ab10_0 .net "m", 0 0, L_000002351ba2c308;  1 drivers
v000002351ba2abb0_0 .net "msb_a_eq_b", 0 0, L_000002351ba07220;  1 drivers
v000002351ba2ac50_0 .net "msb_f", 3 0, v000002351ba2b970_0;  1 drivers
L_000002351ba2c2c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002351ba2b5b0_0 .net "s", 3 0, L_000002351ba2c2c0;  1 drivers
L_000002351ba07b80 .concat [ 4 4 0 0], v000002351ba2be70_0, v000002351ba2b970_0;
L_000002351ba06f00 .part v000002351ba05ad0_0, 0, 4;
L_000002351ba06e60 .part L_000002351ba07c20, 0, 4;
L_000002351ba079a0 .part v000002351ba05ad0_0, 4, 4;
L_000002351ba07a40 .part L_000002351ba07c20, 4, 4;
S_000002351b964a80 .scope module, "lsb" "ula_74181" 7 18, 8 1 0, S_000002351b9648f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v000002351ba05350_0 .net *"_ivl_0", 0 0, L_000002351ba07040;  1 drivers
L_000002351ba2c1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002351ba052b0_0 .net/2u *"_ivl_2", 0 0, L_000002351ba2c1a0;  1 drivers
L_000002351ba2c1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002351ba05490_0 .net/2u *"_ivl_4", 0 0, L_000002351ba2c1e8;  1 drivers
v000002351ba053f0_0 .net "a", 3 0, L_000002351ba06e60;  1 drivers
v000002351ba055d0_0 .net "a_eq_b", 0 0, L_000002351ba08080;  alias, 1 drivers
v000002351ba058f0_0 .net "b", 3 0, L_000002351ba06f00;  1 drivers
v000002351ba2a430_0 .net "c_in", 0 0, L_000002351ba2c350;  alias, 1 drivers
v000002351ba2b010_0 .var "c_out", 0 0;
v000002351ba2be70_0 .var "f", 3 0;
v000002351ba2b650_0 .net "m", 0 0, L_000002351ba2c308;  alias, 1 drivers
v000002351ba2a930_0 .var "result", 4 0;
v000002351ba2a1b0_0 .net "s", 3 0, L_000002351ba2c2c0;  alias, 1 drivers
E_000002351b9b4710/0 .event anyedge, v000002351ba2b650_0, v000002351ba2a1b0_0, v000002351ba053f0_0, v000002351ba058f0_0;
E_000002351b9b4710/1 .event anyedge, v000002351ba2a430_0, v000002351ba2a930_0, v000002351ba2a930_0;
E_000002351b9b4710 .event/or E_000002351b9b4710/0, E_000002351b9b4710/1;
L_000002351ba07040 .cmp/eq 4, L_000002351ba06e60, L_000002351ba06f00;
L_000002351ba08080 .functor MUXZ 1, L_000002351ba2c1e8, L_000002351ba2c1a0, L_000002351ba07040, C4<>;
S_000002351b922510 .scope module, "msb" "ula_74181" 7 29, 8 1 0, S_000002351b9648f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "b";
    .port_info 1 /INPUT 4 "a";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v000002351ba2b8d0_0 .net *"_ivl_0", 0 0, L_000002351ba070e0;  1 drivers
L_000002351ba2c230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002351ba2ae30_0 .net/2u *"_ivl_2", 0 0, L_000002351ba2c230;  1 drivers
L_000002351ba2c278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002351ba2a890_0 .net/2u *"_ivl_4", 0 0, L_000002351ba2c278;  1 drivers
v000002351ba2a9d0_0 .net "a", 3 0, L_000002351ba07a40;  1 drivers
v000002351ba2aa70_0 .net "a_eq_b", 0 0, L_000002351ba07220;  alias, 1 drivers
v000002351ba2ba10_0 .net "b", 3 0, L_000002351ba079a0;  1 drivers
v000002351ba2b470_0 .net "c_in", 0 0, v000002351ba2b010_0;  alias, 1 drivers
v000002351ba2b1f0_0 .var "c_out", 0 0;
v000002351ba2b970_0 .var "f", 3 0;
v000002351ba2a6b0_0 .net "m", 0 0, L_000002351ba2c308;  alias, 1 drivers
v000002351ba2b510_0 .var "result", 4 0;
v000002351ba2bab0_0 .net "s", 3 0, L_000002351ba2c2c0;  alias, 1 drivers
E_000002351b9b4d10/0 .event anyedge, v000002351ba2b650_0, v000002351ba2a1b0_0, v000002351ba2a9d0_0, v000002351ba2ba10_0;
E_000002351b9b4d10/1 .event anyedge, v000002351ba2b010_0, v000002351ba2b510_0, v000002351ba2b510_0;
E_000002351b9b4d10 .event/or E_000002351b9b4d10/0, E_000002351b9b4d10/1;
L_000002351ba070e0 .cmp/eq 4, L_000002351ba07a40, L_000002351ba079a0;
L_000002351ba07220 .functor MUXZ 1, L_000002351ba2c278, L_000002351ba2c230, L_000002351ba070e0, C4<>;
    .scope S_000002351b9757e0;
T_1 ;
    %wait E_000002351b9b36d0;
    %load/vec4 v000002351ba049f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002351ba061b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002351ba06250_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002351ba04ef0_0;
    %assign/vec4 v000002351ba06250_0, 0;
    %load/vec4 v000002351ba05a30_0;
    %assign/vec4 v000002351ba061b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002351b9757e0;
T_2 ;
Ewait_0 .event/or E_000002351b9b3250, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba04ef0_0, 0, 1;
    %load/vec4 v000002351ba05710_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %load/vec4 v000002351ba061b0_0;
    %store/vec4 v000002351ba05a30_0, 0, 9;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000002351ba04590_0;
    %store/vec4 v000002351ba05a30_0, 0, 9;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002351ba061b0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000002351ba04ef0_0, 0, 1;
    %load/vec4 v000002351ba061b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002351ba05530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba05a30_0, 0, 9;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002351ba061b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002351ba04ef0_0, 0, 1;
    %load/vec4 v000002351ba05530_0;
    %load/vec4 v000002351ba061b0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba05a30_0, 0, 9;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002351ba061b0_0;
    %store/vec4 v000002351ba05a30_0, 0, 9;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002351b975970;
T_3 ;
    %wait E_000002351b9b36d0;
    %load/vec4 v000002351ba05fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002351ba05ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002351ba04bd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002351ba04f90_0;
    %assign/vec4 v000002351ba04bd0_0, 0;
    %load/vec4 v000002351ba04b30_0;
    %assign/vec4 v000002351ba05ad0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002351b975970;
T_4 ;
Ewait_1 .event/or E_000002351b9b4290, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba04f90_0, 0, 1;
    %load/vec4 v000002351ba06070_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %load/vec4 v000002351ba05ad0_0;
    %store/vec4 v000002351ba04b30_0, 0, 8;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000002351ba05df0_0;
    %store/vec4 v000002351ba04b30_0, 0, 8;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000002351ba05ad0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000002351ba04f90_0, 0, 1;
    %load/vec4 v000002351ba05ad0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002351ba046d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba04b30_0, 0, 8;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000002351ba05ad0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002351ba04f90_0, 0, 1;
    %load/vec4 v000002351ba046d0_0;
    %load/vec4 v000002351ba05ad0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba04b30_0, 0, 8;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v000002351ba05ad0_0;
    %store/vec4 v000002351ba04b30_0, 0, 8;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002351b96b0f0;
T_5 ;
    %wait E_000002351b9b36d0;
    %load/vec4 v000002351ba05030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002351ba05e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002351ba050d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002351ba04630_0;
    %assign/vec4 v000002351ba050d0_0, 0;
    %load/vec4 v000002351ba04e50_0;
    %assign/vec4 v000002351ba05e90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002351b96b0f0;
T_6 ;
Ewait_2 .event/or E_000002351b9b4550, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba04630_0, 0, 1;
    %load/vec4 v000002351ba057b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v000002351ba05e90_0;
    %store/vec4 v000002351ba04e50_0, 0, 8;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v000002351ba048b0_0;
    %store/vec4 v000002351ba04e50_0, 0, 8;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v000002351ba05e90_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000002351ba04630_0, 0, 1;
    %load/vec4 v000002351ba05e90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002351ba05b70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba04e50_0, 0, 8;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v000002351ba05e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000002351ba04630_0, 0, 1;
    %load/vec4 v000002351ba05b70_0;
    %load/vec4 v000002351ba05e90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba04e50_0, 0, 8;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v000002351ba05e90_0;
    %store/vec4 v000002351ba04e50_0, 0, 8;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002351b96b280;
T_7 ;
    %wait E_000002351b9b36d0;
    %load/vec4 v000002351ba05670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002351ba04c70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002351ba05850_0;
    %assign/vec4 v000002351ba04c70_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002351b96b280;
T_8 ;
Ewait_3 .event/or E_000002351b9b4050, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000002351ba04c70_0;
    %store/vec4 v000002351ba05850_0, 0, 4;
    %load/vec4 v000002351ba04810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002351ba04a90_0;
    %store/vec4 v000002351ba05850_0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002351ba04950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002351ba05170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v000002351ba04c70_0;
    %addi 1, 0, 4;
    %store/vec4 v000002351ba05850_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000002351ba04c70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v000002351ba04c70_0;
    %subi 1, 0, 4;
    %store/vec4 v000002351ba05850_0, 0, 4;
T_8.6 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002351b964a80;
T_9 ;
Ewait_4 .event/or E_000002351b9b4710, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000002351ba2b650_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v000002351ba2a1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %jmp T_9.19;
T_9.3 ;
    %load/vec4 v000002351ba053f0_0;
    %inv;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.4 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %or;
    %inv;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.5 ;
    %load/vec4 v000002351ba053f0_0;
    %inv;
    %load/vec4 v000002351ba058f0_0;
    %and;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.7 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %and;
    %inv;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.8 ;
    %load/vec4 v000002351ba058f0_0;
    %inv;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.9 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %xor;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.10 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %inv;
    %and;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.11 ;
    %load/vec4 v000002351ba053f0_0;
    %inv;
    %load/vec4 v000002351ba058f0_0;
    %or;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.12 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %xor;
    %inv;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.13 ;
    %load/vec4 v000002351ba058f0_0;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.14 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %and;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.16 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %inv;
    %or;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.17 ;
    %load/vec4 v000002351ba053f0_0;
    %load/vec4 v000002351ba058f0_0;
    %or;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v000002351ba053f0_0;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v000002351ba2a1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %jmp T_9.36;
T_9.20 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.21 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.22 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %inv;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.23 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.24 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.25 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %or;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.26 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %sub;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.27 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %inv;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.28 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.29 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.30 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.31 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.32 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.33 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %or;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.34 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %load/vec4 v000002351ba058f0_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.35 ;
    %load/vec4 v000002351ba053f0_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.36;
T_9.36 ;
    %pop/vec4 1;
    %load/vec4 v000002351ba2a430_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %load/vec4 v000002351ba2a930_0;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.39;
T_9.37 ;
    %load/vec4 v000002351ba2a930_0;
    %addi 1, 0, 5;
    %store/vec4 v000002351ba2a930_0, 0, 5;
    %jmp T_9.39;
T_9.39 ;
    %pop/vec4 1;
    %load/vec4 v000002351ba2a930_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002351ba2be70_0, 0, 4;
    %load/vec4 v000002351ba2a930_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000002351ba2b010_0, 0, 1;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002351b922510;
T_10 ;
Ewait_5 .event/or E_000002351b9b4d10, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000002351ba2a6b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v000002351ba2bab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %jmp T_10.19;
T_10.3 ;
    %load/vec4 v000002351ba2a9d0_0;
    %inv;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.4 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %or;
    %inv;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.5 ;
    %load/vec4 v000002351ba2a9d0_0;
    %inv;
    %load/vec4 v000002351ba2ba10_0;
    %and;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.7 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %and;
    %inv;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.8 ;
    %load/vec4 v000002351ba2ba10_0;
    %inv;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.9 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %xor;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.10 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %inv;
    %and;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.11 ;
    %load/vec4 v000002351ba2a9d0_0;
    %inv;
    %load/vec4 v000002351ba2ba10_0;
    %or;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.12 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %xor;
    %inv;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.13 ;
    %load/vec4 v000002351ba2ba10_0;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.14 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %and;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.16 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %inv;
    %or;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.17 ;
    %load/vec4 v000002351ba2a9d0_0;
    %load/vec4 v000002351ba2ba10_0;
    %or;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.18 ;
    %load/vec4 v000002351ba2a9d0_0;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v000002351ba2bab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.35, 6;
    %jmp T_10.36;
T_10.20 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.21 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.22 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %inv;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.23 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.24 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.25 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %or;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.26 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %sub;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.27 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %inv;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.28 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.29 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.30 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %and;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.31 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %and;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.32 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.33 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %or;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.34 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %load/vec4 v000002351ba2ba10_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %add;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.35 ;
    %load/vec4 v000002351ba2a9d0_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.36;
T_10.36 ;
    %pop/vec4 1;
    %load/vec4 v000002351ba2b470_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.37, 6;
    %load/vec4 v000002351ba2b510_0;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.39;
T_10.37 ;
    %load/vec4 v000002351ba2b510_0;
    %addi 1, 0, 5;
    %store/vec4 v000002351ba2b510_0, 0, 5;
    %jmp T_10.39;
T_10.39 ;
    %pop/vec4 1;
    %load/vec4 v000002351ba2b510_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000002351ba2b970_0, 0, 4;
    %load/vec4 v000002351ba2b510_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000002351ba2b1f0_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002351b9709e0;
T_11 ;
    %wait E_000002351b9b36d0;
    %load/vec4 v000002351ba072c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002351ba07360_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002351ba07540_0;
    %assign/vec4 v000002351ba07360_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002351b9709e0;
T_12 ;
Ewait_6 .event/or E_000002351b9b3e50, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002351ba2acf0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002351ba2a110_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002351ba06dc0_0, 0, 2;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002351ba2b830_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba081c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba2b290_0, 0, 1;
    %load/vec4 v000002351ba07360_0;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba2b150_0, 0, 1;
    %load/vec4 v000002351ba07360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %jmp T_12.6;
T_12.0 ;
    %vpi_call/w 4 106 "$display", "IDLE" {0 0 0};
    %vpi_call/w 4 107 "$display", "A_OUT: %b", v000002351ba2a4d0_0 {0 0 0};
    %vpi_call/w 4 108 "$display", "B_OUT: %b", v000002351ba2a2f0_0 {0 0 0};
    %vpi_call/w 4 109 "$display", "Q_OUT: %b", v000002351ba07720_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002351ba2acf0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002351ba2a110_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002351ba06dc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ba081c0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %jmp T_12.6;
T_12.1 ;
    %vpi_call/w 4 117 "$display", "VERIFY" {0 0 0};
    %vpi_call/w 4 118 "$display", "A_OUT: %b", v000002351ba2a4d0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "B_OUT: %b", v000002351ba2a2f0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "Q_OUT: %b", v000002351ba07720_0 {0 0 0};
    %load/vec4 v000002351ba07720_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.7, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
T_12.8 ;
    %jmp T_12.6;
T_12.2 ;
    %vpi_call/w 4 127 "$display", "ADD" {0 0 0};
    %vpi_call/w 4 128 "$display", "A_OUT: %b", v000002351ba2a4d0_0 {0 0 0};
    %vpi_call/w 4 129 "$display", "B_OUT: %b", v000002351ba2a2f0_0 {0 0 0};
    %vpi_call/w 4 130 "$display", "Q_OUT: %b", v000002351ba07720_0 {0 0 0};
    %vpi_call/w 4 131 "$display", "CARRY_OUT: %b", v000002351ba2ad90_0 {0 0 0};
    %vpi_call/w 4 132 "$display", "F: %b", v000002351ba2a390_0 {0 0 0};
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002351ba2acf0_0, 0, 2;
    %load/vec4 v000002351ba2ad90_0;
    %load/vec4 v000002351ba2a390_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000002351ba2b830_0, 0, 9;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %jmp T_12.6;
T_12.3 ;
    %vpi_call/w 4 138 "$display", "SHIFT" {0 0 0};
    %vpi_call/w 4 139 "$display", "A_OUT: %b", v000002351ba2a4d0_0 {0 0 0};
    %vpi_call/w 4 140 "$display", "B_OUT: %b", v000002351ba2a2f0_0 {0 0 0};
    %vpi_call/w 4 141 "$display", "Q_OUT: %b", v000002351ba07720_0 {0 0 0};
    %vpi_call/w 4 142 "$display", "CARRY_OUT: %b", v000002351ba2ad90_0 {0 0 0};
    %vpi_call/w 4 143 "$display", "F: %b", v000002351ba2a390_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002351ba2acf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002351ba06dc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ba2b290_0, 0, 1;
    %load/vec4 v000002351ba2bdd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
T_12.10 ;
    %jmp T_12.6;
T_12.4 ;
    %vpi_call/w 4 154 "$display", "DONE" {0 0 0};
    %vpi_call/w 4 155 "$display", "A_OUT: %b", v000002351ba2a4d0_0 {0 0 0};
    %vpi_call/w 4 156 "$display", "B_OUT: %b", v000002351ba2a2f0_0 {0 0 0};
    %vpi_call/w 4 157 "$display", "Q_OUT: %b", v000002351ba07720_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ba2b150_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002351ba07540_0, 0, 32;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002351b9c0fe0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002351ba075e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002351ba075e0_0, 0, 1;
    %delay 10, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_000002351b9c0fe0;
T_14 ;
    %vpi_call/w 3 44 "$dumpfile", "shift_add_multiplier.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002351b9c0fe0 {0 0 0};
    %vpi_call/w 3 48 "$display", "|    B   |    Q     |      RESULT      | D_END |" {0 0 0};
    %vpi_call/w 3 49 "$display", "------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v000002351b9a7eb0_0, 0, 8;
    %pushi/vec4 201, 0, 8;
    %store/vec4 v000002351b9a7f50_0, 0, 8;
    %pushi/vec4 25527, 0, 16;
    %store/vec4 v000002351b9a7ff0_0, 0, 16;
    %fork TD_tb_shift_add_multiplier.test, S_000002351b970850;
    %join;
    %vpi_call/w 3 65 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb_shift_add_multiplier.sv";
    "shift_add_multiplier.sv";
    "shift_register.sv";
    "counter.sv";
    "ula_8_bits.sv";
    "ula_74181.sv";
