INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:18:14 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 1.853ns (26.180%)  route 5.225ns (73.820%))
  Logic Levels:           25  (CARRY4=9 LUT3=2 LUT4=2 LUT5=3 LUT6=9)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.376ns = ( 11.376 - 10.000 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3243, unset)         1.457     1.457    addf0/ip/roundingAdder/clk
    SLICE_X13Y57         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.204     1.661 r  addf0/ip/roundingAdder/X_1_d1_reg[1]/Q
                         net (fo=2, routed)           0.312     1.973    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[1]
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.336     2.309 r  addf0/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.309    addf0/ip/roundingAdder/outs_reg[2]_i_2_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.363 r  addf0/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.363    addf0/ip/roundingAdder/outs_reg[6]_i_2_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.417 r  addf0/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.417    addf0/ip/roundingAdder/outs_reg[10]_i_2_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.471 r  addf0/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.471    addf0/ip/roundingAdder/outs_reg[14]_i_2_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.525 r  addf0/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.525    addf0/ip/roundingAdder/outs_reg[18]_i_2_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.579 r  addf0/ip/roundingAdder/outs_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.579    addf0/ip/roundingAdder/outs_reg[22]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.633 r  addf0/ip/roundingAdder/outs_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.633    addf0/ip/roundingAdder/outs_reg[26]_i_2_n_0
    SLICE_X14Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.687 r  addf0/ip/roundingAdder/outs_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.687    addf0/ip/roundingAdder/outs_reg[30]_i_2_n_0
    SLICE_X14Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.852 f  addf0/ip/roundingAdder/outs_reg[30]_i_3/O[1]
                         net (fo=12, routed)          0.289     3.141    addf0/ip/roundingAdder/RoundedExpFrac[33]
    SLICE_X16Y63         LUT5 (Prop_lut5_I3_O)        0.125     3.266 r  addf0/ip/roundingAdder/outs[0]_i_3/O
                         net (fo=1, routed)           0.443     3.709    addf0/ip/roundingAdder/outs[0]_i_3_n_0
    SLICE_X16Y62         LUT6 (Prop_lut6_I4_O)        0.043     3.752 r  addf0/ip/roundingAdder/outs[0]_i_1__0/O
                         net (fo=2, routed)           0.271     4.023    buffer5/fifo/control/D[0]
    SLICE_X17Y63         LUT3 (Prop_lut3_I1_O)        0.043     4.066 r  buffer5/fifo/control/minus_trace_storeEn_INST_0_i_37/O
                         net (fo=1, routed)           0.357     4.423    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_4_0[0]
    SLICE_X16Y62         LUT6 (Prop_lut6_I3_O)        0.043     4.466 f  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_11/O
                         net (fo=1, routed)           0.260     4.726    addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_11_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I3_O)        0.043     4.769 r  addf0/ip/roundingAdder/minus_trace_storeEn_INST_0_i_4/O
                         net (fo=17, routed)          0.202     4.971    buffer6/fifo/control/cmpf0_result
    SLICE_X17Y62         LUT4 (Prop_lut4_I3_O)        0.043     5.014 r  buffer6/fifo/control/outs[0]_i_2__2/O
                         net (fo=17, routed)          0.201     5.216    buffer9/fifo/control/buffer6_outs
    SLICE_X19Y63         LUT6 (Prop_lut6_I2_O)        0.043     5.259 f  buffer9/fifo/control/fullReg_i_2__1/O
                         net (fo=4, routed)           0.356     5.614    buffer7/fifo/control/dataReg_reg[0]
    SLICE_X19Y64         LUT6 (Prop_lut6_I0_O)        0.043     5.657 r  buffer7/fifo/control/dataReg[0]_i_2__0/O
                         net (fo=8, routed)           0.247     5.905    control_merge0/one_slot_break_r/control/dataReg_reg[0]_0
    SLICE_X19Y65         LUT5 (Prop_lut5_I3_O)        0.043     5.948 f  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_2/O
                         net (fo=8, routed)           0.249     6.197    control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_2_n_0
    SLICE_X19Y65         LUT4 (Prop_lut4_I1_O)        0.043     6.240 r  control_merge0/one_slot_break_r/control/x0_ready_INST_0_i_1/O
                         net (fo=75, routed)          0.432     6.672    control_merge0/one_slot_break_r/control/transmitValue_reg_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I0_O)        0.043     6.715 f  control_merge0/one_slot_break_r/control/outs[24]_i_1/O
                         net (fo=18, routed)          0.304     7.018    buffer3/fifo/control/buffer1_outs[24]
    SLICE_X19Y60         LUT3 (Prop_lut3_I1_O)        0.043     7.061 f  buffer3/fifo/control/expSumPreSub_d1[3]_i_12/O
                         net (fo=3, routed)           0.242     7.303    buffer3/fifo/control/outs_reg[29][0]
    SLICE_X19Y60         LUT6 (Prop_lut6_I0_O)        0.043     7.346 f  buffer3/fifo/control/Mint_i_63/O
                         net (fo=1, routed)           0.190     7.537    buffer3/fifo/control/Mint_i_63_n_0
    SLICE_X18Y61         LUT5 (Prop_lut5_I4_O)        0.043     7.580 r  buffer3/fifo/control/Mint_i_61/O
                         net (fo=2, routed)           0.171     7.750    buffer3/fifo/control/mulf0/ieee2nfloat_rhs/eqOp1_in
    SLICE_X18Y61         LUT6 (Prop_lut6_I3_O)        0.043     7.793 r  buffer3/fifo/control/Mint_i_59/O
                         net (fo=23, routed)          0.346     8.139    buffer3/fifo/control/mulf0/ieee2nfloat_rhs/sfracX1__0
    SLICE_X19Y64         LUT6 (Prop_lut6_I2_O)        0.043     8.182 r  buffer3/fifo/control/Mint_i_22/O
                         net (fo=2, routed)           0.353     8.535    mulf0/ip/SignificandMultiplication/tile_0_mult/A[18]
    DSP48_X1Y24          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3243, unset)         1.376    11.376    mulf0/ip/SignificandMultiplication/tile_0_mult/clk
    DSP48_X1Y24          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_0_mult/Mint/CLK
                         clock pessimism              0.087    11.463    
                         clock uncertainty           -0.035    11.427    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -2.655     8.772    mulf0/ip/SignificandMultiplication/tile_0_mult/Mint
  -------------------------------------------------------------------
                         required time                          8.772    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  0.237    




