--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 56299 paths analyzed, 1551 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.155ns.
--------------------------------------------------------------------------------
Slack:                  8.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.106ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_10
    SLICE_X17Y24.D1      net (fanout=2)        0.777   conditioner4/M_ctr_q[10]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.106ns (2.751ns logic, 8.355ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.103ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_9
    SLICE_X17Y24.D2      net (fanout=2)        0.774   conditioner4/M_ctr_q[9]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.103ns (2.751ns logic, 8.352ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.091ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_10
    SLICE_X17Y24.D1      net (fanout=2)        0.777   conditioner4/M_ctr_q[10]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.091ns (2.725ns logic, 8.366ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.088ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_9
    SLICE_X17Y24.D2      net (fanout=2)        0.774   conditioner4/M_ctr_q[9]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.088ns (2.725ns logic, 8.363ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.066ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.525   conditioner6/M_ctr_q[15]
                                                       conditioner6/M_ctr_q_13
    SLICE_X16Y28.D1      net (fanout=2)        1.271   conditioner6/M_ctr_q[13]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.066ns (2.795ns logic, 8.271ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.051ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.525   conditioner6/M_ctr_q[15]
                                                       conditioner6/M_ctr_q_13
    SLICE_X16Y28.D1      net (fanout=2)        1.271   conditioner6/M_ctr_q[13]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.051ns (2.769ns logic, 8.282ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.054ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_10
    SLICE_X17Y24.D1      net (fanout=2)        0.777   conditioner4/M_ctr_q[10]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.C5      net (fanout=16)       1.141   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Tilo                  0.430   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_G
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.054ns (2.725ns logic, 8.329ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.048ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_12
    SLICE_X17Y24.D4      net (fanout=2)        0.719   conditioner4/M_ctr_q[12]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.048ns (2.751ns logic, 8.297ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.051ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_9
    SLICE_X17Y24.D2      net (fanout=2)        0.774   conditioner4/M_ctr_q[9]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.C5      net (fanout=16)       1.141   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Tilo                  0.430   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_G
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.051ns (2.725ns logic, 8.326ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.048ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_10
    SLICE_X17Y24.D1      net (fanout=2)        0.777   conditioner4/M_ctr_q[10]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.D4      net (fanout=16)       1.243   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Topdc                 0.456   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_F
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.048ns (2.751ns logic, 8.297ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.043ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.BQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_13
    SLICE_X17Y24.D5      net (fanout=2)        0.714   conditioner4/M_ctr_q[13]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.043ns (2.751ns logic, 8.292ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_9 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.045ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_9 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_9
    SLICE_X17Y24.D2      net (fanout=2)        0.774   conditioner4/M_ctr_q[9]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.D4      net (fanout=16)       1.243   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Topdc                 0.456   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_F
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.045ns (2.751ns logic, 8.294ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.029ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.525   conditioner6/M_ctr_q[11]
                                                       conditioner6/M_ctr_q_11
    SLICE_X16Y28.D2      net (fanout=2)        1.234   conditioner6/M_ctr_q[11]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.029ns (2.795ns logic, 8.234ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_12
    SLICE_X17Y24.D4      net (fanout=2)        0.719   conditioner4/M_ctr_q[12]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (2.725ns logic, 8.308ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.028ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.BQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_13
    SLICE_X17Y24.D5      net (fanout=2)        0.714   conditioner4/M_ctr_q[13]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.028ns (2.725ns logic, 8.303ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  8.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.525   conditioner6/M_ctr_q[15]
                                                       conditioner6/M_ctr_q_13
    SLICE_X16Y28.D1      net (fanout=2)        1.271   conditioner6/M_ctr_q[13]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.C5      net (fanout=16)       1.141   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Tilo                  0.430   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_G
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.014ns (2.769ns logic, 8.245ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.525   conditioner6/M_ctr_q[11]
                                                       conditioner6/M_ctr_q_11
    SLICE_X16Y28.D2      net (fanout=2)        1.234   conditioner6/M_ctr_q[11]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.014ns (2.769ns logic, 8.245ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.008ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (0.694 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.525   conditioner6/M_ctr_q[15]
                                                       conditioner6/M_ctr_q_13
    SLICE_X16Y28.D1      net (fanout=2)        1.271   conditioner6/M_ctr_q[13]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.D4      net (fanout=16)       1.243   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Topdc                 0.456   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_F
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.008ns (2.795ns logic, 8.213ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  8.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.996ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_12
    SLICE_X17Y24.D4      net (fanout=2)        0.719   conditioner4/M_ctr_q[12]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.C5      net (fanout=16)       1.141   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Tilo                  0.430   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_G
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.996ns (2.725ns logic, 8.271ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.991ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.BQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_13
    SLICE_X17Y24.D5      net (fanout=2)        0.714   conditioner4/M_ctr_q[13]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.C5      net (fanout=16)       1.141   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Tilo                  0.430   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_G
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.991ns (2.725ns logic, 8.266ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.990ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.AQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_12
    SLICE_X17Y24.D4      net (fanout=2)        0.719   conditioner4/M_ctr_q[12]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.D4      net (fanout=16)       1.243   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Topdc                 0.456   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_F
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.990ns (2.751ns logic, 8.239ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.977ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.525   conditioner6/M_ctr_q[11]
                                                       conditioner6/M_ctr_q_11
    SLICE_X16Y28.D2      net (fanout=2)        1.234   conditioner6/M_ctr_q[11]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.C5      net (fanout=16)       1.141   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Tilo                  0.430   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_G
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.977ns (2.769ns logic, 8.208ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  8.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.985ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.694 - 0.711)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y26.BQ      Tcko                  0.476   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_13
    SLICE_X17Y24.D5      net (fanout=2)        0.714   conditioner4/M_ctr_q[13]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.D4      net (fanout=16)       1.243   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Topdc                 0.456   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_F
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.985ns (2.751ns logic, 8.234ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.971ns (Levels of Logic = 7)
  Clock Path Skew:      -0.027ns (0.694 - 0.721)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.DQ      Tcko                  0.525   conditioner6/M_ctr_q[11]
                                                       conditioner6/M_ctr_q_11
    SLICE_X16Y28.D2      net (fanout=2)        1.234   conditioner6/M_ctr_q[11]
    SLICE_X16Y28.D       Tilo                  0.254   M_last_q_1
                                                       conditioner6/out3
    SLICE_X21Y28.B5      net (fanout=3)        0.903   out2_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.D4      net (fanout=16)       1.243   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Topdc                 0.456   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_F
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.971ns (2.795ns logic, 8.176ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.525   conditioner6/M_ctr_q[7]
                                                       conditioner6/M_ctr_q_6
    SLICE_X21Y28.A2      net (fanout=2)        0.736   conditioner6/M_ctr_q[6]
    SLICE_X21Y28.A       Tilo                  0.259   beta_game/N94
                                                       conditioner6/out1
    SLICE_X21Y28.B2      net (fanout=3)        1.331   out_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.964ns (2.800ns logic, 8.164ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.961ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.DQ      Tcko                  0.525   conditioner6/M_ctr_q[7]
                                                       conditioner6/M_ctr_q_7
    SLICE_X21Y28.A1      net (fanout=2)        0.733   conditioner6/M_ctr_q[7]
    SLICE_X21Y28.A       Tilo                  0.259   beta_game/N94
                                                       conditioner6/out1
    SLICE_X21Y28.B2      net (fanout=3)        1.331   out_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.961ns (2.800ns logic, 8.161ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  8.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.966ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_8
    SLICE_X17Y24.D3      net (fanout=2)        0.637   conditioner4/M_ctr_q[8]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y33.D5      net (fanout=16)       1.167   beta_game/alu/M_add_out[0]
    SLICE_X12Y33.CMUX    Topdc                 0.456   beta_game/alu/N36
                                                       beta_game/alu/Mmux_out22_SW4_F
                                                       beta_game/alu/Mmux_out22_SW4
    SLICE_X20Y33.A2      net (fanout=1)        1.376   beta_game/N54
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.966ns (2.751ns logic, 8.215ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.949ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.525   conditioner6/M_ctr_q[7]
                                                       conditioner6/M_ctr_q_6
    SLICE_X21Y28.A2      net (fanout=2)        0.736   conditioner6/M_ctr_q[6]
    SLICE_X21Y28.A       Tilo                  0.259   beta_game/N94
                                                       conditioner6/out1
    SLICE_X21Y28.B2      net (fanout=3)        1.331   out_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.949ns (2.774ns logic, 8.175ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner6/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.946ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.694 - 0.719)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner6/M_ctr_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.DQ      Tcko                  0.525   conditioner6/M_ctr_q[7]
                                                       conditioner6/M_ctr_q_7
    SLICE_X21Y28.A1      net (fanout=2)        0.733   conditioner6/M_ctr_q[7]
    SLICE_X21Y28.A       Tilo                  0.259   beta_game/N94
                                                       conditioner6/out1
    SLICE_X21Y28.B2      net (fanout=3)        1.331   out_2
    SLICE_X21Y28.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector6/out1
    SLICE_X21Y20.C5      net (fanout=16)       1.369   M_edge_detector6_out
    SLICE_X21Y20.C       Tilo                  0.259   out1_5
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X20Y33.D5      net (fanout=1)        1.196   beta_game/N68
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.946ns (2.774ns logic, 8.172ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  9.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.951ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.694 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_8
    SLICE_X17Y24.D3      net (fanout=2)        0.637   conditioner4/M_ctr_q[8]
    SLICE_X17Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner4/out3
    SLICE_X19Y24.B2      net (fanout=3)        1.271   out2_4
    SLICE_X19Y24.B       Tilo                  0.259   beta_game/N72
                                                       edge_detector4/out1
    SLICE_X23Y20.D3      net (fanout=15)       1.206   M_edge_detector4_out
    SLICE_X23Y20.D       Tilo                  0.259   beta_game/N8
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X20Y33.D2      net (fanout=2)        1.569   beta_game/N8
    SLICE_X20Y33.D       Tilo                  0.254   M_beta_game_boardout[1]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y29.A2      net (fanout=1)        0.989   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y29.AMUX    Topaa                 0.449   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X12Y32.C3      net (fanout=16)       1.312   beta_game/alu/M_add_out[0]
    SLICE_X12Y32.CMUX    Tilo                  0.430   beta_game/N55
                                                       beta_game/alu/Mmux_out22_SW5_G
                                                       beta_game/alu/Mmux_out22_SW5
    SLICE_X20Y33.A3      net (fanout=1)        1.242   beta_game/N55
    SLICE_X20Y33.CLK     Tas                   0.339   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     10.951ns (2.725ns logic, 8.226ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner_game_reset/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner_level_reset/M_sync_out/CLK
  Logical resource: conditioner_level_reset/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_2/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[3]/CLK
  Logical resource: conditioner5/M_ctr_q_3/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_4/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_5/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_6/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[7]/CLK
  Logical resource: conditioner5/M_ctr_q_7/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_8/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_9/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_10/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[11]/CLK
  Logical resource: conditioner5/M_ctr_q_11/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_12/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_13/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_14/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[15]/CLK
  Logical resource: conditioner5/M_ctr_q_15/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_16/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_17/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_18/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner5/M_ctr_q[19]/CLK
  Logical resource: conditioner5/M_ctr_q_19/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.155|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 56299 paths, 0 nets, and 1524 connections

Design statistics:
   Minimum period:  11.155ns{1}   (Maximum frequency:  89.646MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 11 01:54:47 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 410 MB



