

================================================================
== Vitis HLS Report for 'PRG'
================================================================
* Date:           Mon Nov 17 18:41:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.115 us|  0.115 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                   |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_encrypt_fu_28  |encrypt  |       22|       22|  0.110 us|  0.110 us|    1|    1|      yes|
        |grp_encrypt_fu_40  |encrypt  |       22|       22|  0.110 us|  0.110 us|    1|    1|      yes|
        +-------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      135|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |      200|      -|    16836|    20704|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       28|     -|
|Register             |        -|      -|      513|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      200|      0|    17349|    20867|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       14|      0|        2|        4|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        3|      0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+-------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------+---------+---------+----+------+-------+-----+
    |grp_encrypt_fu_28  |encrypt  |      100|   0|  8418|  10352|    0|
    |grp_encrypt_fu_40  |encrypt  |      100|   0|  8418|  10352|    0|
    +-------------------+---------+---------+----+------+-------+-----+
    |Total              |         |      200|   0| 16836|  20704|    0|
    +-------------------+---------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |grp_encrypt_fu_40_key  |         +|   0|  0|  135|         128|           1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  135|         128|           1|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|  128|        384|
    |ap_return_1  |  14|          3|  128|        384|
    +-------------+----+-----------+-----+-----------+
    |Total        |  28|          6|  256|        768|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+----+-----+-----------+
    |         Name        |  FF | LUT| Bits| Const Bits|
    +---------------------+-----+----+-----+-----------+
    |ap_ce_reg            |    1|   0|    1|          0|
    |ap_return_0_int_reg  |  128|   0|  128|          0|
    |ap_return_1_int_reg  |  128|   0|  128|          0|
    |iv_val_int_reg       |  128|   0|  128|          0|
    |seed_int_reg         |  128|   0|  128|          0|
    +---------------------+-----+----+-----+-----------+
    |Total                |  513|   0|  513|          0|
    +---------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|           PRG|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|           PRG|  return value|
|ap_return_0  |  out|  128|  ap_ctrl_hs|           PRG|  return value|
|ap_return_1  |  out|  128|  ap_ctrl_hs|           PRG|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|           PRG|  return value|
|iv_val       |   in|  128|     ap_none|        iv_val|        scalar|
|seed         |   in|  128|     ap_none|          seed|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 1, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%seed_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %seed" [PRG.cpp:6]   --->   Operation 25 'read' 'seed_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%iv_val_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %iv_val" [PRG.cpp:6]   --->   Operation 26 'read' 'iv_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [24/24] (1.17ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 27 'call' 'out' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 28 [1/1] (1.49ns)   --->   "%cur_iv = add i128 %iv_val_read, i128 1" [PRG.cpp:10]   --->   Operation 28 'add' 'cur_iv' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [24/24] (1.17ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 29 'call' 'out_2' <Predicate = true> <Delay = 1.17> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.29>
ST_2 : Operation 30 [23/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 30 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 31 [23/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 31 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 32 [22/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 32 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 33 [22/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 33 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 3.29>
ST_4 : Operation 34 [21/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 34 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 35 [21/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 35 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.29>
ST_5 : Operation 36 [20/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 36 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 37 [20/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 37 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 38 [19/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 38 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 39 [19/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 39 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 3.29>
ST_7 : Operation 40 [18/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 40 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 41 [18/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 41 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 3.29>
ST_8 : Operation 42 [17/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 42 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 43 [17/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 43 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 3.29>
ST_9 : Operation 44 [16/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 44 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 45 [16/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 45 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 46 [15/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 46 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 47 [15/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 47 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 3.29>
ST_11 : Operation 48 [14/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 48 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 49 [14/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 49 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 3.29>
ST_12 : Operation 50 [13/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 50 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 51 [13/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 51 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 3.29>
ST_13 : Operation 52 [12/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 52 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 53 [12/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 53 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 3.29>
ST_14 : Operation 54 [11/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 54 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_14 : Operation 55 [11/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 55 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 3.29>
ST_15 : Operation 56 [10/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 56 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 57 [10/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 57 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 3.29>
ST_16 : Operation 58 [9/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 58 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 59 [9/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 59 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 3.29>
ST_17 : Operation 60 [8/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 60 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 61 [8/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 61 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 3.29>
ST_18 : Operation 62 [7/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 62 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 63 [7/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 63 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 3.29>
ST_19 : Operation 64 [6/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 64 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 65 [6/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 65 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 3.29>
ST_20 : Operation 66 [5/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 66 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 67 [5/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 67 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 3.29>
ST_21 : Operation 68 [4/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 68 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 69 [4/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 69 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 21> <Delay = 3.29>
ST_22 : Operation 70 [3/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 70 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 71 [3/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 71 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 3.29>
ST_23 : Operation 72 [2/24] (3.29ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 72 'call' 'out' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 73 [2/24] (3.29ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 73 'call' 'out_2' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Generic Core

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 74 [1/24] (1.47ns)   --->   "%out = call i128 @encrypt, i128 %seed_read, i128 %iv_val_read, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 74 'call' 'out' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 75 [1/24] (1.47ns)   --->   "%out_2 = call i128 @encrypt, i128 %seed_read, i128 %cur_iv, i8 %cipher_0_ssbox40, i8 %cipher_0_ssbox" [PRG.cpp:12]   --->   Operation 75 'call' 'out_2' <Predicate = true> <Delay = 1.47> <CoreType = "Generic">   --->   Generic Core
ST_24 : Operation 76 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i128 %out" [PRG.cpp:20]   --->   Operation 76 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i128 %out_2" [PRG.cpp:20]   --->   Operation 77 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i256 %mrv_1" [PRG.cpp:20]   --->   Operation 78 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iv_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cipher_0_ssbox40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
Port [ cipher_0_ssbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
seed_read   (read       ) [ 0111111111111111111111111]
iv_val_read (read       ) [ 0111111111111111111111111]
cur_iv      (add        ) [ 0111111111111111111111111]
out         (call       ) [ 0000000000000000000000000]
out_2       (call       ) [ 0000000000000000000000000]
mrv         (insertvalue) [ 0000000000000000000000000]
mrv_1       (insertvalue) [ 0000000000000000000000000]
ret_ln20    (ret        ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iv_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cipher_0_ssbox40">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher_0_ssbox40"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cipher_0_ssbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cipher_0_ssbox"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encrypt"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="seed_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="128" slack="0"/>
<pin id="18" dir="0" index="1" bw="128" slack="0"/>
<pin id="19" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="iv_val_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="128" slack="0"/>
<pin id="24" dir="0" index="1" bw="128" slack="0"/>
<pin id="25" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iv_val_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="grp_encrypt_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="128" slack="0"/>
<pin id="30" dir="0" index="1" bw="128" slack="0"/>
<pin id="31" dir="0" index="2" bw="128" slack="0"/>
<pin id="32" dir="0" index="3" bw="8" slack="0"/>
<pin id="33" dir="0" index="4" bw="8" slack="0"/>
<pin id="34" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_encrypt_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="0" index="2" bw="128" slack="0"/>
<pin id="44" dir="0" index="3" bw="8" slack="0"/>
<pin id="45" dir="0" index="4" bw="8" slack="0"/>
<pin id="46" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out_2/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="cur_iv_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="128" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cur_iv/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mrv_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="256" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="0"/>
<pin id="61" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/24 "/>
</bind>
</comp>

<comp id="64" class="1004" name="mrv_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="256" slack="0"/>
<pin id="66" dir="0" index="1" bw="128" slack="0"/>
<pin id="67" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/24 "/>
</bind>
</comp>

<comp id="70" class="1005" name="seed_read_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="128" slack="1"/>
<pin id="72" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="seed_read "/>
</bind>
</comp>

<comp id="76" class="1005" name="iv_val_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="1"/>
<pin id="78" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="iv_val_read "/>
</bind>
</comp>

<comp id="81" class="1005" name="cur_iv_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="128" slack="1"/>
<pin id="83" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="cur_iv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="35"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="36"><net_src comp="16" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="37"><net_src comp="22" pin="2"/><net_sink comp="28" pin=2"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="28" pin=4"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="16" pin="2"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="40" pin=3"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="40" pin=4"/></net>

<net id="55"><net_src comp="22" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="57"><net_src comp="51" pin="2"/><net_sink comp="40" pin=2"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="28" pin="5"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="58" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="40" pin="5"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="16" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="28" pin=1"/></net>

<net id="75"><net_src comp="70" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="79"><net_src comp="22" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="84"><net_src comp="51" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="40" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iv_val | {}
	Port: seed | {}
	Port: cipher_0_ssbox40 | {}
	Port: cipher_0_ssbox | {}
 - Input state : 
	Port: PRG : iv_val | {1 }
	Port: PRG : seed | {1 }
	Port: PRG : cipher_0_ssbox40 | {1 2 3 4 5 6 7 8 9 10 11 }
	Port: PRG : cipher_0_ssbox | {12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		out_2 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		mrv : 1
		mrv_1 : 2
		ret_ln20 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   call   |    grp_encrypt_fu_28   |  82.044 |   5728  |  11036  |
|          |    grp_encrypt_fu_40   |  82.044 |   5728  |  11036  |
|----------|------------------------|---------|---------|---------|
|    add   |      cur_iv_fu_51      |    0    |    0    |   135   |
|----------|------------------------|---------|---------|---------|
|   read   |  seed_read_read_fu_16  |    0    |    0    |    0    |
|          | iv_val_read_read_fu_22 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|insertvalue|        mrv_fu_58       |    0    |    0    |    0    |
|          |       mrv_1_fu_64      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        | 164.088 |  11456  |  22207  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   cur_iv_reg_81  |   128  |
|iv_val_read_reg_76|   128  |
| seed_read_reg_70 |   128  |
+------------------+--------+
|       Total      |   384  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_encrypt_fu_28 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
| grp_encrypt_fu_28 |  p2  |   2  |  128 |   256  ||    0    ||    9    |
| grp_encrypt_fu_40 |  p1  |   2  |  128 |   256  ||    0    ||    9    |
| grp_encrypt_fu_40 |  p2  |   2  |  128 |   256  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  1024  ||  1.548  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   164  |  11456 |  22207 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   36   |
|  Register |    -   |   384  |    -   |
+-----------+--------+--------+--------+
|   Total   |   165  |  11840 |  22243 |
+-----------+--------+--------+--------+
