<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:BoundaryCRC="0xFD4A1E1ED7153BE5" bd:device="xczu2eg-sfva625-1-e" bd:isValidated="true" bd:synthFlowMode="Hierarchical" bd:tool_version="2017.2" bd:top="ps_clock_led" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>ps_clock_led</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>CLK.PL_CLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>pl_clk</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>99999000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="user"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>CLK_DOMAIN</spirit:name>
            <spirit:value>ps_clock_led_zynq_ultra_ps_e_0_0_pl_clk0</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default_prop"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>RST.PL_RESETN</spirit:name>
        <spirit:displayName>Reset</spirit:displayName>
        <spirit:description>Reset</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="reset" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="reset_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>RST</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>pl_resetn</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>POLARITY</spirit:name>
            <spirit:value>ACTIVE_LOW</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="ps_clock_led_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>pl_clk</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>pl_resetn</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>ps_clock_led_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>zynq_ultra_ps_e_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="zynq_ultra_ps_e" spirit:vendor="xilinx.com" spirit:version="3.0"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">ps_clock_led_zynq_ultra_ps_e_0_0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__VIDEO_REF_CLK__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PSS_ALT_REF_CLK__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CAN1__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CAN1__PERIPHERAL__IO">MIO 24 .. 25</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CAN1__GRP_CLK__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DPAUX__PERIPHERAL__IO">MIO 27 .. 30</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__ENET3__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__ENET3__GRP_MDIO__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__GPIO0_MIO__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__GPIO0_MIO__IO">MIO 0 .. 25</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__GPIO1_MIO__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__GPIO1_MIO__IO">MIO 26 .. 51</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__GPIO2_MIO__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__GPIO2_MIO__IO">MIO 52 .. 77</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__I2C0__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__I2C0__PERIPHERAL__IO">MIO 14 .. 15</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__I2C1__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__I2C1__PERIPHERAL__IO">MIO 16 .. 17</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PCIE__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PCIE__PERIPHERAL__ROOTPORT_IO">MIO 31</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__USB0__REF_CLK_SEL">Ref Clk2</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DP__REF_CLK_SEL">Ref Clk3</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SATA__REF_CLK_SEL">Ref Clk1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SATA__REF_CLK_FREQ">125</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DP__LANE_SEL">Single Lower</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PCIE__DEVICE_PORT_TYPE">Root Port</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PCIE__DEVICE_ID">0xD021</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PCIE__CLASS_CODE_SUB">0x4</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PROTECTION__MASTERS">USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__PROTECTION__SLAVES">LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9000000;F907FFFF;1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_MIO_TREE_PERIPHERALS">Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#UART 1#UART 1#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_MIO_TREE_SIGNALS">sclk_out#so_mo1#mo2#mo3#si_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#txd#rxd#rxd#txd#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__QSPI__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__QSPI__PERIPHERAL__IO">MIO 0 .. 12</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__QSPI__PERIPHERAL__MODE">Dual Parallel</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__QSPI__PERIPHERAL__DATA_MODE">x4</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__QSPI__GRP_FBCLK__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD0__PERIPHERAL__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__PERIPHERAL__IO">MIO 46 .. 51</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__GRP_CD__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__GRP_CD__IO">MIO 45</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__GRP_POW__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__GRP_WP__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__SLOT_TYPE">SD 2.0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SD1__DATA_TRANSFER_MODE">4Bit</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__UART0__BAUD_RATE">115200</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__TTC0__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__TTC1__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__TTC2__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__TTC3__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CSUPMU__PERIPHERAL__VALID">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__CL">16</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__CWL">14</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__BG_ADDR_COUNT">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__DEVICE_CAPACITY">8192 MBits</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__DRAM_WIDTH">16 Bits</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__ROW_ADDR_COUNT">16</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__SPEED_BIN">DDR4_2133P</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__T_FAW">32</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__T_RAS_MIN">36</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__T_RC">52</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__T_RCD">16</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDRC__T_RP">16</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_DDR_RAM_HIGHADDR">0x7FFFFFFF</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_DDR_RAM_LOWADDR_OFFSET">0x80000000</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__UART0__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__UART0__PERIPHERAL__IO">MIO 34 .. 35</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__UART1__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__UART1__PERIPHERAL__IO">MIO 32 .. 33</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__USB0__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__USB3_0__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__USB3_0__PERIPHERAL__IO">GT Lane2</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__USB2_0__EMIO__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_BANK_0_IO_STANDARD">LVCMOS18</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_BANK_2_IO_STANDARD">LVCMOS18</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU_BANK_3_IO_STANDARD">LVCMOS33</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DISPLAYPORT__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SATA__PERIPHERAL__ENABLE">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SATA__LANE0__ENABLE">0</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__SATA__LANE1__IO">GT Lane3</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL">VPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL">RPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL">RPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__GPU_REF_CTRL__SRCSEL">IOPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL">APLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL">APLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL">DPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL">IOPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL">IOPLL</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DLL__ISUSED">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__DDR__INTERFACE__FREQMHZ">533.500</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ">124.999</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ">199.998</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ">99.999</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ">187.498</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ">1499.985</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__ACPU_CTRL__FREQMHZ">1200</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__DDR_CTRL__FREQMHZ">1067</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ">500</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ">600</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ">600</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ">533.33</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ">125</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ">250</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ">52</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>zynq_ultra_ps_e_0_pl_clk0</spirit:name>
        <spirit:internalPortReference spirit:componentRef="zynq_ultra_ps_e_0" spirit:portRef="pl_clk0"/>
        <spirit:externalPortReference spirit:portRef="pl_clk"/>
        <spirit:internalPortReference spirit:componentRef="zynq_ultra_ps_e_0" spirit:portRef="maxihpm0_lpd_aclk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>zynq_ultra_ps_e_0_pl_resetn0</spirit:name>
        <spirit:internalPortReference spirit:componentRef="zynq_ultra_ps_e_0" spirit:portRef="pl_resetn0"/>
        <spirit:externalPortReference spirit:portRef="pl_resetn"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
  </spirit:design>

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>Addressing/zynq_ultra_ps_e_0</spirit:library>
    <spirit:name>zynq_ultra_ps_e</spirit:name>
    <spirit:version>3.0</spirit:version>
    <spirit:addressSpaces>
      <spirit:addressSpace>
        <spirit:name>Data</spirit:name>
        <spirit:range>1T</spirit:range>
        <spirit:width>32</spirit:width>
        <spirit:segments/>
      </spirit:addressSpace>
    </spirit:addressSpaces>
  </spirit:component>

</bd:repository>
