// Seed: 1010319729
module module_0 (
    input  tri1  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  uwire id_3
);
  logic id_5 = -1;
  tri1 [1 : 1] id_6;
  assign id_5 = (-1);
  assign id_6 = id_0 ? -1 : id_3;
  wire  id_7;
  logic id_8;
  logic id_9;
  ;
  wire id_10;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4
);
  parameter id_6 = 1 - 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
