
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v
# synth_design -part xc7z020clg484-3 -top paj_boundtop_hierarchy_no_mem -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top paj_boundtop_hierarchy_no_mem -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 281214 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.266 ; gain = 54.895 ; free physical = 246748 ; free virtual = 314504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'paj_boundtop_hierarchy_no_mem' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:80]
INFO: [Synth 8-6157] synthesizing module 'onlyonecycle' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1452]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1482]
INFO: [Synth 8-6155] done synthesizing module 'onlyonecycle' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1452]
INFO: [Synth 8-6157] synthesizing module 'vblockramcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1537]
INFO: [Synth 8-6157] synthesizing module 'spramblock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1719]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:3]
INFO: [Synth 8-6155] done synthesizing module 'spramblock' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1719]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1594]
WARNING: [Synth 8-567] referenced signal 'addrin' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591]
WARNING: [Synth 8-567] referenced signal 'dataout' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591]
WARNING: [Synth 8-567] referenced signal 'waddr' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1591]
INFO: [Synth 8-6155] done synthesizing module 'vblockramcontroller' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1537]
INFO: [Synth 8-6157] synthesizing module 'sramcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1750]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1819]
WARNING: [Synth 8-567] referenced signal 'addrin' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816]
WARNING: [Synth 8-567] referenced signal 'tm3_sram_data_in' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1816]
INFO: [Synth 8-6155] done synthesizing module 'sramcontroller' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1750]
INFO: [Synth 8-6157] synthesizing module 'resultinterface' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1978]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2093]
WARNING: [Synth 8-567] referenced signal 'resultdata' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'resultinterface' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1978]
INFO: [Synth 8-6157] synthesizing module 'rayinterface' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2173]
INFO: [Synth 8-6155] done synthesizing module 'rayinterface' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2173]
INFO: [Synth 8-6157] synthesizing module 'boundcontroller' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:596]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:864]
INFO: [Synth 8-6155] done synthesizing module 'boundcontroller' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:596]
INFO: [Synth 8-6157] synthesizing module 'resulttransmit' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:387]
WARNING: [Synth 8-567] referenced signal 'id01a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'id01b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'hit01al' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'hit01bl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'hit01cl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'id01c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'u01a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'u01b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'u01c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'v01a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'v01b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'v01c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'id10a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'id10b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'hit10al' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'hit10bl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'hit10cl' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'id10c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'u10a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'u10b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'u10c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'v10a' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'v10b' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
WARNING: [Synth 8-567] referenced signal 'v10c' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:488]
INFO: [Synth 8-6155] done synthesizing module 'resulttransmit' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:387]
INFO: [Synth 8-6157] synthesizing module 'sortedstack' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2250]
WARNING: [Synth 8-6014] Unused sequential element key7_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2364]
INFO: [Synth 8-6155] done synthesizing module 'sortedstack' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2250]
INFO: [Synth 8-6157] synthesizing module 'listhandler' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2510]
INFO: [Synth 8-6157] synthesizing module 'spram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2845]
INFO: [Synth 8-6155] done synthesizing module 'spram' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2845]
WARNING: [Synth 8-567] referenced signal 'readlevel' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2580]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2636]
WARNING: [Synth 8-567] referenced signal 'writelevel' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632]
WARNING: [Synth 8-567] referenced signal 'readlevel' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632]
WARNING: [Synth 8-567] referenced signal 'offset0' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632]
WARNING: [Synth 8-567] referenced signal 'offset1' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632]
WARNING: [Synth 8-567] referenced signal 'offset2' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632]
WARNING: [Synth 8-567] referenced signal 'lvempty' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2632]
INFO: [Synth 8-6155] done synthesizing module 'listhandler' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2510]
INFO: [Synth 8-6157] synthesizing module 'resultcounter' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2869]
INFO: [Synth 8-6155] done synthesizing module 'resultcounter' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2869]
INFO: [Synth 8-6155] done synthesizing module 'paj_boundtop_hierarchy_no_mem' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:80]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[9]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[8]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.031 ; gain = 112.660 ; free physical = 246595 ; free virtual = 314351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1559.031 ; gain = 112.660 ; free physical = 246550 ; free virtual = 314307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.027 ; gain = 120.656 ; free physical = 246552 ; free virtual = 314309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'onlyonecycle'
INFO: [Synth 8-5544] ROM "output_xhdl0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_xhdl0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vblockramcontroller'
INFO: [Synth 8-5544] ROM "want_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "want_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "want_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sramcontroller'
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tm3_sram_data_xhdl0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resultinterface'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u1b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id1b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_t2b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u2b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id2b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_t3b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_u3b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_id3b" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:864]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'boundcontroller'
INFO: [Synth 8-5544] ROM "raygroupwe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_tladdr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_tladdrvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enablenear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lhreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_resetcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_startAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_triID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_maskcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'resulttransmit'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_rgResultData" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_rgResultReady" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "full7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'listhandler'
INFO: [Synth 8-5544] ROM "datain" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_lvempty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_lvempty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_lvempty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_lvempty" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_offset0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_offset0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_offset0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_offset1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_offset2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "commit01" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "commit10" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'output_xhdl0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1485]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1488]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1488]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'onlyonecycle'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1488]
WARNING: [Synth 8-327] inferring latch for variable 'temp_count_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1494]
WARNING: [Synth 8-327] inferring latch for variable 'want_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1598]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1602]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1602]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE4 |                              011 |                              100
                 iSTATE2 |                              100 |                              011
                  iSTATE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'vblockramcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1602]
WARNING: [Synth 8-327] inferring latch for variable 'want_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1599]
WARNING: [Synth 8-327] inferring latch for variable 'temp_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1631]
WARNING: [Synth 8-327] inferring latch for variable 'temp_datavalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1619]
WARNING: [Synth 8-327] inferring latch for variable 'temp_waddr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1615]
WARNING: [Synth 8-327] inferring latch for variable 'we_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1570]
WARNING: [Synth 8-327] inferring latch for variable 'want_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1824]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1828]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1828]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE4 |                              011 |                              100
                 iSTATE2 |                              100 |                              011
                  iSTATE |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sramcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1828]
WARNING: [Synth 8-327] inferring latch for variable 'want_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1825]
WARNING: [Synth 8-327] inferring latch for variable 'temp_data_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1956]
WARNING: [Synth 8-327] inferring latch for variable 'temp_datavalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1851]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_data_xhdl0_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1794]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1834]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_we_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1822]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_oe_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1836]
WARNING: [Synth 8-327] inferring latch for variable 'tm3_sram_adsp_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1835]
WARNING: [Synth 8-327] inferring latch for variable 'temp_statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1844]
WARNING: [Synth 8-327] inferring latch for variable 'temp_waddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1847]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2108]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2099]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2099]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE2 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE5 |                             0110 |                             0110
                 iSTATE4 |                             0111 |                             0111
                 iSTATE6 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'resultinterface'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2099]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2132]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2153]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2116]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2138]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2159]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2117]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2139]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2160]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2123]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2145]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2165]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit1b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2124]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit2b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2146]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit3b_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2166]
WARNING: [Synth 8-327] inferring latch for variable 'temp_resultID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2125]
WARNING: [Synth 8-327] inferring latch for variable 'temp_newdata_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2105]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:875]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:875]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE10 |             00000000000000000001 |                            00000
                 iSTATE8 |             00000000000000000010 |                            00001
                 iSTATE5 |             00000000000000000100 |                            00010
                 iSTATE4 |             00000000000000001000 |                            00011
                iSTATE17 |             00000000000000010000 |                            00100
                iSTATE13 |             00000000000000100000 |                            00110
                iSTATE12 |             00000000000001000000 |                            00111
                iSTATE15 |             00000000000010000000 |                            01000
                iSTATE14 |             00000000000100000000 |                            01001
                iSTATE11 |             00000000001000000000 |                            01010
                 iSTATE9 |             00000000010000000000 |                            01011
                 iSTATE1 |             00000000100000000000 |                            01100
                 iSTATE0 |             00000001000000000000 |                            01101
                  iSTATE |             00000010000000000000 |                            01110
                iSTATE18 |             00000100000000000000 |                            01111
                 iSTATE7 |             00001000000000000000 |                            10000
                 iSTATE6 |             00010000000000000000 |                            10001
                 iSTATE3 |             00100000000000000000 |                            10010
                 iSTATE2 |             01000000000000000000 |                            10011
                iSTATE16 |             10000000000000000000 |                            00101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'boundcontroller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:875]
WARNING: [Synth 8-327] inferring latch for variable 'temp_cts_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:899]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:952]
WARNING: [Synth 8-327] inferring latch for variable 'temp_startAddr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:953]
WARNING: [Synth 8-327] inferring latch for variable 'temp_subcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1191]
WARNING: [Synth 8-327] inferring latch for variable 'temp_count_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1161]
WARNING: [Synth 8-327] inferring latch for variable 'temp_resetcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:950]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hitmask_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:956]
WARNING: [Synth 8-327] inferring latch for variable 'temp_triDatalatch_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1190]
WARNING: [Synth 8-327] inferring latch for variable 'temp_maskcount_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1192]
WARNING: [Synth 8-327] inferring latch for variable 'temp_tladdr_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1160]
WARNING: [Synth 8-327] inferring latch for variable 'temp_raygroupoutl_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:896]
WARNING: [Synth 8-327] inferring latch for variable 'raygroupwe_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:869]
WARNING: [Synth 8-327] inferring latch for variable 'raygroupid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:867]
WARNING: [Synth 8-327] inferring latch for variable 'enablenear_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:868]
WARNING: [Synth 8-327] inferring latch for variable 'temp_busy_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:876]
WARNING: [Synth 8-327] inferring latch for variable 'temp_triIDvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:978]
WARNING: [Synth 8-327] inferring latch for variable 'temp_triID_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:980]
WARNING: [Synth 8-327] inferring latch for variable 'temp_l0reset_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:951]
WARNING: [Synth 8-327] inferring latch for variable 'temp_baseaddress_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:955]
WARNING: [Synth 8-327] inferring latch for variable 'temp_boundNodeIDout_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:954]
WARNING: [Synth 8-327] inferring latch for variable 'temp_lack_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1134]
WARNING: [Synth 8-327] inferring latch for variable 'lhreset_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:872]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addrind_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1140]
WARNING: [Synth 8-327] inferring latch for variable 'temp_addrindvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1141]
WARNING: [Synth 8-327] inferring latch for variable 'temp_tladdrvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1165]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1390]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1399]
WARNING: [Synth 8-327] inferring latch for variable 'temp_t3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1408]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1391]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1400]
WARNING: [Synth 8-327] inferring latch for variable 'temp_u3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1409]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1392]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1401]
WARNING: [Synth 8-327] inferring latch for variable 'temp_v3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1410]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1393]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1402]
WARNING: [Synth 8-327] inferring latch for variable 'temp_id3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:1411]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit1_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:957]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit2_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:958]
WARNING: [Synth 8-327] inferring latch for variable 'temp_hit3_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:959]
WARNING: [Synth 8-327] inferring latch for variable 'bcvalid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:870]
WARNING: [Synth 8-327] inferring latch for variable 'temp_passCTSout_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:900]
WARNING: [Synth 8-327] inferring latch for variable 'temp_statepeek_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:894]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgResultData_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:495]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:495]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                        000000001 |                             0000
                 iSTATE2 |                        000000010 |                             0001
                 iSTATE1 |                        000000100 |                             0010
                  iSTATE |                        000001000 |                             0011
                 iSTATE0 |                        000010000 |                             0100
                 iSTATE7 |                        000100000 |                             0101
                 iSTATE5 |                        001000000 |                             0110
                 iSTATE4 |                        010000000 |                             0111
                 iSTATE6 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'resulttransmit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:495]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgResultReady_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:511]
WARNING: [Synth 8-327] inferring latch for variable 'temp_rgResultSource_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:512]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'listhandler'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1632.086 ; gain = 185.715 ; free physical = 246402 ; free virtual = 314160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              104 Bit    Registers := 1     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 21    
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 29    
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 55    
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   9 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  20 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 54    
	   6 Input     19 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	  20 Input     18 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	  20 Input     16 Bit        Muxes := 2     
	  20 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 15    
	   4 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	  20 Input     12 Bit        Muxes := 6     
	  20 Input     11 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 13    
	   2 Input      3 Bit        Muxes := 51    
	   6 Input      3 Bit        Muxes := 5     
	  20 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 7     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 105   
	   9 Input      1 Bit        Muxes := 18    
	  20 Input      1 Bit        Muxes := 84    
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module paj_boundtop_hierarchy_no_mem 
Detailed RTL Component Info : 
+---Registers : 
	              104 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module onlyonecycle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module vblockramcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 1     
Module sramcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     19 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 16    
Module resultinterface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 13    
Module rayinterface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module boundcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	  20 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 27    
	  20 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  20 Input     16 Bit        Muxes := 1     
	  20 Input     14 Bit        Muxes := 1     
	  20 Input     12 Bit        Muxes := 3     
	  20 Input     11 Bit        Muxes := 1     
	  20 Input     10 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 2     
	  20 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 42    
Module resulttransmit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 5     
Module sortedstack 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               13 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 13    
	   4 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 30    
	   5 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module spram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
Module listhandler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module resultcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "boundcont01/raygroupwe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "boundcont01/temp_tladdr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "boundcont01/temp_tladdrvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "boundcont01/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "boundcont10/raygroupwe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "boundcont10/temp_tladdr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "boundcont10/temp_tladdrvalid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "boundcont10/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lh01/datain" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lh01/temp_lvempty" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lh01/temp_lvempty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lh01/temp_lvempty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lh01/temp_lvempty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lh01/temp_offset0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lh01/temp_offset0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'lh02/ram/temp_reg_reg[12:0]' into 'lh01/ram/temp_reg_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/boundtop.v:2861]
INFO: [Synth 8-5546] ROM "boundcont01/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "boundcont10/next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design vblockramcontroller has unconnected port addr[9]
WARNING: [Synth 8-3331] design vblockramcontroller has unconnected port addr[8]
WARNING: [Synth 8-3331] design vblockramcontroller has unconnected port addr[7]
WARNING: [Synth 8-3331] design vblockramcontroller has unconnected port addr[6]
WARNING: [Synth 8-3331] design vblockramcontroller has unconnected port addr[5]
WARNING: [Synth 8-3331] design vblockramcontroller has unconnected port addr[4]
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_boundNodeIDout_reg[0]' (LD) to 'boundcont01/temp_startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_boundNodeIDout_reg[0]' (LD) to 'boundcont10/temp_startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_boundNodeIDout_reg[1]' (LD) to 'boundcont01/temp_startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_boundNodeIDout_reg[1]' (LD) to 'boundcont10/temp_startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_boundNodeIDout_reg[2]' (LD) to 'boundcont01/temp_startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_boundNodeIDout_reg[2]' (LD) to 'boundcont10/temp_startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont01/boundNodeIDout_reg[0]' (FDR) to 'boundcont01/startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/boundNodeIDout_reg[0]' (FDR) to 'boundcont10/boundNodeIDout_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/boundNodeIDout_reg[1]' (FDR) to 'boundcont01/startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/boundNodeIDout_reg[1]' (FDR) to 'boundcont10/boundNodeIDout_reg[2]'
INFO: [Synth 8-3886] merging instance 'boundcont01/boundNodeIDout_reg[2]' (FDR) to 'boundcont01/startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/boundNodeIDout_reg[2]' (FDR) to 'boundcont10/startAddr_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[12]' (FD) to 'lh01/ram/temp_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[8]' (FD) to 'lh01/ram/temp_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[9]' (FD) to 'lh01/ram/temp_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[10]' (FD) to 'lh01/ram/temp_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[11]' (FD) to 'lh01/ram/temp_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[0]' (FD) to 'lh01/ram/temp_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[1]' (FD) to 'lh01/ram/temp_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[2]' (FD) to 'lh01/ram/temp_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[3]' (FD) to 'lh01/ram/temp_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[4]' (FD) to 'lh01/ram/temp_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[5]' (FD) to 'lh01/ram/temp_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'lh01/ram/temp_reg_reg[6]' (FD) to 'lh01/ram/temp_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/temp_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\boundcont10/lhreset_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\boundcont01/lhreset_reg )
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_startAddr_reg[0]' (LD) to 'boundcont01/temp_startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_startAddr_reg[0]' (LD) to 'boundcont10/temp_startAddr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_hitmask_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_hitmask_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_hitmask_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_hitmask_reg[1] )
INFO: [Synth 8-3886] merging instance 'boundcont01/startAddr_reg[0]' (FDR) to 'boundcont01/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_startAddr_reg[1]' (LD) to 'boundcont01/temp_startAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_startAddr_reg[2]' (LD) to 'boundcont01/temp_startAddr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_startAddr_reg[3] )
INFO: [Synth 8-3886] merging instance 'boundcont10/startAddr_reg[0]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_startAddr_reg[1]' (LD) to 'boundcont10/temp_startAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_startAddr_reg[2]' (LD) to 'boundcont10/temp_startAddr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_startAddr_reg[3] )
INFO: [Synth 8-3886] merging instance 'boundcont10/hitmask_reg[2]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont10/hitmask_reg[1]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/hitmask_reg[2]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/hitmask_reg[1]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/startAddr_reg[1]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/startAddr_reg[2]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/startAddr_reg[3]' (FDR) to 'boundcont10/startAddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont10/startAddr_reg[1]' (FDR) to 'boundcont10/startAddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'boundcont10/startAddr_reg[2]' (FDR) to 'boundcont10/startAddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'boundcont01/raygroupid_reg[0]' (LD) to 'boundcont01/raygroupid_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont10/raygroupid_reg[0]' (LD) to 'boundcont10/raygroupid_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/raygroupid_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/raygroupid_reg[1] )
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[0]' (LD) to 'trilist/tm3_sram_we_reg[1]'
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[1]' (LD) to 'trilist/tm3_sram_we_reg[2]'
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[2]' (LD) to 'trilist/tm3_sram_we_reg[3]'
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[3]' (LD) to 'trilist/tm3_sram_we_reg[4]'
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[4]' (LD) to 'trilist/tm3_sram_we_reg[5]'
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[5]' (LD) to 'trilist/tm3_sram_we_reg[6]'
INFO: [Synth 8-3886] merging instance 'trilist/tm3_sram_we_reg[6]' (LD) to 'trilist/tm3_sram_we_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (trilist/\tm3_sram_addr_reg[18] )
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_v3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_u3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id3_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont01/temp_id2_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_v3_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_u3_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \boundcont10/temp_id3_reg[6]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'st/data0_reg[0]' (FDRE) to 'st/data0_reg[1]'
INFO: [Synth 8-3886] merging instance 'st/data0_reg[1]' (FDRE) to 'st/data0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data0_reg[2] )
INFO: [Synth 8-3886] merging instance 'lh01/temp_writelevel_reg[1]' (LD) to 'lh01/temp_writelevel_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/temp_writelevel_reg[0] )
INFO: [Synth 8-3886] merging instance 'lh02/temp_writelevel_reg[1]' (LD) to 'lh02/temp_writelevel_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/temp_writelevel_reg[0] )
INFO: [Synth 8-3886] merging instance 'lh01/writelevel_reg[1]' (FDR) to 'lh01/writelevel_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/startAddr_reg[3]' (FDR) to 'lh01/writelevel_reg[0]'
INFO: [Synth 8-3886] merging instance 'lh01/writelevel_reg[0]' (FDR) to 'lh02/writelevel_reg[1]'
INFO: [Synth 8-3886] merging instance 'lh02/writelevel_reg[1]' (FDR) to 'lh02/writelevel_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/temp_readlevel_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/temp_readlevel_reg[1] )
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_hit3_reg' (LD) to 'boundcont10/temp_hit2_reg'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_hit3_reg' (LD) to 'boundcont01/temp_hit2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_hit2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_hit2_reg )
INFO: [Synth 8-3886] merging instance 'lh01/readlevel_reg[1]' (FDR) to 'boundcont10/hit3_reg'
INFO: [Synth 8-3886] merging instance 'lh02/readlevel_reg[1]' (FDR) to 'boundcont10/hit3_reg'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[8]' (LD) to 'boundcont01/temp_u3_reg[8]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[0]' (LD) to 'boundcont01/temp_id3_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[0]' (LD) to 'boundcont01/temp_id2_reg[0]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[8]' (LD) to 'boundcont10/temp_v3_reg[8]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[9]' (LD) to 'boundcont01/temp_u3_reg[9]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[1]' (LD) to 'boundcont01/temp_id3_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[1]' (LD) to 'boundcont01/temp_id2_reg[1]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[9]' (LD) to 'boundcont10/temp_v3_reg[9]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[10]' (LD) to 'boundcont01/temp_u3_reg[10]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[2]' (LD) to 'boundcont01/temp_id3_reg[2]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[2]' (LD) to 'boundcont01/temp_id2_reg[2]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[10]' (LD) to 'boundcont10/temp_v3_reg[10]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[11]' (LD) to 'boundcont01/temp_u3_reg[11]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[3]' (LD) to 'boundcont01/temp_id3_reg[3]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[3]' (LD) to 'boundcont01/temp_id2_reg[3]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[11]' (LD) to 'boundcont10/temp_v3_reg[11]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[12]' (LD) to 'boundcont01/temp_u3_reg[12]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[4]' (LD) to 'boundcont01/temp_id3_reg[4]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[4]' (LD) to 'boundcont01/temp_id2_reg[4]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[12]' (LD) to 'boundcont10/temp_v3_reg[12]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[13]' (LD) to 'boundcont01/temp_u3_reg[13]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[5]' (LD) to 'boundcont01/temp_id3_reg[5]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[5]' (LD) to 'boundcont01/temp_id2_reg[5]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[13]' (LD) to 'boundcont10/temp_v3_reg[13]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[14]' (LD) to 'boundcont01/temp_u3_reg[14]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[6]' (LD) to 'boundcont01/temp_id3_reg[6]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[6]' (LD) to 'boundcont01/temp_id2_reg[6]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[14]' (LD) to 'boundcont10/temp_v3_reg[14]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u3_reg[15]' (LD) to 'boundcont01/temp_u3_reg[15]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[7]' (LD) to 'boundcont01/temp_id3_reg[7]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[7]' (LD) to 'boundcont01/temp_id2_reg[7]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v3_reg[15]' (LD) to 'boundcont10/temp_v3_reg[15]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u2_reg[8]' (LD) to 'boundcont01/temp_u2_reg[8]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[8]' (LD) to 'boundcont01/temp_id3_reg[8]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id2_reg[8]' (LD) to 'boundcont01/temp_id2_reg[8]'
INFO: [Synth 8-3886] merging instance 'boundcont01/temp_v2_reg[8]' (LD) to 'boundcont10/temp_v2_reg[8]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_u2_reg[9]' (LD) to 'boundcont01/temp_u2_reg[9]'
INFO: [Synth 8-3886] merging instance 'boundcont10/temp_id3_reg[9]' (LD) to 'boundcont01/temp_id3_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/temp_busy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/temp_busy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_addrindvalid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_addrindvalid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/temp_lvempty_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/temp_lvempty_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (restransinst/hit10bl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (restransinst/hit01bl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/datain_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/datain_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_boundNodeIDout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_boundNodeIDout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_addrind_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_addrind_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data3_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/datain_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/datain_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_boundNodeIDout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_boundNodeIDout_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/datain_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/datain_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[7] )
WARNING: [Synth 8-3332] Sequential element (oc/output_xhdl0_reg) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/FSM_onehot_state_reg[2]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/FSM_onehot_state_reg[1]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/FSM_onehot_state_reg[0]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/FSM_onehot_next_state_reg[2]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/FSM_onehot_next_state_reg[1]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/FSM_onehot_next_state_reg[0]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (oc/temp_count_reg[0]) is unused and will be removed from module paj_boundtop_hierarchy_no_mem.
WARNING: [Synth 8-3332] Sequential element (temp_waddr_reg[9]) is unused and will be removed from module vblockramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_waddr_reg[8]) is unused and will be removed from module vblockramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_waddr_reg[7]) is unused and will be removed from module vblockramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_waddr_reg[6]) is unused and will be removed from module vblockramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_waddr_reg[5]) is unused and will be removed from module vblockramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_waddr_reg[4]) is unused and will be removed from module vblockramcontroller.
WARNING: [Synth 8-3332] Sequential element (tm3_sram_addr_reg[18]) is unused and will be removed from module sramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_statepeek_reg[2]) is unused and will be removed from module sramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_statepeek_reg[1]) is unused and will be removed from module sramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_statepeek_reg[0]) is unused and will be removed from module sramcontroller.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[31]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[30]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[29]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[28]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[27]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[26]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[25]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[24]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[23]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[22]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[21]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[20]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[19]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[18]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[17]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[16]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[15]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[14]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[13]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[12]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[11]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[10]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[9]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[8]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[7]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[6]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[5]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[4]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[3]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[2]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[1]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t2b_reg[0]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[31]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[30]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[29]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[28]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[27]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[26]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[25]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[24]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[23]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[22]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[21]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[20]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[19]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[18]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[17]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[16]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[15]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[14]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[13]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[12]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[11]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[10]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[9]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[8]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[7]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[6]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[5]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[4]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[3]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[2]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[1]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_t3b_reg[0]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[7]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[6]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[5]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[4]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[3]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[2]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[1]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u1b_reg[0]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[7]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[6]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[5]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[4]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[3]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[2]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[1]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u2b_reg[0]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u3b_reg[7]) is unused and will be removed from module resultinterface.
WARNING: [Synth 8-3332] Sequential element (temp_u3b_reg[6]) is unused and will be removed from module resultinterface.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_boundNodeIDout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_boundNodeIDout_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_addrind_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_addrind_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data3_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/datain_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/datain_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_boundNodeIDout_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_boundNodeIDout_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\boundcont01/temp_addrind_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\boundcont10/temp_addrind_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data3_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (st/\data7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/datain_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/datain_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh01/ram/mem1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lh02/ram/mem1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont01/temp_startAddr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\boundcont10/temp_startAddr_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1768.160 ; gain = 321.789 ; free physical = 246201 ; free virtual = 313958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|offsettable | ramblock/new_ram/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246247 ; free virtual = 314006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|offsettable | ramblock/new_ram/ram_reg | Implied   | 16 x 32              | RAM16X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\restransinst/temp_rgResultData_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\restransinst/temp_rgResultData_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\restransinst/temp_rgResultData_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\restransinst/temp_rgResultData_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246252 ; free virtual = 314011
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246176 ; free virtual = 313934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246175 ; free virtual = 313934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246173 ; free virtual = 313931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246172 ; free virtual = 313930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246171 ; free virtual = 313929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246170 ; free virtual = 313929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |    25|
|3     |LUT2   |    72|
|4     |LUT3   |    48|
|5     |LUT4   |   120|
|6     |LUT5   |    30|
|7     |LUT6   |    17|
|8     |FDRE   |   200|
|9     |FDSE   |     3|
|10    |LD     |   209|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------------------+------+
|      |Instance       |Module              |Cells |
+------+---------------+--------------------+------+
|1     |top            |                    |   743|
|2     |  boundcont01  |boundcontroller     |   185|
|3     |  boundcont10  |boundcontroller_0   |   172|
|4     |  offsettable  |vblockramcontroller |    14|
|5     |  rayint       |rayinterface        |    87|
|6     |  rc           |resultcounter       |    13|
|7     |  restransinst |resulttransmit      |     2|
|8     |  ri           |resultinterface     |    22|
|9     |  trilist      |sramcontroller      |   248|
+------+---------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246169 ; free virtual = 313927
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8320 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.164 ; gain = 321.793 ; free physical = 246169 ; free virtual = 313928
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1768.168 ; gain = 321.793 ; free physical = 246179 ; free virtual = 313938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1862.332 ; gain = 0.000 ; free physical = 245985 ; free virtual = 313746
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 209 instances were transformed.
  LD => LDCE: 209 instances

INFO: [Common 17-83] Releasing license: Synthesis
379 Infos, 350 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1862.332 ; gain = 416.059 ; free physical = 246027 ; free virtual = 313787
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2421.988 ; gain = 559.656 ; free physical = 245430 ; free virtual = 313191
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2421.988 ; gain = 0.000 ; free physical = 245429 ; free virtual = 313190
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.996 ; gain = 0.000 ; free physical = 245421 ; free virtual = 313183
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2555.277 ; gain = 0.004 ; free physical = 245065 ; free virtual = 312826

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19fbcb699

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245065 ; free virtual = 312826

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 198985f5c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 198985f5c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c0f561db

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c0f561db

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ae5546f9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245077 ; free virtual = 312838
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ae5546f9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245077 ; free virtual = 312838
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245077 ; free virtual = 312838
Ending Logic Optimization Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245077 ; free virtual = 312838

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839
Ending Netlist Obfuscation Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2555.277 ; gain = 0.000 ; free physical = 245078 ; free virtual = 312839
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2555.277 ; gain = 0.004 ; free physical = 245078 ; free virtual = 312839
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ae5546f9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module paj_boundtop_hierarchy_no_mem ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.273 ; gain = 0.000 ; free physical = 245047 ; free virtual = 312808
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2587.273 ; gain = 0.000 ; free physical = 245037 ; free virtual = 312798
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.902 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2587.273 ; gain = 0.000 ; free physical = 245007 ; free virtual = 312768
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2783.453 ; gain = 196.180 ; free physical = 245012 ; free virtual = 312772
Power optimization passes: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2783.453 ; gain = 196.180 ; free physical = 245012 ; free virtual = 312772

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245030 ; free virtual = 312791


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design paj_boundtop_hierarchy_no_mem ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 203
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245029 ; free virtual = 312789
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ae5546f9
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2783.453 ; gain = 228.176 ; free physical = 245027 ; free virtual = 312788
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 28528576 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ae5546f9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245066 ; free virtual = 312827
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: ae5546f9

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245064 ; free virtual = 312825
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: ae5546f9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245067 ; free virtual = 312828
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: ae5546f9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245069 ; free virtual = 312830
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245071 ; free virtual = 312831

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245071 ; free virtual = 312831
Ending Netlist Obfuscation Task | Checksum: ae5546f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245070 ; free virtual = 312831
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313962
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a74f577e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246203 ; free virtual = 313962
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246202 ; free virtual = 313961

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e04c369a

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246141 ; free virtual = 313900

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10f4a2991

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246158 ; free virtual = 313917

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10f4a2991

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313912
Phase 1 Placer Initialization | Checksum: 10f4a2991

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246152 ; free virtual = 313912

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1513b45dc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246180 ; free virtual = 313939

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246170 ; free virtual = 313930

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 147ef751a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246174 ; free virtual = 313933
Phase 2 Global Placement | Checksum: 13bd76bfb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246177 ; free virtual = 313937

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13bd76bfb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246177 ; free virtual = 313937

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bd577886

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313942

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d1655b9a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313942

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23eb75275

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246182 ; free virtual = 313942

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a276ce3f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246179 ; free virtual = 313938

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a20a12fc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246179 ; free virtual = 313938

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13ebbfa17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246179 ; free virtual = 313938
Phase 3 Detail Placement | Checksum: 13ebbfa17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246179 ; free virtual = 313938

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10bdf5c66

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 10bdf5c66

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246178 ; free virtual = 313938
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.860. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: b634d2ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246178 ; free virtual = 313938
Phase 4.1 Post Commit Optimization | Checksum: b634d2ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246178 ; free virtual = 313938

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b634d2ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313940

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b634d2ab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313940

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313940
Phase 4.4 Final Placement Cleanup | Checksum: 14439c5b7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313940
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14439c5b7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246181 ; free virtual = 313940
Ending Placer Task | Checksum: 11d3f1829

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246194 ; free virtual = 313954
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246194 ; free virtual = 313954
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246163 ; free virtual = 313923
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246157 ; free virtual = 313917
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 246053 ; free virtual = 313814
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 28cb60a3 ConstDB: 0 ShapeSum: f473b786 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "addr2in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "pglobalreset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "pglobalreset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "addr2in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "addr2in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "resultdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "resultdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "raygroup10[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "raygroup10[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "raygroup10[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "raygroup10[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "braddr_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "braddr_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "brdata_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "brdata_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgAddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgAddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wanttriID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wanttriID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "raygroupvalid10" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "raygroupvalid10". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgAddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgAddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgAddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgAddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgAddrValid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgAddrValid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgAddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgAddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgWE[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgWE[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgWE[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgWE[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgWE[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgWE[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rgData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rgData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "raygroupvalid01" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "raygroupvalid01". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "raygroup01[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "raygroup01[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "raygroup01[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "raygroup01[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data2in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data2in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 14838b44d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245089 ; free virtual = 312851
Post Restoration Checksum: NetGraph: e6d74500 NumContArr: 61616f4d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14838b44d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245087 ; free virtual = 312848

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14838b44d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312814

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14838b44d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245053 ; free virtual = 312814
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2d18aa38f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245042 ; free virtual = 312804
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.892  | TNS=0.000  | WHS=0.128  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 20aa5ced9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245055 ; free virtual = 312816

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cff62407

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245044 ; free virtual = 312805

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.896  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c101399f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245041 ; free virtual = 312802
Phase 4 Rip-up And Reroute | Checksum: 1c101399f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245041 ; free virtual = 312802

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c101399f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312802

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c101399f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312802
Phase 5 Delay and Skew Optimization | Checksum: 1c101399f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245039 ; free virtual = 312800

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18c06c866

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245037 ; free virtual = 312798
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.896  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18c06c866

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245037 ; free virtual = 312798
Phase 6 Post Hold Fix | Checksum: 18c06c866

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245037 ; free virtual = 312798

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0406959 %
  Global Horizontal Routing Utilization  = 0.0489351 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18c06c866

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245040 ; free virtual = 312802

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18c06c866

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245046 ; free virtual = 312808

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2479cfd79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245044 ; free virtual = 312806

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.896  | TNS=0.000  | WHS=0.151  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2479cfd79

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245044 ; free virtual = 312805
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245075 ; free virtual = 312837

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245074 ; free virtual = 312836
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245074 ; free virtual = 312836
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245075 ; free virtual = 312838
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2783.453 ; gain = 0.000 ; free physical = 245074 ; free virtual = 312837
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "addr2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "data2_ready" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid01" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "raygroupvalid10" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/boundtop/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2893.238 ; gain = 0.000 ; free physical = 244672 ; free virtual = 312433
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:12:05 2022...
