<profile>

<section name = "Vitis HLS Report for 'ifmap_vec_write'" level="0">
<item name = "Date">Thu Oct 13 07:49:31 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 291, 5.000 ns, 1.455 us, 1, 291, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107">ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, 4, 7, 20.000 ns, 35.000 ns, 4, 7, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_416_1">0, 288, 15 ~ 18, -, -, 0 ~ 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 352, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 460, 370, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 247, -</column>
<column name="Register">-, -, 351, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107">ifmap_vec_write_Pipeline_VITIS_LOOP_419_2, 0, 0, 262, 270, 0</column>
<column name="mul_31ns_8ns_32_2_1_U452">mul_31ns_8ns_32_2_1, 0, 1, 99, 50, 0</column>
<column name="mul_31ns_9s_32_2_1_U453">mul_31ns_9s_32_2_1, 0, 1, 99, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln416_1_fu_174_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln416_2_fu_180_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln416_3_fu_290_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln416_4_fu_294_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln416_5_fu_213_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln416_fu_134_p2">+, 0, 0, 16, 9, 2</column>
<column name="add_ln419_1_fu_257_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln419_2_fu_190_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln419_fu_241_p2">+, 0, 0, 39, 32, 32</column>
<column name="icmp_ln1057_1_fu_208_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1057_fu_124_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="m_axi_gmem_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem_AWID">9, 2, 1, 2</column>
<column name="m_axi_gmem_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem_WVALID">9, 2, 1, 2</column>
<column name="y_fu_84">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln416_1_reg_334">63, 0, 63, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_ifmap_vec_write_Pipeline_VITIS_LOOP_419_2_fu_107_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1057_reg_315">1, 0, 1, 0</column>
<column name="mul_ln416_reg_385">32, 0, 32, 0</column>
<column name="mul_ln419_reg_364">32, 0, 32, 0</column>
<column name="sext_ln416_4_reg_346">32, 0, 32, 0</column>
<column name="sext_ln416_reg_329">32, 0, 32, 0</column>
<column name="tmp_8_cast_reg_380">6, 0, 11, 5</column>
<column name="trunc_ln1_reg_369">60, 0, 60, 0</column>
<column name="trunc_ln424_reg_354">6, 0, 6, 0</column>
<column name="wr_ptr">32, 0, 32, 0</column>
<column name="y_fu_84">8, 0, 8, 0</column>
<column name="zext_ln419_reg_339">31, 0, 32, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ifmap_vec_write, return value</column>
<column name="ifmap_CF_M_real_address0">out, 11, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_ce0">out, 1, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_q0">in, 32, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_address1">out, 11, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_ce1">out, 1, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_real_q1">in, 32, ap_memory, ifmap_CF_M_real, array</column>
<column name="ifmap_CF_M_imag_address0">out, 11, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_ce0">out, 1, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_q0">in, 32, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_address1">out, 11, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_ce1">out, 1, ap_memory, ifmap_CF_M_imag, array</column>
<column name="ifmap_CF_M_imag_q1">in, 32, ap_memory, ifmap_CF_M_imag, array</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="p_read1">in, 8, ap_none, p_read1, scalar</column>
</table>
</item>
</section>
</profile>
