{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1424859941504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1424859941505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 02:25:41 2015 " "Processing started: Wed Feb 25 02:25:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1424859941505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1424859941505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2COpenCore -c I2COpenCore " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1424859941505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1424859941895 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2COpenCore EP4CGX30CF23C7 " "Selected device EP4CGX30CF23C7 for design \"I2COpenCore\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1424859941983 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1424859942096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1424859942098 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1424859942099 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1424859942757 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1424859942781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C7 " "Device EP4CGX75CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23I7 " "Device EP4CGX75CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C7 " "Device EP4CGX50CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23I7 " "Device EP4CGX50CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23I7 " "Device EP4CGX30CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23C7 " "Device EP4CGX150CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150CF23I7 " "Device EP4CGX150CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23C7 " "Device EP4CGX110CF23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110CF23I7 " "Device EP4CGX110CF23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1424859943482 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1424859943482 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 7903 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1424859943494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 7905 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1424859943494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 7907 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1424859943494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 7909 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1424859943494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 7911 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1424859943494 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1424859943494 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1424859943496 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1424859943533 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1424859946056 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1424859946062 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1424859946062 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1424859946062 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1424859946062 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2COpenCore.sdc " "Synopsys Design Constraints File file not found: 'I2COpenCore.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1424859946167 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1424859946191 "|I2COpenCore|clk_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.WAIT " "Node: current_state.WAIT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1424859946191 "|I2COpenCore|current_state.WAIT"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1424859946227 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1424859946228 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1424859946256 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1424859946256 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1424859946256 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1424859946256 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1424859946256 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN L21 (CLKIO7, DIFFCLK_3p)) " "Automatically promoted node clk_50~input (placed in PIN L21 (CLKIO7, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1424859946589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[81\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[81\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 3025 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[81\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[81\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 280 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 3133 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1424859946589 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 3 0 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 7889 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1424859946589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1424859946590 ""}  } { { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 1024 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1424859946590 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "writedata\[0\]~2  " "Automatically promoted node writedata\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1424859946591 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 758 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1424859946591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "address\[1\]~0  " "Automatically promoted node address\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1424859946591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state~24 " "Destination node current_state~24" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state~24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 664 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "writedata\[0\]~2 " "Destination node writedata\[0\]~2" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { writedata[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 758 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1424859946591 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 663 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1424859946591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1424859946591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 4209 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 1657 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1424859946591 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 2924 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1424859946591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:d2\|button_debounced  " "Automatically promoted node debouncer:d2\|button_debounced " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:d2\|button_debounced_d " "Destination node debouncer:d2\|button_debounced_d" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 6 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "debouncer:d2\|button_debounced_d" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:d2|button_debounced_d } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.INIT_I2C " "Destination node current_state.INIT_I2C" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.INIT_I2C" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.INIT_I2C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SEND_WRITE_I2C " "Destination node current_state.SEND_WRITE_I2C" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SEND_WRITE_I2C" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SEND_WRITE_I2C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 126 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS " "Destination node current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 122 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS " "Destination node current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.SET_SLAVE_ADDR " "Destination node current_state.SET_SLAVE_ADDR" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.SET_SLAVE_ADDR" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.SET_SLAVE_ADDR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.STOP_I2C " "Destination node current_state.STOP_I2C" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.STOP_I2C" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.STOP_I2C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C " "Destination node current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS " "Destination node current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_LOWER_ADDRESS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS " "Destination node current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 0 0 } } { "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS" } } } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1424859946594 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1424859946594 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1424859946594 ""}  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 10 -1 0 } } { "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { debouncer:d2|button_debounced } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/I2CCore/" { { 0 { 0 ""} 0 481 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1424859946594 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1424859947912 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1424859947927 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1424859947928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1424859947942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1424859947959 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1424859947970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1424859947970 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1424859947984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1424859949154 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1424859949166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1424859949166 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1424859949327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1424859955274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1424859956885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1424859956916 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1424859959476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1424859959476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1424859961348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X23_Y34 X34_Y44 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y34 to location X34_Y44" {  } { { "loc" "" { Generic "C:/altera/I2CCore/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y34 to location X34_Y44"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X23_Y34 to location X34_Y44"} 23 34 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1424859972362 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1424859972362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1424859974161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1424859974169 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1424859974169 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1424859974169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1424859974638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1424859976854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1424859977050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1424859981043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1424859983430 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/I2CCore/output_files/I2COpenCore.fit.smsg " "Generated suppressed messages file C:/altera/I2CCore/output_files/I2COpenCore.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1424859985954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1424859988701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 02:26:28 2015 " "Processing ended: Wed Feb 25 02:26:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1424859988701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1424859988701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1424859988701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1424859988701 ""}
