/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* HE */
#define HE__0__INTTYPE CYREG_PICU3_INTTYPE4
#define HE__0__MASK 0x10u
#define HE__0__PC CYREG_PRT3_PC4
#define HE__0__PORT 3u
#define HE__0__SHIFT 4u
#define HE__AG CYREG_PRT3_AG
#define HE__AMUX CYREG_PRT3_AMUX
#define HE__BIE CYREG_PRT3_BIE
#define HE__BIT_MASK CYREG_PRT3_BIT_MASK
#define HE__BYP CYREG_PRT3_BYP
#define HE__CTL CYREG_PRT3_CTL
#define HE__DM0 CYREG_PRT3_DM0
#define HE__DM1 CYREG_PRT3_DM1
#define HE__DM2 CYREG_PRT3_DM2
#define HE__DR CYREG_PRT3_DR
#define HE__INP_DIS CYREG_PRT3_INP_DIS
#define HE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HE__LCD_EN CYREG_PRT3_LCD_EN
#define HE__MASK 0x10u
#define HE__PORT 3u
#define HE__PRT CYREG_PRT3_PRT
#define HE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HE__PS CYREG_PRT3_PS
#define HE__SHIFT 4u
#define HE__SLW CYREG_PRT3_SLW
#define HE_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HE_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HE_ISR__INTC_MASK 0x01u
#define HE_ISR__INTC_NUMBER 0u
#define HE_ISR__INTC_PRIOR_NUM 7u
#define HE_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define HE_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HE_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* COMP */
#define COMP_ctComp__CLK CYREG_CMP0_CLK
#define COMP_ctComp__CMP_MASK 0x01u
#define COMP_ctComp__CMP_NUMBER 0u
#define COMP_ctComp__CR CYREG_CMP0_CR
#define COMP_ctComp__LUT__CR CYREG_LUT0_CR
#define COMP_ctComp__LUT__MSK CYREG_LUT_MSK
#define COMP_ctComp__LUT__MSK_MASK 0x01u
#define COMP_ctComp__LUT__MSK_SHIFT 0u
#define COMP_ctComp__LUT__MX CYREG_LUT0_MX
#define COMP_ctComp__LUT__SR CYREG_LUT_SR
#define COMP_ctComp__LUT__SR_MASK 0x01u
#define COMP_ctComp__LUT__SR_SHIFT 0u
#define COMP_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define COMP_ctComp__PM_ACT_MSK 0x01u
#define COMP_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define COMP_ctComp__PM_STBY_MSK 0x01u
#define COMP_ctComp__SW0 CYREG_CMP0_SW0
#define COMP_ctComp__SW2 CYREG_CMP0_SW2
#define COMP_ctComp__SW3 CYREG_CMP0_SW3
#define COMP_ctComp__SW4 CYREG_CMP0_SW4
#define COMP_ctComp__SW6 CYREG_CMP0_SW6
#define COMP_ctComp__TR0 CYREG_CMP0_TR0
#define COMP_ctComp__TR1 CYREG_CMP0_TR1
#define COMP_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP0_TR0
#define COMP_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
#define COMP_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP0_TR1
#define COMP_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
#define COMP_ctComp__WRK CYREG_CMP_WRK
#define COMP_ctComp__WRK_MASK 0x01u
#define COMP_ctComp__WRK_SHIFT 0u

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT6_PC6
#define Rx_1__0__PORT 6u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT6_AG
#define Rx_1__AMUX CYREG_PRT6_AMUX
#define Rx_1__BIE CYREG_PRT6_BIE
#define Rx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_1__BYP CYREG_PRT6_BYP
#define Rx_1__CTL CYREG_PRT6_CTL
#define Rx_1__DM0 CYREG_PRT6_DM0
#define Rx_1__DM1 CYREG_PRT6_DM1
#define Rx_1__DM2 CYREG_PRT6_DM2
#define Rx_1__DR CYREG_PRT6_DR
#define Rx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 6u
#define Rx_1__PRT CYREG_PRT6_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_1__PS CYREG_PRT6_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SLW CYREG_PRT6_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Tx_1__0__MASK 0x01u
#define Tx_1__0__PC CYREG_PRT6_PC0
#define Tx_1__0__PORT 6u
#define Tx_1__0__SHIFT 0u
#define Tx_1__AG CYREG_PRT6_AG
#define Tx_1__AMUX CYREG_PRT6_AMUX
#define Tx_1__BIE CYREG_PRT6_BIE
#define Tx_1__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_1__BYP CYREG_PRT6_BYP
#define Tx_1__CTL CYREG_PRT6_CTL
#define Tx_1__DM0 CYREG_PRT6_DM0
#define Tx_1__DM1 CYREG_PRT6_DM1
#define Tx_1__DM2 CYREG_PRT6_DM2
#define Tx_1__DR CYREG_PRT6_DR
#define Tx_1__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_1__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_1__MASK 0x01u
#define Tx_1__PORT 6u
#define Tx_1__PRT CYREG_PRT6_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_1__PS CYREG_PRT6_PS
#define Tx_1__SHIFT 0u
#define Tx_1__SLW CYREG_PRT6_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB15_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB15_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB15_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB15_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB15_ST
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB12_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB12_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB12_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB12_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB12_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB12_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB13_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB13_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* VDAC */
#define VDAC_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC_viDAC8__D CYREG_DAC2_D
#define VDAC_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC_viDAC8__PM_ACT_MSK 0x04u
#define VDAC_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC_viDAC8__PM_STBY_MSK 0x04u
#define VDAC_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC_viDAC8__TR CYREG_DAC2_TR
#define VDAC_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC_viDAC8__TST CYREG_DAC2_TST

/* SERVO */
#define SERVO__0__INTTYPE CYREG_PICU4_INTTYPE7
#define SERVO__0__MASK 0x80u
#define SERVO__0__PC CYREG_PRT4_PC7
#define SERVO__0__PORT 4u
#define SERVO__0__SHIFT 7u
#define SERVO__AG CYREG_PRT4_AG
#define SERVO__AMUX CYREG_PRT4_AMUX
#define SERVO__BIE CYREG_PRT4_BIE
#define SERVO__BIT_MASK CYREG_PRT4_BIT_MASK
#define SERVO__BYP CYREG_PRT4_BYP
#define SERVO__CTL CYREG_PRT4_CTL
#define SERVO__DM0 CYREG_PRT4_DM0
#define SERVO__DM1 CYREG_PRT4_DM1
#define SERVO__DM2 CYREG_PRT4_DM2
#define SERVO__DR CYREG_PRT4_DR
#define SERVO__INP_DIS CYREG_PRT4_INP_DIS
#define SERVO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define SERVO__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SERVO__LCD_EN CYREG_PRT4_LCD_EN
#define SERVO__MASK 0x80u
#define SERVO__PORT 4u
#define SERVO__PRT CYREG_PRT4_PRT
#define SERVO__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SERVO__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SERVO__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SERVO__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SERVO__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SERVO__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SERVO__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SERVO__PS CYREG_PRT4_PS
#define SERVO__SHIFT 7u
#define SERVO__SLW CYREG_PRT4_SLW
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SERVO_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define SERVO_PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define SERVO_PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define SERVO_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SERVO_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define SERVO_PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define SERVO_PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define SERVO_PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define SERVO_PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define SERVO_PWM_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define SERVO_PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define SERVO_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SERVO_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define SERVO_PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B0_UDB02_A0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B0_UDB02_A1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B0_UDB02_D0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B0_UDB02_D1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B0_UDB02_F0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B0_UDB02_F1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B0_UDB03_A0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B0_UDB03_A1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B0_UDB03_D0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B0_UDB03_D1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B0_UDB03_F0
#define SERVO_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B0_UDB03_F1

/* TIMER */
#define TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define TIMER_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define TIMER_TimerUDB_rstSts_stsreg__1__POS 1
#define TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define TIMER_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB06_A0
#define TIMER_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB06_A1
#define TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define TIMER_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB06_D0
#define TIMER_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB06_D1
#define TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define TIMER_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB06_F0
#define TIMER_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB06_F1
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define TIMER_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB07_A0
#define TIMER_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB07_A1
#define TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define TIMER_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB07_D0
#define TIMER_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB07_D1
#define TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define TIMER_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB07_F0
#define TIMER_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB07_F1

/* motor */
#define motor__0__INTTYPE CYREG_PICU0_INTTYPE1
#define motor__0__MASK 0x02u
#define motor__0__PC CYREG_PRT0_PC1
#define motor__0__PORT 0u
#define motor__0__SHIFT 1u
#define motor__AG CYREG_PRT0_AG
#define motor__AMUX CYREG_PRT0_AMUX
#define motor__BIE CYREG_PRT0_BIE
#define motor__BIT_MASK CYREG_PRT0_BIT_MASK
#define motor__BYP CYREG_PRT0_BYP
#define motor__CTL CYREG_PRT0_CTL
#define motor__DM0 CYREG_PRT0_DM0
#define motor__DM1 CYREG_PRT0_DM1
#define motor__DM2 CYREG_PRT0_DM2
#define motor__DR CYREG_PRT0_DR
#define motor__INP_DIS CYREG_PRT0_INP_DIS
#define motor__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define motor__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define motor__LCD_EN CYREG_PRT0_LCD_EN
#define motor__MASK 0x02u
#define motor__PORT 0u
#define motor__PRT CYREG_PRT0_PRT
#define motor__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define motor__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define motor__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define motor__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define motor__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define motor__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define motor__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define motor__PS CYREG_PRT0_PS
#define motor__SHIFT 1u
#define motor__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* DEBUG_1 */
#define DEBUG_1__0__INTTYPE CYREG_PICU5_INTTYPE1
#define DEBUG_1__0__MASK 0x02u
#define DEBUG_1__0__PC CYREG_PRT5_PC1
#define DEBUG_1__0__PORT 5u
#define DEBUG_1__0__SHIFT 1u
#define DEBUG_1__AG CYREG_PRT5_AG
#define DEBUG_1__AMUX CYREG_PRT5_AMUX
#define DEBUG_1__BIE CYREG_PRT5_BIE
#define DEBUG_1__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_1__BYP CYREG_PRT5_BYP
#define DEBUG_1__CTL CYREG_PRT5_CTL
#define DEBUG_1__DM0 CYREG_PRT5_DM0
#define DEBUG_1__DM1 CYREG_PRT5_DM1
#define DEBUG_1__DM2 CYREG_PRT5_DM2
#define DEBUG_1__DR CYREG_PRT5_DR
#define DEBUG_1__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DEBUG_1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_1__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_1__MASK 0x02u
#define DEBUG_1__PORT 5u
#define DEBUG_1__PRT CYREG_PRT5_PRT
#define DEBUG_1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_1__PS CYREG_PRT5_PS
#define DEBUG_1__SHIFT 1u
#define DEBUG_1__SLW CYREG_PRT5_SLW

/* DEBUG_2 */
#define DEBUG_2__0__INTTYPE CYREG_PICU5_INTTYPE2
#define DEBUG_2__0__MASK 0x04u
#define DEBUG_2__0__PC CYREG_PRT5_PC2
#define DEBUG_2__0__PORT 5u
#define DEBUG_2__0__SHIFT 2u
#define DEBUG_2__AG CYREG_PRT5_AG
#define DEBUG_2__AMUX CYREG_PRT5_AMUX
#define DEBUG_2__BIE CYREG_PRT5_BIE
#define DEBUG_2__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_2__BYP CYREG_PRT5_BYP
#define DEBUG_2__CTL CYREG_PRT5_CTL
#define DEBUG_2__DM0 CYREG_PRT5_DM0
#define DEBUG_2__DM1 CYREG_PRT5_DM1
#define DEBUG_2__DM2 CYREG_PRT5_DM2
#define DEBUG_2__DR CYREG_PRT5_DR
#define DEBUG_2__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DEBUG_2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_2__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_2__MASK 0x04u
#define DEBUG_2__PORT 5u
#define DEBUG_2__PRT CYREG_PRT5_PRT
#define DEBUG_2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_2__PS CYREG_PRT5_PS
#define DEBUG_2__SHIFT 2u
#define DEBUG_2__SLW CYREG_PRT5_SLW

/* DEBUG_3 */
#define DEBUG_3__0__INTTYPE CYREG_PICU5_INTTYPE3
#define DEBUG_3__0__MASK 0x08u
#define DEBUG_3__0__PC CYREG_PRT5_PC3
#define DEBUG_3__0__PORT 5u
#define DEBUG_3__0__SHIFT 3u
#define DEBUG_3__AG CYREG_PRT5_AG
#define DEBUG_3__AMUX CYREG_PRT5_AMUX
#define DEBUG_3__BIE CYREG_PRT5_BIE
#define DEBUG_3__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_3__BYP CYREG_PRT5_BYP
#define DEBUG_3__CTL CYREG_PRT5_CTL
#define DEBUG_3__DM0 CYREG_PRT5_DM0
#define DEBUG_3__DM1 CYREG_PRT5_DM1
#define DEBUG_3__DM2 CYREG_PRT5_DM2
#define DEBUG_3__DR CYREG_PRT5_DR
#define DEBUG_3__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DEBUG_3__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_3__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_3__MASK 0x08u
#define DEBUG_3__PORT 5u
#define DEBUG_3__PRT CYREG_PRT5_PRT
#define DEBUG_3__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_3__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_3__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_3__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_3__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_3__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_3__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_3__PS CYREG_PRT5_PS
#define DEBUG_3__SHIFT 3u
#define DEBUG_3__SLW CYREG_PRT5_SLW

/* DEBUG_4 */
#define DEBUG_4__0__INTTYPE CYREG_PICU5_INTTYPE4
#define DEBUG_4__0__MASK 0x10u
#define DEBUG_4__0__PC CYREG_PRT5_PC4
#define DEBUG_4__0__PORT 5u
#define DEBUG_4__0__SHIFT 4u
#define DEBUG_4__AG CYREG_PRT5_AG
#define DEBUG_4__AMUX CYREG_PRT5_AMUX
#define DEBUG_4__BIE CYREG_PRT5_BIE
#define DEBUG_4__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_4__BYP CYREG_PRT5_BYP
#define DEBUG_4__CTL CYREG_PRT5_CTL
#define DEBUG_4__DM0 CYREG_PRT5_DM0
#define DEBUG_4__DM1 CYREG_PRT5_DM1
#define DEBUG_4__DM2 CYREG_PRT5_DM2
#define DEBUG_4__DR CYREG_PRT5_DR
#define DEBUG_4__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DEBUG_4__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_4__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_4__MASK 0x10u
#define DEBUG_4__PORT 5u
#define DEBUG_4__PRT CYREG_PRT5_PRT
#define DEBUG_4__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_4__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_4__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_4__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_4__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_4__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_4__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_4__PS CYREG_PRT5_PS
#define DEBUG_4__SHIFT 4u
#define DEBUG_4__SLW CYREG_PRT5_SLW

/* DEBUG_5 */
#define DEBUG_5__0__INTTYPE CYREG_PICU5_INTTYPE5
#define DEBUG_5__0__MASK 0x20u
#define DEBUG_5__0__PC CYREG_PRT5_PC5
#define DEBUG_5__0__PORT 5u
#define DEBUG_5__0__SHIFT 5u
#define DEBUG_5__AG CYREG_PRT5_AG
#define DEBUG_5__AMUX CYREG_PRT5_AMUX
#define DEBUG_5__BIE CYREG_PRT5_BIE
#define DEBUG_5__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_5__BYP CYREG_PRT5_BYP
#define DEBUG_5__CTL CYREG_PRT5_CTL
#define DEBUG_5__DM0 CYREG_PRT5_DM0
#define DEBUG_5__DM1 CYREG_PRT5_DM1
#define DEBUG_5__DM2 CYREG_PRT5_DM2
#define DEBUG_5__DR CYREG_PRT5_DR
#define DEBUG_5__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DEBUG_5__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_5__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_5__MASK 0x20u
#define DEBUG_5__PORT 5u
#define DEBUG_5__PRT CYREG_PRT5_PRT
#define DEBUG_5__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_5__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_5__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_5__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_5__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_5__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_5__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_5__PS CYREG_PRT5_PS
#define DEBUG_5__SHIFT 5u
#define DEBUG_5__SLW CYREG_PRT5_SLW

/* DEBUG_6 */
#define DEBUG_6__0__INTTYPE CYREG_PICU5_INTTYPE6
#define DEBUG_6__0__MASK 0x40u
#define DEBUG_6__0__PC CYREG_PRT5_PC6
#define DEBUG_6__0__PORT 5u
#define DEBUG_6__0__SHIFT 6u
#define DEBUG_6__AG CYREG_PRT5_AG
#define DEBUG_6__AMUX CYREG_PRT5_AMUX
#define DEBUG_6__BIE CYREG_PRT5_BIE
#define DEBUG_6__BIT_MASK CYREG_PRT5_BIT_MASK
#define DEBUG_6__BYP CYREG_PRT5_BYP
#define DEBUG_6__CTL CYREG_PRT5_CTL
#define DEBUG_6__DM0 CYREG_PRT5_DM0
#define DEBUG_6__DM1 CYREG_PRT5_DM1
#define DEBUG_6__DM2 CYREG_PRT5_DM2
#define DEBUG_6__DR CYREG_PRT5_DR
#define DEBUG_6__INP_DIS CYREG_PRT5_INP_DIS
#define DEBUG_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define DEBUG_6__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define DEBUG_6__LCD_EN CYREG_PRT5_LCD_EN
#define DEBUG_6__MASK 0x40u
#define DEBUG_6__PORT 5u
#define DEBUG_6__PRT CYREG_PRT5_PRT
#define DEBUG_6__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define DEBUG_6__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define DEBUG_6__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define DEBUG_6__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define DEBUG_6__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define DEBUG_6__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define DEBUG_6__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define DEBUG_6__PS CYREG_PRT5_PS
#define DEBUG_6__SHIFT 6u
#define DEBUG_6__SLW CYREG_PRT5_SLW

/* CSYNC_IN */
#define CSYNC_IN__0__INTTYPE CYREG_PICU4_INTTYPE1
#define CSYNC_IN__0__MASK 0x02u
#define CSYNC_IN__0__PC CYREG_PRT4_PC1
#define CSYNC_IN__0__PORT 4u
#define CSYNC_IN__0__SHIFT 1u
#define CSYNC_IN__AG CYREG_PRT4_AG
#define CSYNC_IN__AMUX CYREG_PRT4_AMUX
#define CSYNC_IN__BIE CYREG_PRT4_BIE
#define CSYNC_IN__BIT_MASK CYREG_PRT4_BIT_MASK
#define CSYNC_IN__BYP CYREG_PRT4_BYP
#define CSYNC_IN__CTL CYREG_PRT4_CTL
#define CSYNC_IN__DM0 CYREG_PRT4_DM0
#define CSYNC_IN__DM1 CYREG_PRT4_DM1
#define CSYNC_IN__DM2 CYREG_PRT4_DM2
#define CSYNC_IN__DR CYREG_PRT4_DR
#define CSYNC_IN__INP_DIS CYREG_PRT4_INP_DIS
#define CSYNC_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define CSYNC_IN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define CSYNC_IN__LCD_EN CYREG_PRT4_LCD_EN
#define CSYNC_IN__MASK 0x02u
#define CSYNC_IN__PORT 4u
#define CSYNC_IN__PRT CYREG_PRT4_PRT
#define CSYNC_IN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define CSYNC_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define CSYNC_IN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define CSYNC_IN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define CSYNC_IN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define CSYNC_IN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define CSYNC_IN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define CSYNC_IN__PS CYREG_PRT4_PS
#define CSYNC_IN__SHIFT 1u
#define CSYNC_IN__SLW CYREG_PRT4_SLW

/* VSYNC_IN */
#define VSYNC_IN__0__INTTYPE CYREG_PICU4_INTTYPE3
#define VSYNC_IN__0__MASK 0x08u
#define VSYNC_IN__0__PC CYREG_PRT4_PC3
#define VSYNC_IN__0__PORT 4u
#define VSYNC_IN__0__SHIFT 3u
#define VSYNC_IN__AG CYREG_PRT4_AG
#define VSYNC_IN__AMUX CYREG_PRT4_AMUX
#define VSYNC_IN__BIE CYREG_PRT4_BIE
#define VSYNC_IN__BIT_MASK CYREG_PRT4_BIT_MASK
#define VSYNC_IN__BYP CYREG_PRT4_BYP
#define VSYNC_IN__CTL CYREG_PRT4_CTL
#define VSYNC_IN__DM0 CYREG_PRT4_DM0
#define VSYNC_IN__DM1 CYREG_PRT4_DM1
#define VSYNC_IN__DM2 CYREG_PRT4_DM2
#define VSYNC_IN__DR CYREG_PRT4_DR
#define VSYNC_IN__INP_DIS CYREG_PRT4_INP_DIS
#define VSYNC_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define VSYNC_IN__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define VSYNC_IN__LCD_EN CYREG_PRT4_LCD_EN
#define VSYNC_IN__MASK 0x08u
#define VSYNC_IN__PORT 4u
#define VSYNC_IN__PRT CYREG_PRT4_PRT
#define VSYNC_IN__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define VSYNC_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define VSYNC_IN__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define VSYNC_IN__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define VSYNC_IN__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define VSYNC_IN__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define VSYNC_IN__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define VSYNC_IN__PS CYREG_PRT4_PS
#define VSYNC_IN__SHIFT 3u
#define VSYNC_IN__SLW CYREG_PRT4_SLW

/* RAW_VIDEO */
#define RAW_VIDEO__0__INTTYPE CYREG_PICU4_INTTYPE5
#define RAW_VIDEO__0__MASK 0x20u
#define RAW_VIDEO__0__PC CYREG_PRT4_PC5
#define RAW_VIDEO__0__PORT 4u
#define RAW_VIDEO__0__SHIFT 5u
#define RAW_VIDEO__AG CYREG_PRT4_AG
#define RAW_VIDEO__AMUX CYREG_PRT4_AMUX
#define RAW_VIDEO__BIE CYREG_PRT4_BIE
#define RAW_VIDEO__BIT_MASK CYREG_PRT4_BIT_MASK
#define RAW_VIDEO__BYP CYREG_PRT4_BYP
#define RAW_VIDEO__CTL CYREG_PRT4_CTL
#define RAW_VIDEO__DM0 CYREG_PRT4_DM0
#define RAW_VIDEO__DM1 CYREG_PRT4_DM1
#define RAW_VIDEO__DM2 CYREG_PRT4_DM2
#define RAW_VIDEO__DR CYREG_PRT4_DR
#define RAW_VIDEO__INP_DIS CYREG_PRT4_INP_DIS
#define RAW_VIDEO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RAW_VIDEO__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RAW_VIDEO__LCD_EN CYREG_PRT4_LCD_EN
#define RAW_VIDEO__MASK 0x20u
#define RAW_VIDEO__PORT 4u
#define RAW_VIDEO__PRT CYREG_PRT4_PRT
#define RAW_VIDEO__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RAW_VIDEO__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RAW_VIDEO__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RAW_VIDEO__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RAW_VIDEO__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RAW_VIDEO__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RAW_VIDEO__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RAW_VIDEO__PS CYREG_PRT4_PS
#define RAW_VIDEO__SHIFT 5u
#define RAW_VIDEO__SLW CYREG_PRT4_SLW

/* VID_TIMER */
#define VID_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define VID_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define VID_TIMER_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define VID_TIMER_TimerUDB_rstSts_stsreg__1__POS 1
#define VID_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define VID_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define VID_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define VID_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define VID_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define VID_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define VID_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define VID_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define VID_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define VID_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK 0x01u
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS 0
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK 0x02u
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS 1
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB05_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB05_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x83u
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define VID_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB05_MSK
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB04_A0
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB04_A1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB04_D0
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB04_D1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB04_F0
#define VID_TIMER_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB04_F1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB05_A0
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB05_A1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB05_D0
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB05_D1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB05_F0
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB05_F1
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define VID_TIMER_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* INT_SAMPLE */
#define INT_SAMPLE__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define INT_SAMPLE__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define INT_SAMPLE__INTC_MASK 0x02u
#define INT_SAMPLE__INTC_NUMBER 1u
#define INT_SAMPLE__INTC_PRIOR_NUM 7u
#define INT_SAMPLE__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define INT_SAMPLE__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define INT_SAMPLE__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* GLITCHFILTER */
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define GLITCHFILTER_genblk2_Counter0_DP_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__A0_REG CYREG_B0_UDB11_A0
#define GLITCHFILTER_genblk2_Counter0_DP_u0__A1_REG CYREG_B0_UDB11_A1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__D0_REG CYREG_B0_UDB11_D0
#define GLITCHFILTER_genblk2_Counter0_DP_u0__D1_REG CYREG_B0_UDB11_D1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define GLITCHFILTER_genblk2_Counter0_DP_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define GLITCHFILTER_genblk2_Counter0_DP_u0__F0_REG CYREG_B0_UDB11_F0
#define GLITCHFILTER_genblk2_Counter0_DP_u0__F1_REG CYREG_B0_UDB11_F1

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Design01"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
