

================================================================
== Vivado HLS Report for 'flightmain'
================================================================
* Date:           Mon May 27 11:22:53 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Flight_Main
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   22|   22|    9|    9| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        6|      -|     763|    897|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    352|
|Register         |        -|      -|     252|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|    1015|   1418|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |flightmain_CTRL_s_axi_U     |flightmain_CTRL_s_axi     |        2|      0|  116|  110|
    |flightmain_OBJ_AVD_s_axi_U  |flightmain_OBJ_AVD_s_axi  |        2|      0|  110|  110|
    |flightmain_OUT_r_m_axi_U    |flightmain_OUT_r_m_axi    |        2|      0|  537|  677|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        6|      0|  763|  897|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state10_pp0_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp0_stage0_iter2     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_writereq_state10   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op102_write_state10      |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op105_writereq_state11   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_writereq_state14   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op114_writereq_state14   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op116_writereq_state14   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op170_writeresp_state19  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op188_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op189_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op195_writeresp_state20  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op202_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op205_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op206_writeresp_state21  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op47_writereq_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op79_writereq_state6     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op97_writereq_state9     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op99_write_state10       |    and   |      0|  0|   2|           1|           1|
    |grp_fu_635_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_641_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_647_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |grp_fu_653_p2                         |   icmp   |      0|  0|  13|          16|           9|
    |tmp_fu_659_p2                         |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_state10_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage4_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage5_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage6_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage7_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_io                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage8_iter1     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage1_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage2_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage3_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage4_iter2     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_io                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    or    |      0|  0|   2|           1|           1|
    |brmerge6_fu_680_p2                    |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_698_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp1_fu_686_p2                        |    or    |      0|  0|   2|           1|           1|
    |tmp2_fu_692_p2                        |    or    |      0|  0|   2|           1|           1|
    |tmp3_fu_668_p2                        |    or    |      0|  0|   2|           1|           1|
    |tmp4_fu_674_p2                        |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 169|         132|          89|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |OUT_r_AWADDR                  |  27|          5|   32|        160|
    |OUT_r_AWLEN                   |  21|          4|   32|        128|
    |OUT_r_WDATA                   |  59|         14|   16|        224|
    |OUT_r_blk_n_AW                |   9|          2|    1|          2|
    |OUT_r_blk_n_B                 |   9|          2|    1|          2|
    |OUT_r_blk_n_W                 |   9|          2|    1|          2|
    |ap_NS_iter0_fsm               |  47|         10|    9|         90|
    |ap_NS_iter1_fsm               |  50|         11|   10|        110|
    |ap_NS_iter2_fsm               |  38|          7|    6|         42|
    |ap_sig_ioackin_OUT_r_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_OUT_r_WREADY   |   9|          2|    1|          2|
    |rcCmdIn_address0              |  65|         16|    3|         48|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 352|         77|  113|        812|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                       |   9|   0|    9|          0|
    |ap_CS_iter1_fsm                       |  10|   0|   10|          0|
    |ap_CS_iter2_fsm                       |   6|   0|    6|          0|
    |ap_reg_ioackin_OUT_r_AWREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_OUT_r_WREADY           |   1|   0|    1|          0|
    |brmerge6_reg_772                      |   1|   0|    1|          0|
    |brmerge6_reg_772_pp0_iter0_reg        |   1|   0|    1|          0|
    |brmerge6_reg_772_pp0_iter1_reg        |   1|   0|    1|          0|
    |brmerge_reg_786                       |   1|   0|    1|          0|
    |brmerge_reg_786_pp0_iter0_reg         |   1|   0|    1|          0|
    |brmerge_reg_786_pp0_iter1_reg         |   1|   0|    1|          0|
    |flightModeFlag_reg_738                |   8|   0|    8|          0|
    |flightModeFlag_reg_738_pp0_iter0_reg  |   8|   0|    8|          0|
    |flightModeFlag_reg_738_pp0_iter1_reg  |   8|   0|    8|          0|
    |rcCmdIn_load_1_reg_731                |  16|   0|   16|          0|
    |rcCmdIn_load_1_reg_731_pp0_iter0_reg  |  16|   0|   16|          0|
    |rcCmdIn_load_reg_709                  |  16|   0|   16|          0|
    |rcCmdIn_load_reg_709_pp0_iter0_reg    |  16|   0|   16|          0|
    |reg_581                               |  16|   0|   16|          0|
    |reg_581_pp0_iter0_reg                 |  16|   0|   16|          0|
    |reg_588                               |  16|   0|   16|          0|
    |reg_588_pp0_iter0_reg                 |  16|   0|   16|          0|
    |reg_595                               |  16|   0|   16|          0|
    |reg_595_pp0_iter0_reg                 |  16|   0|   16|          0|
    |reg_602                               |  16|   0|   16|          0|
    |reg_602_pp0_iter0_reg                 |  16|   0|   16|          0|
    |tmp_reg_727                           |   1|   0|    1|          0|
    |tmp_reg_727_pp0_iter0_reg             |   1|   0|    1|          0|
    |tmp_reg_727_pp0_iter1_reg             |   1|   0|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 252|   0|  252|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_AWADDR      |  in |    5|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WVALID      |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WREADY      | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WDATA       |  in |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_WSTRB       |  in |    4|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARVALID     |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARREADY     | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_ARADDR      |  in |    5|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RVALID      | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RREADY      |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RDATA       | out |   32|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_RRESP       | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BVALID      | out |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BREADY      |  in |    1|    s_axi   |     CTRL     |     array    |
|s_axi_CTRL_BRESP       | out |    2|    s_axi   |     CTRL     |     array    |
|s_axi_OBJ_AVD_AWVALID  |  in |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_AWREADY  | out |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_AWADDR   |  in |    5|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_WVALID   |  in |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_WREADY   | out |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_WDATA    |  in |   32|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_WSTRB    |  in |    4|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_ARVALID  |  in |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_ARREADY  | out |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_ARADDR   |  in |    5|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_RVALID   | out |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_RREADY   |  in |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_RDATA    | out |   32|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_RRESP    | out |    2|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_BVALID   | out |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_BREADY   |  in |    1|    s_axi   |    OBJ_AVD   |     array    |
|s_axi_OBJ_AVD_BRESP    | out |    2|    s_axi   |    OBJ_AVD   |     array    |
|ap_clk                 |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |  flightmain  | return value |
|interrupt              | out |    1| ap_ctrl_hs |  flightmain  | return value |
|m_axi_OUT_r_AWVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN      | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE     | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK     | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE    | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT     | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS      | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA      | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB      | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID        | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN      | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE     | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK     | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE    | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT     | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS      | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA      |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST      |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID        |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER      |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP      |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP      |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID        |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER      |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

