{"vcs1":{"timestamp_begin":1740055724.253867250, "rt":3.41, "ut":3.19, "st":0.16}}
{"vcselab":{"timestamp_begin":1740055727.740925606, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740055728.057993273, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740055723.952130587}
{"VCS_COMP_START_TIME": 1740055723.952130587}
{"VCS_COMP_END_TIME": 1740055728.366374941}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288024}}
{"vcselab": {"peak_mem": 150348}}
