--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf ucf.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_50mhz
------------+------------+------------+------------+------------+-------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                   | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)  | Phase  |
------------+------------+------------+------------+------------+-------------------+--------+
BTN<0>      |    5.812(R)|      SLOW  |   -0.780(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
BTN<1>      |    4.866(R)|      SLOW  |   -0.570(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
BTN<2>      |    5.883(R)|      SLOW  |   -1.303(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
BTN<3>      |    4.851(R)|      SLOW  |   -0.689(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
SW<0>       |    6.661(R)|      SLOW  |   -0.512(R)|      SLOW  |clk_50mhz_IBUF_BUFG|   0.000|
SW<1>       |    8.605(R)|      SLOW  |   -1.130(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SW<5>       |    6.838(R)|      SLOW  |   -1.239(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SW<6>       |    8.343(R)|      SLOW  |   -1.286(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SW<7>       |    9.290(R)|      SLOW  |   -1.621(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+-------------------+--------+

Clock SW<2> to Pad
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                   | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
LED<4>      |        16.894(F)|      SLOW  |         8.797(F)|      FAST  |M8/ALU_Ctr[2]_GND_12_o_Mux_10_o_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+

Clock SW<3> to Pad
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                   | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
LED<4>      |        17.916(F)|      SLOW  |         9.593(F)|      FAST  |M8/ALU_Ctr[2]_GND_12_o_Mux_10_o_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+

Clock SW<4> to Pad
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                   | Phase  |
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+
LED<4>      |        17.769(F)|      SLOW  |         9.431(F)|      FAST  |M8/ALU_Ctr[2]_GND_12_o_Mux_10_o_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------------------------+--------+

Clock clk_50mhz to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
AN<0>       |         9.141(R)|      SLOW  |         4.335(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
AN<1>       |         9.221(R)|      SLOW  |         4.243(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
AN<2>       |         8.742(R)|      SLOW  |         4.200(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
AN<3>       |         8.818(R)|      SLOW  |         4.416(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<0>      |         8.847(R)|      SLOW  |         4.801(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<1>      |         8.877(R)|      SLOW  |         4.815(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<2>      |         8.814(R)|      SLOW  |         4.791(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<3>      |         8.806(R)|      SLOW  |         4.783(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<5>      |        22.444(R)|      SLOW  |         6.224(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
LED<6>      |         7.519(R)|      SLOW  |         3.944(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<0>  |        11.562(R)|      SLOW  |         4.622(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<1>  |        11.468(R)|      SLOW  |         4.733(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<2>  |        11.428(R)|      SLOW  |         4.877(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<3>  |        11.523(R)|      SLOW  |         4.949(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<4>  |        11.422(R)|      SLOW  |         4.891(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<5>  |        11.593(R)|      SLOW  |         4.806(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<6>  |        11.724(R)|      SLOW  |         4.900(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
SEGMENT<7>  |        10.133(R)|      SLOW  |         4.766(R)|      FAST  |clk_50mhz_IBUF_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |         |         |    0.542|    0.542|
SW<3>          |         |         |    0.300|    0.300|
SW<4>          |         |         |    0.621|    0.621|
clk_50mhz      |         |         |    9.553|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |         |         |   -0.254|   -0.254|
SW<3>          |         |         |   -0.496|   -0.496|
SW<4>          |         |         |   -0.175|   -0.175|
clk_50mhz      |         |         |    9.553|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |         |         |   -0.092|   -0.092|
SW<3>          |         |         |   -0.334|   -0.334|
SW<4>          |         |         |   -0.013|   -0.013|
clk_50mhz      |         |         |    9.553|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |    5.943|   10.206|         |         |
SW<3>          |    7.767|   10.206|    5.908|    5.908|
SW<4>          |    7.103|   10.206|         |         |
clk_50mhz      |    6.035|    3.627|    3.558|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<1>          |LED<7>         |    5.849|
---------------+---------------+---------+


Analysis completed Fri Mar 20 10:49:14 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



