#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000023830e48d60 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0000023830efc6a0_0 .var "clk", 0 0;
v0000023830efada0_0 .net "dataadr", 31 0, L_0000023830e7ada0;  1 drivers
v0000023830efb0c0_0 .net "memwrite", 0 0, L_0000023830e7af60;  1 drivers
v0000023830efae40_0 .var "reset", 0 0;
v0000023830efc560_0 .net "writedata", 31 0, L_0000023830e7a470;  1 drivers
E_0000023830e8c7e0 .event negedge, v0000023830e998d0_0;
S_0000023830e95d40 .scope module, "dut" "Mips" 2 9, 3 11 0, S_0000023830e48d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "aluresult";
    .port_info 4 /OUTPUT 1 "memwrite";
L_0000023830e7a470 .functor BUFZ 32, L_0000023830e7a550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023830e7ada0 .functor BUFZ 32, v0000023830e99290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023830e7af60 .functor BUFZ 1, v0000023830e9ac30_0, C4<0>, C4<0>, C4<0>;
L_0000023830e7a4e0 .functor AND 1, v0000023830e99a10_0, L_0000023830efbca0, C4<1>, C4<1>;
L_0000023830e7a550 .functor BUFZ 32, L_0000023830e7a8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023830ef6570_0 .net "ALUControl", 2 0, v0000023830ef6610_0;  1 drivers
v0000023830ef7c90_0 .net "ALUOp", 1 0, v0000023830e9a4b0_0;  1 drivers
v0000023830ef73d0_0 .net "ALUResult", 31 0, v0000023830e99290_0;  1 drivers
v0000023830ef71f0_0 .net "ALUSrc", 0 0, v0000023830e99470_0;  1 drivers
v0000023830ef6d90_0 .net "Branch", 0 0, v0000023830e99a10_0;  1 drivers
v0000023830ef7830_0 .net "Instr", 31 0, L_0000023830e7a5c0;  1 drivers
v0000023830ef6890_0 .net "Jump", 0 0, v0000023830e990b0_0;  1 drivers
v0000023830ef6bb0_0 .net "MemWrite", 0 0, v0000023830e9ac30_0;  1 drivers
v0000023830ef6a70_0 .net "MemtoReg", 0 0, v0000023830e993d0_0;  1 drivers
v0000023830ef6cf0_0 .net "PC", 31 0, v0000023830ef7330_0;  1 drivers
v0000023830ef7970_0 .net "PCSrc", 0 0, L_0000023830e7a4e0;  1 drivers
v0000023830ef7a10_0 .net "RD2", 31 0, L_0000023830e7a8d0;  1 drivers
v0000023830ef7ab0_0 .net "ReadData", 31 0, v0000023830e9a5f0_0;  1 drivers
v0000023830ef7b50_0 .net "RegDst", 0 0, v0000023830e9acd0_0;  1 drivers
v0000023830ef7d30_0 .net "RegWrite", 0 0, v0000023830e9a7d0_0;  1 drivers
v0000023830ef7dd0_0 .net "SignImm", 31 0, L_0000023830efbde0;  1 drivers
v0000023830ef7bf0_0 .net "SrcA", 31 0, L_0000023830e7a630;  1 drivers
v0000023830ef70b0_0 .net "SrcB", 31 0, L_0000023830efbe80;  1 drivers
v0000023830ef6110_0 .net "WD3", 31 0, L_0000023830efb160;  1 drivers
v0000023830ef6f70_0 .net "WriteData", 31 0, L_0000023830e7a550;  1 drivers
v0000023830ef7470_0 .net "WriteReg", 4 0, L_0000023830efb2a0;  1 drivers
v0000023830ef7010_0 .net "Zero", 0 0, L_0000023830efbca0;  1 drivers
v0000023830ef7150_0 .net *"_ivl_11", 4 0, L_0000023830efc740;  1 drivers
v0000023830efac60_0 .net *"_ivl_9", 4 0, L_0000023830efc4c0;  1 drivers
v0000023830efb700_0 .net "aluresult", 31 0, L_0000023830e7ada0;  alias, 1 drivers
v0000023830efb020_0 .net "clk", 0 0, v0000023830efc6a0_0;  1 drivers
v0000023830efa9e0_0 .net "memwrite", 0 0, L_0000023830e7af60;  alias, 1 drivers
v0000023830efc100_0 .net "reset", 0 0, v0000023830efae40_0;  1 drivers
v0000023830efad00_0 .net "writedata", 31 0, L_0000023830e7a470;  alias, 1 drivers
L_0000023830efc4c0 .part L_0000023830e7a5c0, 11, 5;
L_0000023830efc740 .part L_0000023830e7a5c0, 16, 5;
L_0000023830efb2a0 .functor MUXZ 5, L_0000023830efc740, L_0000023830efc4c0, v0000023830e9acd0_0, C4<>;
L_0000023830efbe80 .functor MUXZ 32, L_0000023830e7a8d0, L_0000023830efbde0, v0000023830e99470_0, C4<>;
L_0000023830efb160 .functor MUXZ 32, v0000023830e99290_0, v0000023830e9a5f0_0, v0000023830e993d0_0, C4<>;
L_0000023830efb3e0 .part L_0000023830e7a5c0, 0, 26;
L_0000023830efa940 .part L_0000023830e7a5c0, 26, 6;
L_0000023830efb840 .part L_0000023830e7a5c0, 21, 5;
L_0000023830efb980 .part L_0000023830e7a5c0, 16, 5;
L_0000023830efbac0 .part L_0000023830e7a5c0, 0, 16;
L_0000023830efbb60 .part L_0000023830e7a5c0, 0, 6;
S_0000023830e95ed0 .scope module, "ControlUnit" "ControlUnit" 3 62, 4 1 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /INPUT 6 "Opcode";
v0000023830e9a4b0_0 .var "ALUOp", 1 0;
v0000023830e99470_0 .var "ALUSrc", 0 0;
v0000023830e99a10_0 .var "Branch", 0 0;
v0000023830e990b0_0 .var "Jump", 0 0;
v0000023830e9ac30_0 .var "MemWrite", 0 0;
v0000023830e993d0_0 .var "MemtoReg", 0 0;
v0000023830e99b50_0 .net "Opcode", 5 0, L_0000023830efa940;  1 drivers
v0000023830e9acd0_0 .var "RegDst", 0 0;
v0000023830e9a7d0_0 .var "RegWrite", 0 0;
v0000023830e998d0_0 .net "clk", 0 0, v0000023830efc6a0_0;  alias, 1 drivers
v0000023830e99790_0 .net "reset", 0 0, v0000023830efae40_0;  alias, 1 drivers
E_0000023830e8cb20 .event anyedge, v0000023830e99b50_0;
S_0000023830e4fe20 .scope module, "DataMemory" "DataMemory" 3 93, 5 1 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /INPUT 1 "WE";
    .port_info 5 /OUTPUT 32 "RD";
v0000023830e99dd0_0 .net "A", 31 0, v0000023830e99290_0;  alias, 1 drivers
v0000023830e99e70 .array "DATA_MEM", 0 84, 31 0;
v0000023830e9a5f0_0 .var "RD", 31 0;
v0000023830e9a230_0 .net "WD", 31 0, L_0000023830e7a550;  alias, 1 drivers
v0000023830e99150_0 .net "WE", 0 0, v0000023830e9ac30_0;  alias, 1 drivers
v0000023830e99650_0 .net "clk", 0 0, v0000023830efc6a0_0;  alias, 1 drivers
v0000023830e9a870_0 .net "reset", 0 0, v0000023830efae40_0;  alias, 1 drivers
E_0000023830e8cbe0 .event posedge, v0000023830e998d0_0;
v0000023830e99e70_0 .array/port v0000023830e99e70, 0;
v0000023830e99e70_1 .array/port v0000023830e99e70, 1;
v0000023830e99e70_2 .array/port v0000023830e99e70, 2;
E_0000023830e8cfe0/0 .event anyedge, v0000023830e99dd0_0, v0000023830e99e70_0, v0000023830e99e70_1, v0000023830e99e70_2;
v0000023830e99e70_3 .array/port v0000023830e99e70, 3;
v0000023830e99e70_4 .array/port v0000023830e99e70, 4;
v0000023830e99e70_5 .array/port v0000023830e99e70, 5;
v0000023830e99e70_6 .array/port v0000023830e99e70, 6;
E_0000023830e8cfe0/1 .event anyedge, v0000023830e99e70_3, v0000023830e99e70_4, v0000023830e99e70_5, v0000023830e99e70_6;
v0000023830e99e70_7 .array/port v0000023830e99e70, 7;
v0000023830e99e70_8 .array/port v0000023830e99e70, 8;
v0000023830e99e70_9 .array/port v0000023830e99e70, 9;
v0000023830e99e70_10 .array/port v0000023830e99e70, 10;
E_0000023830e8cfe0/2 .event anyedge, v0000023830e99e70_7, v0000023830e99e70_8, v0000023830e99e70_9, v0000023830e99e70_10;
v0000023830e99e70_11 .array/port v0000023830e99e70, 11;
v0000023830e99e70_12 .array/port v0000023830e99e70, 12;
v0000023830e99e70_13 .array/port v0000023830e99e70, 13;
v0000023830e99e70_14 .array/port v0000023830e99e70, 14;
E_0000023830e8cfe0/3 .event anyedge, v0000023830e99e70_11, v0000023830e99e70_12, v0000023830e99e70_13, v0000023830e99e70_14;
v0000023830e99e70_15 .array/port v0000023830e99e70, 15;
v0000023830e99e70_16 .array/port v0000023830e99e70, 16;
v0000023830e99e70_17 .array/port v0000023830e99e70, 17;
v0000023830e99e70_18 .array/port v0000023830e99e70, 18;
E_0000023830e8cfe0/4 .event anyedge, v0000023830e99e70_15, v0000023830e99e70_16, v0000023830e99e70_17, v0000023830e99e70_18;
v0000023830e99e70_19 .array/port v0000023830e99e70, 19;
v0000023830e99e70_20 .array/port v0000023830e99e70, 20;
v0000023830e99e70_21 .array/port v0000023830e99e70, 21;
v0000023830e99e70_22 .array/port v0000023830e99e70, 22;
E_0000023830e8cfe0/5 .event anyedge, v0000023830e99e70_19, v0000023830e99e70_20, v0000023830e99e70_21, v0000023830e99e70_22;
v0000023830e99e70_23 .array/port v0000023830e99e70, 23;
v0000023830e99e70_24 .array/port v0000023830e99e70, 24;
v0000023830e99e70_25 .array/port v0000023830e99e70, 25;
v0000023830e99e70_26 .array/port v0000023830e99e70, 26;
E_0000023830e8cfe0/6 .event anyedge, v0000023830e99e70_23, v0000023830e99e70_24, v0000023830e99e70_25, v0000023830e99e70_26;
v0000023830e99e70_27 .array/port v0000023830e99e70, 27;
v0000023830e99e70_28 .array/port v0000023830e99e70, 28;
v0000023830e99e70_29 .array/port v0000023830e99e70, 29;
v0000023830e99e70_30 .array/port v0000023830e99e70, 30;
E_0000023830e8cfe0/7 .event anyedge, v0000023830e99e70_27, v0000023830e99e70_28, v0000023830e99e70_29, v0000023830e99e70_30;
v0000023830e99e70_31 .array/port v0000023830e99e70, 31;
v0000023830e99e70_32 .array/port v0000023830e99e70, 32;
v0000023830e99e70_33 .array/port v0000023830e99e70, 33;
v0000023830e99e70_34 .array/port v0000023830e99e70, 34;
E_0000023830e8cfe0/8 .event anyedge, v0000023830e99e70_31, v0000023830e99e70_32, v0000023830e99e70_33, v0000023830e99e70_34;
v0000023830e99e70_35 .array/port v0000023830e99e70, 35;
v0000023830e99e70_36 .array/port v0000023830e99e70, 36;
v0000023830e99e70_37 .array/port v0000023830e99e70, 37;
v0000023830e99e70_38 .array/port v0000023830e99e70, 38;
E_0000023830e8cfe0/9 .event anyedge, v0000023830e99e70_35, v0000023830e99e70_36, v0000023830e99e70_37, v0000023830e99e70_38;
v0000023830e99e70_39 .array/port v0000023830e99e70, 39;
v0000023830e99e70_40 .array/port v0000023830e99e70, 40;
v0000023830e99e70_41 .array/port v0000023830e99e70, 41;
v0000023830e99e70_42 .array/port v0000023830e99e70, 42;
E_0000023830e8cfe0/10 .event anyedge, v0000023830e99e70_39, v0000023830e99e70_40, v0000023830e99e70_41, v0000023830e99e70_42;
v0000023830e99e70_43 .array/port v0000023830e99e70, 43;
v0000023830e99e70_44 .array/port v0000023830e99e70, 44;
v0000023830e99e70_45 .array/port v0000023830e99e70, 45;
v0000023830e99e70_46 .array/port v0000023830e99e70, 46;
E_0000023830e8cfe0/11 .event anyedge, v0000023830e99e70_43, v0000023830e99e70_44, v0000023830e99e70_45, v0000023830e99e70_46;
v0000023830e99e70_47 .array/port v0000023830e99e70, 47;
v0000023830e99e70_48 .array/port v0000023830e99e70, 48;
v0000023830e99e70_49 .array/port v0000023830e99e70, 49;
v0000023830e99e70_50 .array/port v0000023830e99e70, 50;
E_0000023830e8cfe0/12 .event anyedge, v0000023830e99e70_47, v0000023830e99e70_48, v0000023830e99e70_49, v0000023830e99e70_50;
v0000023830e99e70_51 .array/port v0000023830e99e70, 51;
v0000023830e99e70_52 .array/port v0000023830e99e70, 52;
v0000023830e99e70_53 .array/port v0000023830e99e70, 53;
v0000023830e99e70_54 .array/port v0000023830e99e70, 54;
E_0000023830e8cfe0/13 .event anyedge, v0000023830e99e70_51, v0000023830e99e70_52, v0000023830e99e70_53, v0000023830e99e70_54;
v0000023830e99e70_55 .array/port v0000023830e99e70, 55;
v0000023830e99e70_56 .array/port v0000023830e99e70, 56;
v0000023830e99e70_57 .array/port v0000023830e99e70, 57;
v0000023830e99e70_58 .array/port v0000023830e99e70, 58;
E_0000023830e8cfe0/14 .event anyedge, v0000023830e99e70_55, v0000023830e99e70_56, v0000023830e99e70_57, v0000023830e99e70_58;
v0000023830e99e70_59 .array/port v0000023830e99e70, 59;
v0000023830e99e70_60 .array/port v0000023830e99e70, 60;
v0000023830e99e70_61 .array/port v0000023830e99e70, 61;
v0000023830e99e70_62 .array/port v0000023830e99e70, 62;
E_0000023830e8cfe0/15 .event anyedge, v0000023830e99e70_59, v0000023830e99e70_60, v0000023830e99e70_61, v0000023830e99e70_62;
v0000023830e99e70_63 .array/port v0000023830e99e70, 63;
v0000023830e99e70_64 .array/port v0000023830e99e70, 64;
v0000023830e99e70_65 .array/port v0000023830e99e70, 65;
v0000023830e99e70_66 .array/port v0000023830e99e70, 66;
E_0000023830e8cfe0/16 .event anyedge, v0000023830e99e70_63, v0000023830e99e70_64, v0000023830e99e70_65, v0000023830e99e70_66;
v0000023830e99e70_67 .array/port v0000023830e99e70, 67;
v0000023830e99e70_68 .array/port v0000023830e99e70, 68;
v0000023830e99e70_69 .array/port v0000023830e99e70, 69;
v0000023830e99e70_70 .array/port v0000023830e99e70, 70;
E_0000023830e8cfe0/17 .event anyedge, v0000023830e99e70_67, v0000023830e99e70_68, v0000023830e99e70_69, v0000023830e99e70_70;
v0000023830e99e70_71 .array/port v0000023830e99e70, 71;
v0000023830e99e70_72 .array/port v0000023830e99e70, 72;
v0000023830e99e70_73 .array/port v0000023830e99e70, 73;
v0000023830e99e70_74 .array/port v0000023830e99e70, 74;
E_0000023830e8cfe0/18 .event anyedge, v0000023830e99e70_71, v0000023830e99e70_72, v0000023830e99e70_73, v0000023830e99e70_74;
v0000023830e99e70_75 .array/port v0000023830e99e70, 75;
v0000023830e99e70_76 .array/port v0000023830e99e70, 76;
v0000023830e99e70_77 .array/port v0000023830e99e70, 77;
v0000023830e99e70_78 .array/port v0000023830e99e70, 78;
E_0000023830e8cfe0/19 .event anyedge, v0000023830e99e70_75, v0000023830e99e70_76, v0000023830e99e70_77, v0000023830e99e70_78;
v0000023830e99e70_79 .array/port v0000023830e99e70, 79;
v0000023830e99e70_80 .array/port v0000023830e99e70, 80;
v0000023830e99e70_81 .array/port v0000023830e99e70, 81;
v0000023830e99e70_82 .array/port v0000023830e99e70, 82;
E_0000023830e8cfe0/20 .event anyedge, v0000023830e99e70_79, v0000023830e99e70_80, v0000023830e99e70_81, v0000023830e99e70_82;
v0000023830e99e70_83 .array/port v0000023830e99e70, 83;
v0000023830e99e70_84 .array/port v0000023830e99e70, 84;
E_0000023830e8cfe0/21 .event anyedge, v0000023830e99e70_83, v0000023830e99e70_84;
E_0000023830e8cfe0 .event/or E_0000023830e8cfe0/0, E_0000023830e8cfe0/1, E_0000023830e8cfe0/2, E_0000023830e8cfe0/3, E_0000023830e8cfe0/4, E_0000023830e8cfe0/5, E_0000023830e8cfe0/6, E_0000023830e8cfe0/7, E_0000023830e8cfe0/8, E_0000023830e8cfe0/9, E_0000023830e8cfe0/10, E_0000023830e8cfe0/11, E_0000023830e8cfe0/12, E_0000023830e8cfe0/13, E_0000023830e8cfe0/14, E_0000023830e8cfe0/15, E_0000023830e8cfe0/16, E_0000023830e8cfe0/17, E_0000023830e8cfe0/18, E_0000023830e8cfe0/19, E_0000023830e8cfe0/20, E_0000023830e8cfe0/21;
S_0000023830e52940 .scope module, "InstructionMemory" "InstructionMemory" 3 56, 6 1 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "RD";
L_0000023830e7a5c0 .functor BUFZ 32, L_0000023830efb5c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023830e991f0_0 .net "A", 31 0, v0000023830ef7330_0;  alias, 1 drivers
v0000023830e996f0 .array "RAM", 0 31, 31 0;
v0000023830e9a690_0 .net "RD", 31 0, L_0000023830e7a5c0;  alias, 1 drivers
v0000023830e99d30_0 .net *"_ivl_0", 31 0, L_0000023830efb5c0;  1 drivers
v0000023830e9a910_0 .net *"_ivl_3", 29 0, L_0000023830efb480;  1 drivers
L_0000023830efb5c0 .array/port v0000023830e996f0, L_0000023830efb480;
L_0000023830efb480 .part v0000023830ef7330_0, 2, 30;
S_0000023830e70b00 .scope module, "RegisterFile" "RegisterFile" 3 76, 7 2 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "A1";
    .port_info 2 /INPUT 5 "A2";
    .port_info 3 /INPUT 5 "A3";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD2";
    .port_info 7 /OUTPUT 32 "RD1";
L_0000023830e7a630 .functor BUFZ 32, L_0000023830efb660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023830e7a8d0 .functor BUFZ 32, L_0000023830efc2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023830e9a9b0_0 .net "A1", 4 0, L_0000023830efb840;  1 drivers
v0000023830e99830_0 .net "A2", 4 0, L_0000023830efb980;  1 drivers
v0000023830e99970_0 .net "A3", 4 0, L_0000023830efb2a0;  alias, 1 drivers
v0000023830e99c90_0 .net "RD1", 31 0, L_0000023830e7a630;  alias, 1 drivers
v0000023830e995b0_0 .net "RD2", 31 0, L_0000023830e7a8d0;  alias, 1 drivers
v0000023830e99ab0 .array "ROM", 0 31, 31 0;
v0000023830e99fb0_0 .net "RegWrite", 0 0, v0000023830e9a7d0_0;  alias, 1 drivers
v0000023830e99f10_0 .net "WD3", 31 0, L_0000023830efb160;  alias, 1 drivers
v0000023830e9a050_0 .net *"_ivl_0", 31 0, L_0000023830efb660;  1 drivers
v0000023830e9a730_0 .net *"_ivl_10", 6 0, L_0000023830efb7a0;  1 drivers
L_0000023830f601a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023830e9aa50_0 .net *"_ivl_13", 1 0, L_0000023830f601a8;  1 drivers
v0000023830e9a190_0 .net *"_ivl_2", 6 0, L_0000023830efb520;  1 drivers
L_0000023830f60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023830e9a0f0_0 .net *"_ivl_5", 1 0, L_0000023830f60160;  1 drivers
v0000023830e9a370_0 .net *"_ivl_8", 31 0, L_0000023830efc2e0;  1 drivers
v0000023830e9a410_0 .net "clk", 0 0, v0000023830efc6a0_0;  alias, 1 drivers
L_0000023830efb660 .array/port v0000023830e99ab0, L_0000023830efb520;
L_0000023830efb520 .concat [ 5 2 0 0], L_0000023830efb840, L_0000023830f60160;
L_0000023830efc2e0 .array/port v0000023830e99ab0, L_0000023830efb7a0;
L_0000023830efb7a0 .concat [ 5 2 0 0], L_0000023830efb980, L_0000023830f601a8;
S_0000023830e70c90 .scope module, "SignExtend" "SignExtend" 3 87, 8 1 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0000023830e9a550_0 .net *"_ivl_1", 0 0, L_0000023830efba20;  1 drivers
v0000023830e9ad70_0 .net *"_ivl_2", 15 0, L_0000023830efabc0;  1 drivers
v0000023830e9ae10_0 .net "a", 15 0, L_0000023830efbac0;  1 drivers
v0000023830e99010_0 .net "y", 31 0, L_0000023830efbde0;  alias, 1 drivers
L_0000023830efba20 .part L_0000023830efbac0, 15, 1;
LS_0000023830efabc0_0_0 .concat [ 1 1 1 1], L_0000023830efba20, L_0000023830efba20, L_0000023830efba20, L_0000023830efba20;
LS_0000023830efabc0_0_4 .concat [ 1 1 1 1], L_0000023830efba20, L_0000023830efba20, L_0000023830efba20, L_0000023830efba20;
LS_0000023830efabc0_0_8 .concat [ 1 1 1 1], L_0000023830efba20, L_0000023830efba20, L_0000023830efba20, L_0000023830efba20;
LS_0000023830efabc0_0_12 .concat [ 1 1 1 1], L_0000023830efba20, L_0000023830efba20, L_0000023830efba20, L_0000023830efba20;
L_0000023830efabc0 .concat [ 4 4 4 4], LS_0000023830efabc0_0_0, LS_0000023830efabc0_0_4, LS_0000023830efabc0_0_8, LS_0000023830efabc0_0_12;
L_0000023830efbde0 .concat [ 16 16 0 0], L_0000023830efbac0, L_0000023830efabc0;
S_0000023830e59580 .scope module, "u_ALU" "ALU" 3 108, 9 2 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0000023830e9aeb0_0 .net "ALUControl", 2 0, v0000023830ef6610_0;  alias, 1 drivers
v0000023830e99290_0 .var "ALUResult", 31 0;
v0000023830e99330_0 .net "SrcA", 31 0, L_0000023830e7a630;  alias, 1 drivers
v0000023830e43c10_0 .net "SrcB", 31 0, L_0000023830efbe80;  alias, 1 drivers
v0000023830e44110_0 .net "Zero", 0 0, L_0000023830efbca0;  alias, 1 drivers
L_0000023830f601f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023830ef61b0_0 .net/2u *"_ivl_0", 31 0, L_0000023830f601f0;  1 drivers
v0000023830ef64d0_0 .net *"_ivl_2", 0 0, L_0000023830efbc00;  1 drivers
L_0000023830f60238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023830ef6390_0 .net/2u *"_ivl_4", 0 0, L_0000023830f60238;  1 drivers
L_0000023830f60280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023830ef7e70_0 .net/2u *"_ivl_6", 0 0, L_0000023830f60280;  1 drivers
E_0000023830e8cc60 .event anyedge, v0000023830e9aeb0_0, v0000023830e99c90_0, v0000023830e43c10_0;
L_0000023830efbc00 .cmp/ne 32, v0000023830e99290_0, L_0000023830f601f0;
L_0000023830efbca0 .functor MUXZ 1, L_0000023830f60280, L_0000023830f60238, L_0000023830efbc00, C4<>;
S_0000023830e59710 .scope module, "u_ALUControl" "ALUControl" 3 102, 10 1 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Funct";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 3 "ALUControl";
v0000023830ef6610_0 .var "ALUControl", 2 0;
v0000023830ef6430_0 .net "ALUOp", 1 0, v0000023830e9a4b0_0;  alias, 1 drivers
v0000023830ef66b0_0 .net "Funct", 5 0, L_0000023830efbb60;  1 drivers
E_0000023830e8c4a0 .event anyedge, v0000023830e9a4b0_0, v0000023830ef66b0_0;
S_0000023830e69820 .scope module, "u_PC_Counter" "PC_Counter" 3 45, 11 1 0, S_0000023830e95d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "PCSrc";
    .port_info 3 /INPUT 1 "Jump";
    .port_info 4 /INPUT 32 "SignImm";
    .port_info 5 /INPUT 26 "Jump_low_26Bit";
    .port_info 6 /OUTPUT 32 "PC";
v0000023830ef62f0_0 .net "Jump", 0 0, v0000023830e990b0_0;  alias, 1 drivers
v0000023830ef6b10_0 .net "Jump_low_26Bit", 25 0, L_0000023830efb3e0;  1 drivers
v0000023830ef7330_0 .var "PC", 31 0;
v0000023830ef6250_0 .net "PCBranch", 31 0, L_0000023830efb200;  1 drivers
v0000023830ef6e30_0 .net "PCJump", 31 0, L_0000023830efaf80;  1 drivers
v0000023830ef7f10_0 .net "PCPlus4", 31 0, L_0000023830efb340;  1 drivers
v0000023830ef6930_0 .net "PCSrc", 0 0, L_0000023830e7a4e0;  alias, 1 drivers
v0000023830ef7650_0 .net "PC_Next", 31 0, L_0000023830efab20;  1 drivers
v0000023830ef6c50_0 .net "SignImm", 31 0, L_0000023830efbde0;  alias, 1 drivers
L_0000023830f60088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023830ef78d0_0 .net/2u *"_ivl_0", 31 0, L_0000023830f60088;  1 drivers
v0000023830ef6070_0 .net *"_ivl_13", 3 0, L_0000023830efaa80;  1 drivers
v0000023830ef76f0_0 .net *"_ivl_14", 3 0, L_0000023830efaee0;  1 drivers
v0000023830ef75b0_0 .net *"_ivl_16", 25 0, L_0000023830efa8a0;  1 drivers
L_0000023830f60118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023830ef6750_0 .net/2u *"_ivl_18", 1 0, L_0000023830f60118;  1 drivers
v0000023830ef7790_0 .net *"_ivl_22", 31 0, L_0000023830efc1a0;  1 drivers
v0000023830ef67f0_0 .net *"_ivl_4", 31 0, L_0000023830efb8e0;  1 drivers
v0000023830ef7290_0 .net *"_ivl_6", 29 0, L_0000023830efc420;  1 drivers
L_0000023830f600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023830ef69d0_0 .net *"_ivl_8", 1 0, L_0000023830f600d0;  1 drivers
v0000023830ef7510_0 .net "clk", 0 0, v0000023830efc6a0_0;  alias, 1 drivers
v0000023830ef6ed0_0 .net "rst_n", 0 0, v0000023830efae40_0;  alias, 1 drivers
L_0000023830efb340 .arith/sum 32, v0000023830ef7330_0, L_0000023830f60088;
L_0000023830efc420 .part L_0000023830efbde0, 0, 30;
L_0000023830efb8e0 .concat [ 2 30 0 0], L_0000023830f600d0, L_0000023830efc420;
L_0000023830efb200 .arith/sum 32, L_0000023830efb8e0, L_0000023830efb340;
L_0000023830efaa80 .part L_0000023830efb340, 28, 4;
L_0000023830efaee0 .concat [ 4 0 0 0], L_0000023830efaa80;
L_0000023830efa8a0 .concat [ 26 0 0 0], L_0000023830efb3e0;
L_0000023830efaf80 .concat [ 2 26 4 0], L_0000023830f60118, L_0000023830efa8a0, L_0000023830efaee0;
L_0000023830efc1a0 .functor MUXZ 32, L_0000023830efb340, L_0000023830efb200, L_0000023830e7a4e0, C4<>;
L_0000023830efab20 .functor MUXZ 32, L_0000023830efc1a0, L_0000023830efaf80, v0000023830e990b0_0, C4<>;
    .scope S_0000023830e69820;
T_0 ;
    %wait E_0000023830e8cbe0;
    %load/vec4 v0000023830ef6ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023830ef7330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023830ef7650_0;
    %assign/vec4 v0000023830ef7330_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023830e52940;
T_1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 537067532, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 543686647, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 14819365, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 6563876, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 10758176, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 279379978, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 6561834, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 276824065, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 537198592, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 14819370, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 8730656, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 14825506, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 2892431428, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 2348941392, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 134217745, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %pushi/vec4 2885812308, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023830e996f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000023830e95ed0;
T_2 ;
    %wait E_0000023830e8cb20;
    %load/vec4 v0000023830e99b50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e9a7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e9acd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9ac30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e993d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023830e9a4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e990b0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9acd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e99a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9ac30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e993d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023830e9a4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e990b0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9acd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e99470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e9ac30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e993d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023830e9a4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e990b0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e9a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9acd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e99470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9ac30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e993d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023830e9a4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e990b0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e9a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9acd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e99470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9ac30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e993d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023830e9a4b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e990b0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9a7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9acd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e99a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e9ac30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023830e993d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023830e9a4b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023830e990b0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023830e70b00;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000023830e70b00;
T_4 ;
    %wait E_0000023830e8cbe0;
    %load/vec4 v0000023830e99fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023830e99f10_0;
    %load/vec4 v0000023830e99970_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99ab0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023830e4fe20;
T_5 ;
    %wait E_0000023830e8cfe0;
    %ix/getv 4, v0000023830e99dd0_0;
    %load/vec4a v0000023830e99e70, 4;
    %store/vec4 v0000023830e9a5f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023830e4fe20;
T_6 ;
    %wait E_0000023830e8cbe0;
    %load/vec4 v0000023830e99150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000023830e9a230_0;
    %ix/getv 3, v0000023830e99dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023830e99e70, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023830e59710;
T_7 ;
    %wait E_0000023830e8c4a0;
    %load/vec4 v0000023830ef6430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0000023830ef66b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000023830ef6610_0, 0, 3;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023830e59580;
T_8 ;
    %wait E_0000023830e8cc60;
    %load/vec4 v0000023830e9aeb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000023830e99330_0;
    %load/vec4 v0000023830e43c10_0;
    %add;
    %store/vec4 v0000023830e99290_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0000023830e99330_0;
    %load/vec4 v0000023830e43c10_0;
    %sub;
    %store/vec4 v0000023830e99290_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0000023830e99330_0;
    %load/vec4 v0000023830e43c10_0;
    %and;
    %store/vec4 v0000023830e99290_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0000023830e99330_0;
    %load/vec4 v0000023830e43c10_0;
    %or;
    %store/vec4 v0000023830e99290_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0000023830e99330_0;
    %load/vec4 v0000023830e43c10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %store/vec4 v0000023830e99290_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023830e48d60;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023830efae40_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023830efae40_0, 0;
    %end;
    .thread T_9;
    .scope S_0000023830e48d60;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023830efc6a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023830efc6a0_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023830e48d60;
T_11 ;
    %wait E_0000023830e8c7e0;
    %load/vec4 v0000023830efb0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000023830efada0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0000023830efc560_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 2 27 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 28 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000023830efada0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_11.4, 6;
    %vpi_call 2 30 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 31 "$display", "Simulation failed at time %0t | dataadr: %d | writedata: %d", $time, v0000023830efada0_0, v0000023830efc560_0 {0 0 0};
    %vpi_call 2 32 "$stop" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023830e48d60;
T_12 ;
    %delay 200, 0;
    %vpi_call 2 39 "$display", "Simulation timeout" {0 0 0};
    %vpi_call 2 40 "$stop" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./Mips.v";
    "./ControlUnit.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./RegisterFile.v";
    "./Signext.v";
    "./ALU.v";
    "./ALUControl.v";
    "./PCounter.v";
