

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 31 04:11:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  42522699|  42522699| 0.425 sec | 0.425 sec |  42522699|  42522699|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1        |      9240|      9240|       770|          -|          -|    12|    no    |
        | + Loop 1.1     |       768|       768|         1|          -|          -|   768|    no    |
        |- l_gemm_i      |  42485784|  42485784|   3540482|          -|          -|    12|    no    |
        | + l_j          |   3540480|   3540480|      4610|          -|          -|   768|    no    |
        |  ++ l_S_k_0_k  |      4608|      4608|         6|          -|          -|   768|    no    |
        |- l_bias_i1     |     27672|     27672|      2306|          -|          -|    12|    no    |
        | + l_j1         |      2304|      2304|         3|          -|          -|   768|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 12 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 14 12 
14 --> 15 
15 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:23]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%v5_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v5, %.loopexit.loopexit ]"   --->   Operation 17 'phi' 'v5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %v5_0, -4" [kernel.cpp:23]   --->   Operation 18 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%v5 = add i4 %v5_0, 1" [kernel.cpp:23]   --->   Operation 20 'add' 'v5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader366.preheader, label %.preheader367.preheader" [kernel.cpp:23]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v5_0, i10 0)" [kernel.cpp:25]   --->   Operation 22 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i14 %tmp_26 to i15" [kernel.cpp:25]   --->   Operation 23 'zext' 'zext_ln203' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v5_0, i8 0)" [kernel.cpp:25]   --->   Operation 24 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i12 %tmp_27 to i15" [kernel.cpp:25]   --->   Operation 25 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.81ns)   --->   "%sub_ln203 = sub i15 %zext_ln203, %zext_ln203_5" [kernel.cpp:25]   --->   Operation 26 'sub' 'sub_ln203' <Predicate = (!icmp_ln23)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader367" [kernel.cpp:24]   --->   Operation 27 'br' <Predicate = (!icmp_ln23)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader366" [kernel.cpp:28]   --->   Operation 28 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%v6_0 = phi i10 [ %v6, %0 ], [ 0, %.preheader367.preheader ]"   --->   Operation 29 'phi' 'v6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp eq i10 %v6_0, -256" [kernel.cpp:24]   --->   Operation 30 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_381 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 31 'speclooptripcount' 'empty_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%v6 = add i10 %v6_0, 1" [kernel.cpp:24]   --->   Operation 32 'add' 'v6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.loopexit.loopexit, label %0" [kernel.cpp:24]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i10 %v6_0 to i15" [kernel.cpp:25]   --->   Operation 34 'zext' 'zext_ln203_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.94ns)   --->   "%add_ln203 = add i15 %sub_ln203, %zext_ln203_6" [kernel.cpp:25]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln24)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i15 %add_ln203 to i64" [kernel.cpp:25]   --->   Operation 36 'sext' 'sext_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%v3_V_addr = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln203" [kernel.cpp:25]   --->   Operation 37 'getelementptr' 'v3_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.25ns)   --->   "store i24 0, i24* %v3_V_addr, align 4" [kernel.cpp:25]   --->   Operation 38 'store' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.preheader367" [kernel.cpp:24]   --->   Operation 39 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 40 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.81>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %l_gemm_i_end ], [ 0, %.preheader366.preheader ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln28 = icmp eq i4 %i_0, -4" [kernel.cpp:28]   --->   Operation 42 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_382 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 43 'speclooptripcount' 'empty_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [kernel.cpp:28]   --->   Operation 44 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.preheader.preheader, label %l_gemm_i_begin" [kernel.cpp:28]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [kernel.cpp:28]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str)" [kernel.cpp:28]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_28 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)" [kernel.cpp:31]   --->   Operation 48 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i14 %tmp_28 to i15" [kernel.cpp:31]   --->   Operation 49 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_29 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [kernel.cpp:31]   --->   Operation 50 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %tmp_29 to i15" [kernel.cpp:31]   --->   Operation 51 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.81ns)   --->   "%sub_ln31 = sub i15 %zext_ln31, %zext_ln31_1" [kernel.cpp:31]   --->   Operation 52 'sub' 'sub_ln31' <Predicate = (!icmp_ln28)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:29]   --->   Operation 53 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:43]   --->   Operation 54 'br' <Predicate = (icmp_ln28)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 2.19>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %l_gemm_i_begin ], [ %j, %l_j_end ]"   --->   Operation 55 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp eq i10 %j_0, -256" [kernel.cpp:29]   --->   Operation 56 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 57 'speclooptripcount' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [kernel.cpp:29]   --->   Operation 58 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %l_gemm_i_end, label %l_j_begin" [kernel.cpp:29]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:29]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1)" [kernel.cpp:29]   --->   Operation 61 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %j_0 to i15" [kernel.cpp:32]   --->   Operation 62 'zext' 'zext_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_32 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_0, i10 0)" [kernel.cpp:32]   --->   Operation 63 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i20 %tmp_32 to i21" [kernel.cpp:32]   --->   Operation 64 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_33 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %j_0, i8 0)" [kernel.cpp:32]   --->   Operation 65 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i18 %tmp_33 to i21" [kernel.cpp:32]   --->   Operation 66 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.19ns)   --->   "%sub_ln32 = sub i21 %zext_ln32_1, %zext_ln32_2" [kernel.cpp:32]   --->   Operation 67 'sub' 'sub_ln32' <Predicate = (!icmp_ln29)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.94ns)   --->   "%add_ln36 = add i15 %sub_ln31, %zext_ln32" [kernel.cpp:36]   --->   Operation 68 'add' 'add_ln36' <Predicate = (!icmp_ln29)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i15 %add_ln36 to i64" [kernel.cpp:36]   --->   Operation 69 'sext' 'sext_ln36' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%v3_V_addr_1 = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln36" [kernel.cpp:36]   --->   Operation 70 'getelementptr' 'v3_V_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:30]   --->   Operation 71 'br' <Predicate = (!icmp_ln29)> <Delay = 1.76>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp)" [kernel.cpp:42]   --->   Operation 72 'specregionend' 'empty_386' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader366" [kernel.cpp:28]   --->   Operation 73 'br' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.47>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %l_j_begin ], [ %k, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83 ]"   --->   Operation 74 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %k_0, -256" [kernel.cpp:30]   --->   Operation 75 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 76 'speclooptripcount' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [kernel.cpp:30]   --->   Operation 77 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_j_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit83" [kernel.cpp:30]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i10 %k_0 to i21" [kernel.cpp:31]   --->   Operation 79 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i10 %k_0 to i15" [kernel.cpp:31]   --->   Operation 80 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.94ns)   --->   "%add_ln31 = add i15 %zext_ln31_3, %sub_ln31" [kernel.cpp:31]   --->   Operation 81 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.22ns)   --->   "%add_ln32 = add i21 %zext_ln31_2, %sub_ln32" [kernel.cpp:32]   --->   Operation 82 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i21 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 83 'sext' 'sext_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%v1_V_addr = getelementptr [589824 x i24]* %v1_V, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 84 'getelementptr' 'v1_V_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 85 [4/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 85 'load' 'v11_V' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_8)" [kernel.cpp:41]   --->   Operation 86 'specregionend' 'empty_385' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:29]   --->   Operation 87 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 88 [3/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 88 'load' 'v11_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i15 %add_ln31 to i64" [kernel.cpp:31]   --->   Operation 89 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%v0_V_addr = getelementptr [9216 x i24]* %v0_V, i64 0, i64 %sext_ln31" [kernel.cpp:31]   --->   Operation 90 'getelementptr' 'v0_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (3.25ns)   --->   "%v10_V = load i24* %v0_V_addr, align 4" [kernel.cpp:31]   --->   Operation 91 'load' 'v10_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_8 : Operation 92 [2/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 92 'load' 'v11_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%v10_V = load i24* %v0_V_addr, align 4" [kernel.cpp:31]   --->   Operation 93 'load' 'v10_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 94 [1/4] (3.25ns)   --->   "%v11_V = load i24* %v1_V_addr, align 4" [kernel.cpp:32]   --->   Operation 94 'load' 'v11_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 95 [2/2] (3.25ns)   --->   "%v15_V = load i24* %v3_V_addr_1, align 4" [kernel.cpp:36]   --->   Operation 95 'load' 'v15_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 8.51>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%v12_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v10_V, i16 0)" [kernel.cpp:33]   --->   Operation 96 'bitconcatenate' 'v12_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%v13_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v11_V, i16 0)" [kernel.cpp:34]   --->   Operation 97 'bitconcatenate' 'v13_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v12_V to i72" [kernel.cpp:35]   --->   Operation 98 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v13_V to i72" [kernel.cpp:35]   --->   Operation 99 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:35]   --->   Operation 100 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/2] (3.25ns)   --->   "%v15_V = load i24* %v3_V_addr_1, align 4" [kernel.cpp:36]   --->   Operation 101 'load' 'v15_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%v16_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:37]   --->   Operation 102 'partselect' 'v16_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 5.56>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (2.31ns)   --->   "%v17_V = add i24 %v15_V, %v16_V" [kernel.cpp:38]   --->   Operation 104 'add' 'v17_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (3.25ns)   --->   "store i24 %v17_V, i24* %v3_V_addr_1, align 4" [kernel.cpp:39]   --->   Operation 105 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:30]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 1.81>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i1, %l_bias_i1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 107 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (1.30ns)   --->   "%icmp_ln43 = icmp eq i4 %i1_0, -4" [kernel.cpp:43]   --->   Operation 108 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 109 'speclooptripcount' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.73ns)   --->   "%i1 = add i4 %i1_0, 1" [kernel.cpp:43]   --->   Operation 110 'add' 'i1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %4, label %l_bias_i1_begin" [kernel.cpp:43]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind" [kernel.cpp:43]   --->   Operation 112 'specloopname' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)" [kernel.cpp:43]   --->   Operation 113 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_30 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i1_0, i10 0)" [kernel.cpp:46]   --->   Operation 114 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i14 %tmp_30 to i15" [kernel.cpp:46]   --->   Operation 115 'zext' 'zext_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_31 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i1_0, i8 0)" [kernel.cpp:46]   --->   Operation 116 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i12 %tmp_31 to i15" [kernel.cpp:46]   --->   Operation 117 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (1.81ns)   --->   "%sub_ln46 = sub i15 %zext_ln46, %zext_ln46_1" [kernel.cpp:46]   --->   Operation 118 'sub' 'sub_ln46' <Predicate = (!icmp_ln43)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:44]   --->   Operation 119 'br' <Predicate = (!icmp_ln43)> <Delay = 1.76>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:51]   --->   Operation 120 'ret' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 5.19>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%j1_0 = phi i10 [ 0, %l_bias_i1_begin ], [ %j1, %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ]"   --->   Operation 121 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.77ns)   --->   "%icmp_ln44 = icmp eq i10 %j1_0, -256" [kernel.cpp:44]   --->   Operation 122 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 123 'speclooptripcount' 'empty_388' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.73ns)   --->   "%j1 = add i10 %j1_0, 1" [kernel.cpp:44]   --->   Operation 124 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %l_bias_i1_end, label %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [kernel.cpp:44]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %j1_0 to i64" [kernel.cpp:45]   --->   Operation 126 'zext' 'zext_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i10 %j1_0 to i15" [kernel.cpp:46]   --->   Operation 127 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (1.94ns)   --->   "%add_ln46 = add i15 %sub_ln46, %zext_ln46_2" [kernel.cpp:46]   --->   Operation 128 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i15 %add_ln46 to i64" [kernel.cpp:46]   --->   Operation 129 'sext' 'sext_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%v3_V_addr_2 = getelementptr [9216 x i24]* %v3_V, i64 0, i64 %sext_ln46" [kernel.cpp:46]   --->   Operation 130 'getelementptr' 'v3_V_addr_2' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%v2_V_addr = getelementptr [768 x i24]* %v2_V, i64 0, i64 %zext_ln45" [kernel.cpp:45]   --->   Operation 131 'getelementptr' 'v2_V_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 132 [2/2] (3.25ns)   --->   "%v20_V = load i24* %v2_V_addr, align 4" [kernel.cpp:45]   --->   Operation 132 'load' 'v20_V' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 133 [2/2] (3.25ns)   --->   "%v21_V = load i24* %v3_V_addr_2, align 4" [kernel.cpp:46]   --->   Operation 133 'load' 'v21_V' <Predicate = (!icmp_ln44)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_s)" [kernel.cpp:50]   --->   Operation 134 'specregionend' 'empty_389' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:43]   --->   Operation 135 'br' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.56>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%v20_V = load i24* %v2_V_addr, align 4" [kernel.cpp:45]   --->   Operation 136 'load' 'v20_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 137 [1/2] (3.25ns)   --->   "%v21_V = load i24* %v3_V_addr_2, align 4" [kernel.cpp:46]   --->   Operation 137 'load' 'v21_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_14 : Operation 138 [1/1] (2.31ns)   --->   "%v22_V = add i24 %v21_V, %v20_V" [kernel.cpp:47]   --->   Operation 138 'add' 'v22_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind" [kernel.cpp:44]   --->   Operation 139 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (3.25ns)   --->   "store i24 %v22_V, i24* %v3_V_addr_2, align 4" [kernel.cpp:48]   --->   Operation 140 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:44]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln23           (br               ) [ 0111000000000000]
v5_0              (phi              ) [ 0010000000000000]
icmp_ln23         (icmp             ) [ 0011000000000000]
empty             (speclooptripcount) [ 0000000000000000]
v5                (add              ) [ 0111000000000000]
br_ln23           (br               ) [ 0000000000000000]
tmp_26            (bitconcatenate   ) [ 0000000000000000]
zext_ln203        (zext             ) [ 0000000000000000]
tmp_27            (bitconcatenate   ) [ 0000000000000000]
zext_ln203_5      (zext             ) [ 0000000000000000]
sub_ln203         (sub              ) [ 0001000000000000]
br_ln24           (br               ) [ 0011000000000000]
br_ln28           (br               ) [ 0011111111110000]
v6_0              (phi              ) [ 0001000000000000]
icmp_ln24         (icmp             ) [ 0011000000000000]
empty_381         (speclooptripcount) [ 0000000000000000]
v6                (add              ) [ 0011000000000000]
br_ln24           (br               ) [ 0000000000000000]
zext_ln203_6      (zext             ) [ 0000000000000000]
add_ln203         (add              ) [ 0000000000000000]
sext_ln203        (sext             ) [ 0000000000000000]
v3_V_addr         (getelementptr    ) [ 0000000000000000]
store_ln25        (store            ) [ 0000000000000000]
br_ln24           (br               ) [ 0011000000000000]
br_ln0            (br               ) [ 0111000000000000]
i_0               (phi              ) [ 0000100000000000]
icmp_ln28         (icmp             ) [ 0000111111110000]
empty_382         (speclooptripcount) [ 0000000000000000]
i                 (add              ) [ 0010111111110000]
br_ln28           (br               ) [ 0000000000000000]
specloopname_ln28 (specloopname     ) [ 0000000000000000]
tmp               (specregionbegin  ) [ 0000011111110000]
tmp_28            (bitconcatenate   ) [ 0000000000000000]
zext_ln31         (zext             ) [ 0000000000000000]
tmp_29            (bitconcatenate   ) [ 0000000000000000]
zext_ln31_1       (zext             ) [ 0000000000000000]
sub_ln31          (sub              ) [ 0000011111110000]
br_ln29           (br               ) [ 0000111111110000]
br_ln43           (br               ) [ 0000111111111111]
j_0               (phi              ) [ 0000010000000000]
icmp_ln29         (icmp             ) [ 0000111111110000]
empty_383         (speclooptripcount) [ 0000000000000000]
j                 (add              ) [ 0000111111110000]
br_ln29           (br               ) [ 0000000000000000]
specloopname_ln29 (specloopname     ) [ 0000000000000000]
tmp_8             (specregionbegin  ) [ 0000001111110000]
zext_ln32         (zext             ) [ 0000000000000000]
tmp_32            (bitconcatenate   ) [ 0000000000000000]
zext_ln32_1       (zext             ) [ 0000000000000000]
tmp_33            (bitconcatenate   ) [ 0000000000000000]
zext_ln32_2       (zext             ) [ 0000000000000000]
sub_ln32          (sub              ) [ 0000001111110000]
add_ln36          (add              ) [ 0000000000000000]
sext_ln36         (sext             ) [ 0000000000000000]
v3_V_addr_1       (getelementptr    ) [ 0000001111110000]
br_ln30           (br               ) [ 0000111111110000]
empty_386         (specregionend    ) [ 0000000000000000]
br_ln28           (br               ) [ 0010111111110000]
k_0               (phi              ) [ 0000001000000000]
icmp_ln30         (icmp             ) [ 0000111111110000]
empty_384         (speclooptripcount) [ 0000000000000000]
k                 (add              ) [ 0000111111110000]
br_ln30           (br               ) [ 0000000000000000]
zext_ln31_2       (zext             ) [ 0000000000000000]
zext_ln31_3       (zext             ) [ 0000000000000000]
add_ln31          (add              ) [ 0000000110000000]
add_ln32          (add              ) [ 0000000000000000]
sext_ln32         (sext             ) [ 0000000000000000]
v1_V_addr         (getelementptr    ) [ 0000000111000000]
empty_385         (specregionend    ) [ 0000000000000000]
br_ln29           (br               ) [ 0000111111110000]
sext_ln31         (sext             ) [ 0000000000000000]
v0_V_addr         (getelementptr    ) [ 0000000001000000]
v10_V             (load             ) [ 0000000000100000]
v11_V             (load             ) [ 0000000000100000]
v12_V             (bitconcatenate   ) [ 0000000000000000]
v13_V             (bitconcatenate   ) [ 0000000000000000]
sext_ln1116       (sext             ) [ 0000000000000000]
sext_ln1118       (sext             ) [ 0000000000000000]
r_V               (mul              ) [ 0000000000000000]
v15_V             (load             ) [ 0000000000010000]
v16_V             (partselect       ) [ 0000000000010000]
specloopname_ln30 (specloopname     ) [ 0000000000000000]
v17_V             (add              ) [ 0000000000000000]
store_ln39        (store            ) [ 0000000000000000]
br_ln30           (br               ) [ 0000111111110000]
i1_0              (phi              ) [ 0000000000001000]
icmp_ln43         (icmp             ) [ 0000000000001111]
empty_387         (speclooptripcount) [ 0000000000000000]
i1                (add              ) [ 0000100000001111]
br_ln43           (br               ) [ 0000000000000000]
specloopname_ln43 (specloopname     ) [ 0000000000000000]
tmp_s             (specregionbegin  ) [ 0000000000000111]
tmp_30            (bitconcatenate   ) [ 0000000000000000]
zext_ln46         (zext             ) [ 0000000000000000]
tmp_31            (bitconcatenate   ) [ 0000000000000000]
zext_ln46_1       (zext             ) [ 0000000000000000]
sub_ln46          (sub              ) [ 0000000000000111]
br_ln44           (br               ) [ 0000000000001111]
ret_ln51          (ret              ) [ 0000000000000000]
j1_0              (phi              ) [ 0000000000000100]
icmp_ln44         (icmp             ) [ 0000000000001111]
empty_388         (speclooptripcount) [ 0000000000000000]
j1                (add              ) [ 0000000000001111]
br_ln44           (br               ) [ 0000000000000000]
zext_ln45         (zext             ) [ 0000000000000000]
zext_ln46_2       (zext             ) [ 0000000000000000]
add_ln46          (add              ) [ 0000000000000000]
sext_ln46         (sext             ) [ 0000000000000000]
v3_V_addr_2       (getelementptr    ) [ 0000000000000011]
v2_V_addr         (getelementptr    ) [ 0000000000000010]
empty_389         (specregionend    ) [ 0000000000000000]
br_ln43           (br               ) [ 0000100000001111]
v20_V             (load             ) [ 0000000000000000]
v21_V             (load             ) [ 0000000000000000]
v22_V             (add              ) [ 0000000000000001]
specloopname_ln44 (specloopname     ) [ 0000000000000000]
store_ln48        (store            ) [ 0000000000000000]
br_ln44           (br               ) [ 0000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="v3_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="15" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_V_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="14" slack="0"/>
<pin id="75" dir="0" index="1" bw="24" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln25/3 v15_V/9 store_ln39/11 v21_V/13 store_ln48/15 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v3_V_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="0"/>
<pin id="84" dir="1" index="3" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_V_addr_1/5 "/>
</bind>
</comp>

<comp id="87" class="1004" name="v1_V_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="24" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="21" slack="0"/>
<pin id="91" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_V_addr/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="20" slack="0"/>
<pin id="96" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v11_V/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="v0_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="24" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="15" slack="0"/>
<pin id="104" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_V_addr/8 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="14" slack="0"/>
<pin id="109" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v10_V/8 "/>
</bind>
</comp>

<comp id="113" class="1004" name="v3_V_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="24" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="15" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_V_addr_2/13 "/>
</bind>
</comp>

<comp id="120" class="1004" name="v2_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="10" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v2_V_addr/13 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v20_V/13 "/>
</bind>
</comp>

<comp id="134" class="1005" name="v5_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v5_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="v5_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v5_0/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="v6_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="1"/>
<pin id="147" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v6_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="v6_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v6_0/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="k_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="1"/>
<pin id="180" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="k_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="i1_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="i1_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/12 "/>
</bind>
</comp>

<comp id="200" class="1005" name="j1_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="1"/>
<pin id="202" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="j1_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln23_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="v5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v5/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_26_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="14" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln203_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="14" slack="0"/>
<pin id="233" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_27_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln203_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_5/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln203_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln24_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="v6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v6/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln203_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_6/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="add_ln203_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="15" slack="1"/>
<pin id="271" dir="0" index="1" bw="10" slack="0"/>
<pin id="272" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln203_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="15" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln28_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_28_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="0" index="1" bw="4" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_28/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln31_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="14" slack="0"/>
<pin id="301" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_29_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="12" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln31_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln31_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="14" slack="0"/>
<pin id="317" dir="0" index="1" bw="12" slack="0"/>
<pin id="318" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln31/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln29_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="9" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln32_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_32_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="20" slack="0"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln32_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="20" slack="0"/>
<pin id="347" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_33_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="18" slack="0"/>
<pin id="351" dir="0" index="1" bw="10" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln32_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="18" slack="0"/>
<pin id="359" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/5 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sub_ln32_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="20" slack="0"/>
<pin id="363" dir="0" index="1" bw="18" slack="0"/>
<pin id="364" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln36_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="1"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln36_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="15" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln30_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="9" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="k_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="zext_ln31_2_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln31_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="10" slack="0"/>
<pin id="395" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln31_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="15" slack="2"/>
<pin id="400" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln32_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="21" slack="1"/>
<pin id="405" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln32_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="21" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln31_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="15" slack="2"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="v12_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="40" slack="0"/>
<pin id="418" dir="0" index="1" bw="24" slack="1"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v12_V/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="v13_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="40" slack="0"/>
<pin id="425" dir="0" index="1" bw="24" slack="1"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v13_V/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln1116_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="40" slack="0"/>
<pin id="432" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1118_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="40" slack="0"/>
<pin id="436" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="r_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="40" slack="0"/>
<pin id="440" dir="0" index="1" bw="40" slack="0"/>
<pin id="441" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/10 "/>
</bind>
</comp>

<comp id="444" class="1004" name="v16_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="24" slack="0"/>
<pin id="446" dir="0" index="1" bw="72" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="0" index="3" bw="8" slack="0"/>
<pin id="449" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v16_V/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="v17_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="24" slack="1"/>
<pin id="456" dir="0" index="1" bw="24" slack="1"/>
<pin id="457" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v17_V/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln43_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="0" index="1" bw="3" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/12 "/>
</bind>
</comp>

<comp id="465" class="1004" name="i1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i1/12 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_30_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="14" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln46_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/12 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_31_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="12" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln46_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/12 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sub_ln46_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="0" index="1" bw="12" slack="0"/>
<pin id="498" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln44_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="0" index="1" bw="9" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/13 "/>
</bind>
</comp>

<comp id="507" class="1004" name="j1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="10" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/13 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln45_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="0"/>
<pin id="515" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/13 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln46_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln46_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="15" slack="1"/>
<pin id="524" dir="0" index="1" bw="10" slack="0"/>
<pin id="525" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/13 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sext_ln46_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="0"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="v22_V_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="24" slack="0"/>
<pin id="534" dir="0" index="1" bw="24" slack="0"/>
<pin id="535" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v22_V/14 "/>
</bind>
</comp>

<comp id="541" class="1005" name="v5_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v5 "/>
</bind>
</comp>

<comp id="546" class="1005" name="sub_ln203_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="15" slack="1"/>
<pin id="548" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="554" class="1005" name="v6_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="v6 "/>
</bind>
</comp>

<comp id="562" class="1005" name="i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="0"/>
<pin id="564" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="567" class="1005" name="sub_ln31_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="15" slack="1"/>
<pin id="569" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln31 "/>
</bind>
</comp>

<comp id="576" class="1005" name="j_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="581" class="1005" name="sub_ln32_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="21" slack="1"/>
<pin id="583" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln32 "/>
</bind>
</comp>

<comp id="586" class="1005" name="v3_V_addr_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="4"/>
<pin id="588" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="v3_V_addr_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="k_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="0"/>
<pin id="596" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="599" class="1005" name="add_ln31_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="15" slack="2"/>
<pin id="601" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="604" class="1005" name="v1_V_addr_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="20" slack="1"/>
<pin id="606" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="v1_V_addr "/>
</bind>
</comp>

<comp id="609" class="1005" name="v0_V_addr_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="1"/>
<pin id="611" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v0_V_addr "/>
</bind>
</comp>

<comp id="614" class="1005" name="v10_V_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="24" slack="1"/>
<pin id="616" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v10_V "/>
</bind>
</comp>

<comp id="619" class="1005" name="v11_V_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="24" slack="1"/>
<pin id="621" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v11_V "/>
</bind>
</comp>

<comp id="624" class="1005" name="v15_V_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="1"/>
<pin id="626" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v15_V "/>
</bind>
</comp>

<comp id="629" class="1005" name="v16_V_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="24" slack="1"/>
<pin id="631" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v16_V "/>
</bind>
</comp>

<comp id="637" class="1005" name="i1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="4" slack="0"/>
<pin id="639" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="sub_ln46_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="15" slack="1"/>
<pin id="644" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46 "/>
</bind>
</comp>

<comp id="650" class="1005" name="j1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="0"/>
<pin id="652" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="v3_V_addr_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="1"/>
<pin id="657" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="v3_V_addr_2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="v2_V_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="1"/>
<pin id="662" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="v22_V_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="24" slack="1"/>
<pin id="667" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v22_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="113" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="138" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="138" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="138" pin="4"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="138" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="231" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="149" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="149" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="149" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="269" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="283"><net_src comp="160" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="160" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="160" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="22" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="160" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="299" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="311" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="171" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="171" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="30" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="171" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="171" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="20" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="171" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="345" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="333" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="381"><net_src comp="182" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="182" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="30" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="182" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="182" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="389" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="415"><net_src comp="412" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="52" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="433"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="423" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="430" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="458"><net_src comp="454" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="463"><net_src comp="193" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="10" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="193" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="16" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="18" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="193" pin="4"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="22" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="193" pin="4"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="479" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="204" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="26" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="204" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="204" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="521"><net_src comp="204" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="518" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="536"><net_src comp="73" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="127" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="217" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="549"><net_src comp="247" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="557"><net_src comp="259" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="565"><net_src comp="285" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="570"><net_src comp="315" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="579"><net_src comp="327" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="584"><net_src comp="361" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="589"><net_src comp="80" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="597"><net_src comp="383" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="602"><net_src comp="397" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="607"><net_src comp="87" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="612"><net_src comp="100" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="617"><net_src comp="107" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="622"><net_src comp="94" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="627"><net_src comp="73" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="632"><net_src comp="444" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="640"><net_src comp="465" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="645"><net_src comp="495" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="653"><net_src comp="507" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="658"><net_src comp="113" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="663"><net_src comp="120" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="668"><net_src comp="532" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3_V | {3 11 15 }
 - Input state : 
	Port: Linear_layer_qkv : v0_V | {8 9 }
	Port: Linear_layer_qkv : v1_V | {6 7 8 9 }
	Port: Linear_layer_qkv : v2_V | {13 14 }
	Port: Linear_layer_qkv : v3_V | {9 10 13 14 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		v5 : 1
		br_ln23 : 2
		tmp_26 : 1
		zext_ln203 : 2
		tmp_27 : 1
		zext_ln203_5 : 2
		sub_ln203 : 3
	State 3
		icmp_ln24 : 1
		v6 : 1
		br_ln24 : 2
		zext_ln203_6 : 1
		add_ln203 : 2
		sext_ln203 : 3
		v3_V_addr : 4
		store_ln25 : 5
	State 4
		icmp_ln28 : 1
		i : 1
		br_ln28 : 2
		tmp_28 : 1
		zext_ln31 : 2
		tmp_29 : 1
		zext_ln31_1 : 2
		sub_ln31 : 3
	State 5
		icmp_ln29 : 1
		j : 1
		br_ln29 : 2
		zext_ln32 : 1
		tmp_32 : 1
		zext_ln32_1 : 2
		tmp_33 : 1
		zext_ln32_2 : 2
		sub_ln32 : 3
		add_ln36 : 2
		sext_ln36 : 3
		v3_V_addr_1 : 4
	State 6
		icmp_ln30 : 1
		k : 1
		br_ln30 : 2
		zext_ln31_2 : 1
		zext_ln31_3 : 1
		add_ln31 : 2
		add_ln32 : 2
		sext_ln32 : 3
		v1_V_addr : 4
		v11_V : 5
	State 7
	State 8
		v0_V_addr : 1
		v10_V : 2
	State 9
	State 10
		sext_ln1116 : 1
		sext_ln1118 : 1
		r_V : 2
		v16_V : 3
	State 11
		store_ln39 : 1
	State 12
		icmp_ln43 : 1
		i1 : 1
		br_ln43 : 2
		tmp_30 : 1
		zext_ln46 : 2
		tmp_31 : 1
		zext_ln46_1 : 2
		sub_ln46 : 3
	State 13
		icmp_ln44 : 1
		j1 : 1
		br_ln44 : 2
		zext_ln45 : 1
		zext_ln46_2 : 1
		add_ln46 : 2
		sext_ln46 : 3
		v3_V_addr_2 : 4
		v2_V_addr : 2
		v20_V : 3
		v21_V : 5
	State 14
		v22_V : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      v5_fu_217      |    0    |    0    |    13   |
|          |      v6_fu_259      |    0    |    0    |    14   |
|          |   add_ln203_fu_269  |    0    |    0    |    21   |
|          |       i_fu_285      |    0    |    0    |    13   |
|          |       j_fu_327      |    0    |    0    |    14   |
|          |   add_ln36_fu_367   |    0    |    0    |    21   |
|    add   |       k_fu_383      |    0    |    0    |    14   |
|          |   add_ln31_fu_397   |    0    |    0    |    21   |
|          |   add_ln32_fu_402   |    0    |    0    |    28   |
|          |     v17_V_fu_454    |    0    |    0    |    31   |
|          |      i1_fu_465      |    0    |    0    |    13   |
|          |      j1_fu_507      |    0    |    0    |    14   |
|          |   add_ln46_fu_522   |    0    |    0    |    21   |
|          |     v22_V_fu_532    |    0    |    0    |    31   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln203_fu_247  |    0    |    0    |    19   |
|    sub   |   sub_ln31_fu_315   |    0    |    0    |    19   |
|          |   sub_ln32_fu_361   |    0    |    0    |    27   |
|          |   sub_ln46_fu_495   |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln23_fu_211  |    0    |    0    |    9    |
|          |   icmp_ln24_fu_253  |    0    |    0    |    13   |
|          |   icmp_ln28_fu_279  |    0    |    0    |    9    |
|   icmp   |   icmp_ln29_fu_321  |    0    |    0    |    13   |
|          |   icmp_ln30_fu_377  |    0    |    0    |    13   |
|          |   icmp_ln43_fu_459  |    0    |    0    |    9    |
|          |   icmp_ln44_fu_501  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    mul   |      r_V_fu_438     |    5    |    0    |    29   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_26_fu_223    |    0    |    0    |    0    |
|          |    tmp_27_fu_235    |    0    |    0    |    0    |
|          |    tmp_28_fu_291    |    0    |    0    |    0    |
|          |    tmp_29_fu_303    |    0    |    0    |    0    |
|bitconcatenate|    tmp_32_fu_337    |    0    |    0    |    0    |
|          |    tmp_33_fu_349    |    0    |    0    |    0    |
|          |     v12_V_fu_416    |    0    |    0    |    0    |
|          |     v13_V_fu_423    |    0    |    0    |    0    |
|          |    tmp_30_fu_471    |    0    |    0    |    0    |
|          |    tmp_31_fu_483    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln203_fu_231  |    0    |    0    |    0    |
|          | zext_ln203_5_fu_243 |    0    |    0    |    0    |
|          | zext_ln203_6_fu_265 |    0    |    0    |    0    |
|          |   zext_ln31_fu_299  |    0    |    0    |    0    |
|          |  zext_ln31_1_fu_311 |    0    |    0    |    0    |
|          |   zext_ln32_fu_333  |    0    |    0    |    0    |
|   zext   |  zext_ln32_1_fu_345 |    0    |    0    |    0    |
|          |  zext_ln32_2_fu_357 |    0    |    0    |    0    |
|          |  zext_ln31_2_fu_389 |    0    |    0    |    0    |
|          |  zext_ln31_3_fu_393 |    0    |    0    |    0    |
|          |   zext_ln46_fu_479  |    0    |    0    |    0    |
|          |  zext_ln46_1_fu_491 |    0    |    0    |    0    |
|          |   zext_ln45_fu_513  |    0    |    0    |    0    |
|          |  zext_ln46_2_fu_518 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  sext_ln203_fu_274  |    0    |    0    |    0    |
|          |   sext_ln36_fu_372  |    0    |    0    |    0    |
|          |   sext_ln32_fu_407  |    0    |    0    |    0    |
|   sext   |   sext_ln31_fu_412  |    0    |    0    |    0    |
|          |  sext_ln1116_fu_430 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_434 |    0    |    0    |    0    |
|          |   sext_ln46_fu_527  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     v16_V_fu_444    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |    0    |   461   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln31_reg_599 |   15   |
|    i1_0_reg_189   |    4   |
|     i1_reg_637    |    4   |
|    i_0_reg_156    |    4   |
|     i_reg_562     |    4   |
|    j1_0_reg_200   |   10   |
|     j1_reg_650    |   10   |
|    j_0_reg_167    |   10   |
|     j_reg_576     |   10   |
|    k_0_reg_178    |   10   |
|     k_reg_594     |   10   |
| sub_ln203_reg_546 |   15   |
|  sub_ln31_reg_567 |   15   |
|  sub_ln32_reg_581 |   21   |
|  sub_ln46_reg_642 |   15   |
| v0_V_addr_reg_609 |   14   |
|   v10_V_reg_614   |   24   |
|   v11_V_reg_619   |   24   |
|   v15_V_reg_624   |   24   |
|   v16_V_reg_629   |   24   |
| v1_V_addr_reg_604 |   20   |
|   v22_V_reg_665   |   24   |
| v2_V_addr_reg_660 |   10   |
|v3_V_addr_1_reg_586|   14   |
|v3_V_addr_2_reg_655|   14   |
|    v5_0_reg_134   |    4   |
|     v5_reg_541    |    4   |
|    v6_0_reg_145   |   10   |
|     v6_reg_554    |   10   |
+-------------------+--------+
|       Total       |   377  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   4  |  14  |   56   ||    21   |
|  grp_access_fu_73 |  p1  |   3  |  24  |   72   ||    15   |
|  grp_access_fu_94 |  p0  |   2  |  20  |   40   ||    9    |
| grp_access_fu_107 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   216  || 8.98225 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   461  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   63   |
|  Register |    -   |    -   |   377  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   377  |   524  |
+-----------+--------+--------+--------+--------+
