<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>computer on Ben Mezger</title><link>https://seds.nl/tags/computer/</link><description>Recent content in computer on Ben Mezger</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Mon, 16 Nov 2020 22:49:00 -0300</lastBuildDate><atom:link href="https://seds.nl/tags/computer/index.xml" rel="self" type="application/rss+xml"/><item><title>Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs</title><link>https://seds.nl/notes/notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas/</link><pubDate>Mon, 16 Nov 2020 22:49:00 -0300</pubDate><guid>https://seds.nl/notes/notes_on_risc_v_cpu_hard_ip_cores_enter_soc_fpgas/</guid><description> tags RISCV Computer Architecture Notes on RISC-V CPU HARD IP Cores enter SoC FPGAs presentation
Frozen base ISA Consolidation in the semiconductor industry RISC-V is not owned by anyone Custom instruction extension to extend the virtuous cycle of semiconductor innovation PolarFire SoC - RISC-V enabled innocation platform # Mixed critically RTOS + Linux support Defence grade security Exceptional reliability Designed for low-power L2 memory subsystem Can be made to be deterministic Not all L2 are deterministic</description></item></channel></rss>