# do prubaleds.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Block1
# 
# Top level modules:
# 	Block1
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Block1_vlg_sample_tst
# -- Compiling module Block1_vlg_check_tst
# -- Compiling module Block1_vlg_vec_tst
# 
# Top level modules:
# 	Block1_vlg_vec_tst
# vsim -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Block1_vlg_vec_tst 
# Loading work.Block1_vlg_vec_tst
# Loading work.Block1
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_pll
# Loading cycloneiv_ver.cycloneiv_m_cntr
# Loading cycloneiv_ver.cycloneiv_n_cntr
# Loading cycloneiv_ver.cycloneiv_post_divider
# Loading cycloneiv_ver.cycloneiv_scale_cntr
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading work.Block1_vlg_sample_tst
# Loading work.Block1_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from prubaleds_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from prubaleds_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /Block1_vlg_vec_tst File: prubaleds.vt
#  Note : cycloneiv PLL locked to incoming clock
# Time: 92676.000 ps  Instance: Block1_vlg_vec_tst.i1.\inst|altpll_component|auto_generated|pll1 
# ERROR! Vector Mismatch for output port locked :: @time = 30000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port CERO :: @time = 30020000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port UNO :: @time = 30020000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Y :: @time = 30020000.000 ps
#      Expected value = 0
#      Real value = 1
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : prubaleds.vt(239)
#    Time: 100 us  Iteration: 0  Instance: /Block1_vlg_vec_tst/tb_out
