<?xml version="1.0"?>
<block name="diffeq1.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:5768460add00e6e0f54c4f81c94a54f383d53793f5e18303d6c1d55496aa3ec2" atom_netlist_id="SHA256:ea5982c0bb3b14e9c211e18c65f1d2dd18d3720f2f1ca387c30b5eccccc94f1d">
	<inputs>top^Xinport~0 top^Xinport~1 top^Xinport~2 top^Xinport~3 top^Xinport~4 top^Xinport~5 top^Xinport~6 top^Xinport~7 top^Xinport~8 top^Xinport~9 top^Xinport~10 top^Xinport~11 top^Xinport~12 top^Xinport~13 top^Xinport~14 top^Xinport~15 top^Xinport~16 top^Xinport~17 top^Xinport~18 top^Xinport~19 top^Xinport~20 top^Xinport~21 top^Xinport~22 top^Xinport~23 top^Xinport~24 top^Xinport~25 top^Xinport~26 top^Xinport~27 top^Xinport~28 top^Xinport~29 top^Xinport~30 top^Xinport~31 top^Yinport~0 top^Yinport~1 top^Yinport~2 top^Yinport~3 top^Yinport~4 top^Yinport~5 top^Yinport~6 top^Yinport~7 top^Yinport~8 top^Yinport~9 top^Yinport~10 top^Yinport~11 top^Yinport~12 top^Yinport~13 top^Yinport~14 top^Yinport~15 top^Yinport~16 top^Yinport~17 top^Yinport~18 top^Yinport~19 top^Yinport~20 top^Yinport~21 top^Yinport~22 top^Yinport~23 top^Yinport~24 top^Yinport~25 top^Yinport~26 top^Yinport~27 top^Yinport~28 top^Yinport~29 top^Yinport~30 top^Yinport~31 top^Uinport~0 top^Uinport~1 top^Uinport~2 top^Uinport~3 top^Uinport~4 top^Uinport~5 top^Uinport~6 top^Uinport~7 top^Uinport~8 top^Uinport~9 top^Uinport~10 top^Uinport~11 top^Uinport~12 top^Uinport~13 top^Uinport~14 top^Uinport~15 top^Uinport~16 top^Uinport~17 top^Uinport~18 top^Uinport~19 top^Uinport~20 top^Uinport~21 top^Uinport~22 top^Uinport~23 top^Uinport~24 top^Uinport~25 top^Uinport~26 top^Uinport~27 top^Uinport~28 top^Uinport~29 top^Uinport~30 top^Uinport~31 top^Aport~0 top^Aport~1 top^Aport~2 top^Aport~3 top^Aport~4 top^Aport~5 top^Aport~6 top^Aport~7 top^Aport~8 top^Aport~9 top^Aport~10 top^Aport~11 top^Aport~12 top^Aport~13 top^Aport~14 top^Aport~15 top^Aport~16 top^Aport~17 top^Aport~18 top^Aport~19 top^Aport~20 top^Aport~21 top^Aport~22 top^Aport~23 top^Aport~24 top^Aport~25 top^Aport~26 top^Aport~27 top^Aport~28 top^Aport~29 top^Aport~30 top^Aport~31 top^DXport~0 top^DXport~1 top^DXport~2 top^DXport~3 top^DXport~4 top^DXport~5 top^DXport~6 top^DXport~7 top^DXport~8 top^DXport~9 top^DXport~10 top^DXport~11 top^DXport~12 top^DXport~13 top^DXport~14 top^DXport~15 top^DXport~16 top^DXport~17 top^DXport~18 top^DXport~19 top^DXport~20 top^DXport~21 top^DXport~22 top^DXport~23 top^DXport~24 top^DXport~25 top^DXport~26 top^DXport~27 top^DXport~28 top^DXport~29 top^DXport~30 top^DXport~31 top^clk top^reset</inputs>
	<outputs>out:top^Xoutport~0 out:top^Xoutport~1 out:top^Xoutport~2 out:top^Xoutport~3 out:top^Xoutport~4 out:top^Xoutport~5 out:top^Xoutport~6 out:top^Xoutport~7 out:top^Xoutport~8 out:top^Xoutport~9 out:top^Xoutport~10 out:top^Xoutport~11 out:top^Xoutport~12 out:top^Xoutport~13 out:top^Xoutport~14 out:top^Xoutport~15 out:top^Xoutport~16 out:top^Xoutport~17 out:top^Xoutport~18 out:top^Xoutport~19 out:top^Xoutport~20 out:top^Xoutport~21 out:top^Xoutport~22 out:top^Xoutport~23 out:top^Xoutport~24 out:top^Xoutport~25 out:top^Xoutport~26 out:top^Xoutport~27 out:top^Xoutport~28 out:top^Xoutport~29 out:top^Xoutport~30 out:top^Xoutport~31 out:top^Youtport~0 out:top^Youtport~1 out:top^Youtport~2 out:top^Youtport~3 out:top^Youtport~4 out:top^Youtport~5 out:top^Youtport~6 out:top^Youtport~7 out:top^Youtport~8 out:top^Youtport~9 out:top^Youtport~10 out:top^Youtport~11 out:top^Youtport~12 out:top^Youtport~13 out:top^Youtport~14 out:top^Youtport~15 out:top^Youtport~16 out:top^Youtport~17 out:top^Youtport~18 out:top^Youtport~19 out:top^Youtport~20 out:top^Youtport~21 out:top^Youtport~22 out:top^Youtport~23 out:top^Youtport~24 out:top^Youtport~25 out:top^Youtport~26 out:top^Youtport~27 out:top^Youtport~28 out:top^Youtport~29 out:top^Youtport~30 out:top^Youtport~31 out:top^Uoutport~0 out:top^Uoutport~1 out:top^Uoutport~2 out:top^Uoutport~3 out:top^Uoutport~4 out:top^Uoutport~5 out:top^Uoutport~6 out:top^Uoutport~7 out:top^Uoutport~8 out:top^Uoutport~9 out:top^Uoutport~10 out:top^Uoutport~11 out:top^Uoutport~12 out:top^Uoutport~13 out:top^Uoutport~14 out:top^Uoutport~15 out:top^Uoutport~16 out:top^Uoutport~17 out:top^Uoutport~18 out:top^Uoutport~19 out:top^Uoutport~20 out:top^Uoutport~21 out:top^Uoutport~22 out:top^Uoutport~23 out:top^Uoutport~24 out:top^Uoutport~25 out:top^Uoutport~26 out:top^Uoutport~27 out:top^Uoutport~28 out:top^Uoutport~29 out:top^Uoutport~30 out:top^Uoutport~31</outputs>
	<clocks>top^clk</clocks>
	<block name="top^MULTIPLY~43[0]" instance="mult_36[0]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~42[0] top^MULTIPLY~42[1] top^MULTIPLY~42[2] top^MULTIPLY~42[3] top^MULTIPLY~42[4] top^MULTIPLY~42[5] top^MULTIPLY~42[6] top^MULTIPLY~42[7] top^MULTIPLY~42[8] top^MULTIPLY~42[9] top^MULTIPLY~42[10] top^MULTIPLY~42[11] top^MULTIPLY~42[12] top^MULTIPLY~42[13] top^MULTIPLY~42[14] top^MULTIPLY~42[15] top^MULTIPLY~42[16] top^MULTIPLY~42[17] top^MULTIPLY~42[18] top^MULTIPLY~42[19] top^MULTIPLY~42[20] top^MULTIPLY~42[21] top^MULTIPLY~42[22] top^MULTIPLY~42[23] top^MULTIPLY~42[24] top^MULTIPLY~42[25] top^MULTIPLY~42[26] top^MULTIPLY~42[27] top^MULTIPLY~42[28] top^MULTIPLY~42[29] top^MULTIPLY~42[30] top^MULTIPLY~42[31] top^MULTIPLY~42[32] top^MULTIPLY~42[33] open open</port>
			<port name="b">top^x_var~0_FF_NODE top^x_var~1_FF_NODE top^x_var~2_FF_NODE top^x_var~3_FF_NODE top^x_var~4_FF_NODE top^x_var~5_FF_NODE top^x_var~6_FF_NODE top^x_var~7_FF_NODE top^x_var~8_FF_NODE top^x_var~9_FF_NODE top^x_var~10_FF_NODE top^x_var~11_FF_NODE top^x_var~12_FF_NODE top^x_var~13_FF_NODE top^x_var~14_FF_NODE top^x_var~15_FF_NODE top^x_var~16_FF_NODE top^x_var~17_FF_NODE top^x_var~18_FF_NODE top^x_var~19_FF_NODE top^x_var~20_FF_NODE top^x_var~21_FF_NODE top^x_var~22_FF_NODE top^x_var~23_FF_NODE top^x_var~24_FF_NODE top^x_var~25_FF_NODE top^x_var~26_FF_NODE top^x_var~27_FF_NODE top^x_var~28_FF_NODE top^x_var~29_FF_NODE top^x_var~30_FF_NODE top^x_var~31_FF_NODE open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="top^MULTIPLY~43[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="top^MULTIPLY~43[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~43[0] top^MULTIPLY~43[1] top^MULTIPLY~43[2] top^MULTIPLY~43[3] top^MULTIPLY~43[4] top^MULTIPLY~43[5] top^MULTIPLY~43[6] top^MULTIPLY~43[7] top^MULTIPLY~43[8] top^MULTIPLY~43[9] top^MULTIPLY~43[10] top^MULTIPLY~43[11] top^MULTIPLY~43[12] top^MULTIPLY~43[13] top^MULTIPLY~43[14] top^MULTIPLY~43[15] top^MULTIPLY~43[16] top^MULTIPLY~43[17] top^MULTIPLY~43[18] top^MULTIPLY~43[19] top^MULTIPLY~43[20] top^MULTIPLY~43[21] top^MULTIPLY~43[22] top^MULTIPLY~43[23] top^MULTIPLY~43[24] top^MULTIPLY~43[25] top^MULTIPLY~43[26] top^MULTIPLY~43[27] top^MULTIPLY~43[28] top^MULTIPLY~43[29] top^MULTIPLY~43[30] top^MULTIPLY~43[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~46[0]" instance="mult_36[1]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~45[0] top^MULTIPLY~45[1] top^MULTIPLY~45[2] top^MULTIPLY~45[3] top^MULTIPLY~45[4] top^MULTIPLY~45[5] top^MULTIPLY~45[6] top^MULTIPLY~45[7] top^MULTIPLY~45[8] top^MULTIPLY~45[9] top^MULTIPLY~45[10] top^MULTIPLY~45[11] top^MULTIPLY~45[12] top^MULTIPLY~45[13] top^MULTIPLY~45[14] top^MULTIPLY~45[15] top^MULTIPLY~45[16] top^MULTIPLY~45[17] top^MULTIPLY~45[18] top^MULTIPLY~45[19] top^MULTIPLY~45[20] top^MULTIPLY~45[21] top^MULTIPLY~45[22] top^MULTIPLY~45[23] top^MULTIPLY~45[24] top^MULTIPLY~45[25] top^MULTIPLY~45[26] top^MULTIPLY~45[27] top^MULTIPLY~45[28] top^MULTIPLY~45[29] top^MULTIPLY~45[30] top^MULTIPLY~45[31] top^MULTIPLY~45[32] top^MULTIPLY~45[33] open open</port>
			<port name="b">top^y_var~0_FF_NODE top^y_var~1_FF_NODE top^y_var~2_FF_NODE top^y_var~3_FF_NODE top^y_var~4_FF_NODE top^y_var~5_FF_NODE top^y_var~6_FF_NODE top^y_var~7_FF_NODE top^y_var~8_FF_NODE top^y_var~9_FF_NODE top^y_var~10_FF_NODE top^y_var~11_FF_NODE top^y_var~12_FF_NODE top^y_var~13_FF_NODE top^y_var~14_FF_NODE top^y_var~15_FF_NODE top^y_var~16_FF_NODE top^y_var~17_FF_NODE top^y_var~18_FF_NODE top^y_var~19_FF_NODE top^y_var~20_FF_NODE top^y_var~21_FF_NODE top^y_var~22_FF_NODE top^y_var~23_FF_NODE top^y_var~24_FF_NODE top^y_var~25_FF_NODE top^y_var~26_FF_NODE top^y_var~27_FF_NODE top^y_var~28_FF_NODE top^y_var~29_FF_NODE top^y_var~30_FF_NODE top^y_var~31_FF_NODE open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="top^MULTIPLY~46[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a mult_36.a[32]-&gt;a2a mult_36.a[33]-&gt;a2a open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="top^MULTIPLY~46[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a mult_36x36_slice.A_cfg[32]-&gt;a2a mult_36x36_slice.A_cfg[33]-&gt;a2a open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~46[0] top^MULTIPLY~46[1] top^MULTIPLY~46[2] top^MULTIPLY~46[3] top^MULTIPLY~46[4] top^MULTIPLY~46[5] top^MULTIPLY~46[6] top^MULTIPLY~46[7] top^MULTIPLY~46[8] top^MULTIPLY~46[9] top^MULTIPLY~46[10] top^MULTIPLY~46[11] top^MULTIPLY~46[12] top^MULTIPLY~46[13] top^MULTIPLY~46[14] top^MULTIPLY~46[15] top^MULTIPLY~46[16] top^MULTIPLY~46[17] top^MULTIPLY~46[18] top^MULTIPLY~46[19] top^MULTIPLY~46[20] top^MULTIPLY~46[21] top^MULTIPLY~46[22] top^MULTIPLY~46[23] top^MULTIPLY~46[24] top^MULTIPLY~46[25] top^MULTIPLY~46[26] top^MULTIPLY~46[27] top^MULTIPLY~46[28] top^MULTIPLY~46[29] top^MULTIPLY~46[30] top^MULTIPLY~46[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~0[0]" instance="mult_36[2]" mode="mult_36x36">
		<inputs>
			<port name="a">top^u_var~0_FF_NODE top^u_var~1_FF_NODE top^u_var~2_FF_NODE top^u_var~3_FF_NODE top^u_var~4_FF_NODE top^u_var~5_FF_NODE top^u_var~6_FF_NODE top^u_var~7_FF_NODE top^u_var~8_FF_NODE top^u_var~9_FF_NODE top^u_var~10_FF_NODE top^u_var~11_FF_NODE top^u_var~12_FF_NODE top^u_var~13_FF_NODE top^u_var~14_FF_NODE top^u_var~15_FF_NODE top^u_var~16_FF_NODE top^u_var~17_FF_NODE top^u_var~18_FF_NODE top^u_var~19_FF_NODE top^u_var~20_FF_NODE top^u_var~21_FF_NODE top^u_var~22_FF_NODE top^u_var~23_FF_NODE top^u_var~24_FF_NODE top^u_var~25_FF_NODE top^u_var~26_FF_NODE top^u_var~27_FF_NODE top^u_var~28_FF_NODE top^u_var~29_FF_NODE top^u_var~30_FF_NODE top^u_var~31_FF_NODE open open open open</port>
			<port name="b">top^DXport~0 top^DXport~1 top^DXport~2 top^DXport~3 top^DXport~4 top^DXport~5 top^DXport~6 top^DXport~7 top^DXport~8 top^DXport~9 top^DXport~10 top^DXport~11 top^DXport~12 top^DXport~13 top^DXport~14 top^DXport~15 top^DXport~16 top^DXport~17 top^DXport~18 top^DXport~19 top^DXport~20 top^DXport~21 top^DXport~22 top^DXport~23 top^DXport~24 top^DXport~25 top^DXport~26 top^DXport~27 top^DXport~28 top^DXport~29 top^DXport~30 top^DXport~31 open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="top^MULTIPLY~0[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a open open open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b mult_36.b[2]-&gt;b2b mult_36.b[3]-&gt;b2b mult_36.b[4]-&gt;b2b mult_36.b[5]-&gt;b2b mult_36.b[6]-&gt;b2b mult_36.b[7]-&gt;b2b mult_36.b[8]-&gt;b2b mult_36.b[9]-&gt;b2b mult_36.b[10]-&gt;b2b mult_36.b[11]-&gt;b2b mult_36.b[12]-&gt;b2b mult_36.b[13]-&gt;b2b mult_36.b[14]-&gt;b2b mult_36.b[15]-&gt;b2b mult_36.b[16]-&gt;b2b mult_36.b[17]-&gt;b2b mult_36.b[18]-&gt;b2b mult_36.b[19]-&gt;b2b mult_36.b[20]-&gt;b2b mult_36.b[21]-&gt;b2b mult_36.b[22]-&gt;b2b mult_36.b[23]-&gt;b2b mult_36.b[24]-&gt;b2b mult_36.b[25]-&gt;b2b mult_36.b[26]-&gt;b2b mult_36.b[27]-&gt;b2b mult_36.b[28]-&gt;b2b mult_36.b[29]-&gt;b2b mult_36.b[30]-&gt;b2b mult_36.b[31]-&gt;b2b open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="top^MULTIPLY~0[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a open open open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b mult_36x36_slice.B_cfg[2]-&gt;b2b mult_36x36_slice.B_cfg[3]-&gt;b2b mult_36x36_slice.B_cfg[4]-&gt;b2b mult_36x36_slice.B_cfg[5]-&gt;b2b mult_36x36_slice.B_cfg[6]-&gt;b2b mult_36x36_slice.B_cfg[7]-&gt;b2b mult_36x36_slice.B_cfg[8]-&gt;b2b mult_36x36_slice.B_cfg[9]-&gt;b2b mult_36x36_slice.B_cfg[10]-&gt;b2b mult_36x36_slice.B_cfg[11]-&gt;b2b mult_36x36_slice.B_cfg[12]-&gt;b2b mult_36x36_slice.B_cfg[13]-&gt;b2b mult_36x36_slice.B_cfg[14]-&gt;b2b mult_36x36_slice.B_cfg[15]-&gt;b2b mult_36x36_slice.B_cfg[16]-&gt;b2b mult_36x36_slice.B_cfg[17]-&gt;b2b mult_36x36_slice.B_cfg[18]-&gt;b2b mult_36x36_slice.B_cfg[19]-&gt;b2b mult_36x36_slice.B_cfg[20]-&gt;b2b mult_36x36_slice.B_cfg[21]-&gt;b2b mult_36x36_slice.B_cfg[22]-&gt;b2b mult_36x36_slice.B_cfg[23]-&gt;b2b mult_36x36_slice.B_cfg[24]-&gt;b2b mult_36x36_slice.B_cfg[25]-&gt;b2b mult_36x36_slice.B_cfg[26]-&gt;b2b mult_36x36_slice.B_cfg[27]-&gt;b2b mult_36x36_slice.B_cfg[28]-&gt;b2b mult_36x36_slice.B_cfg[29]-&gt;b2b mult_36x36_slice.B_cfg[30]-&gt;b2b mult_36x36_slice.B_cfg[31]-&gt;b2b open open open open</port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[2] top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^MULTIPLY~0[9] top^MULTIPLY~0[10] top^MULTIPLY~0[11] top^MULTIPLY~0[12] top^MULTIPLY~0[13] top^MULTIPLY~0[14] top^MULTIPLY~0[15] top^MULTIPLY~0[16] top^MULTIPLY~0[17] top^MULTIPLY~0[18] top^MULTIPLY~0[19] top^MULTIPLY~0[20] top^MULTIPLY~0[21] top^MULTIPLY~0[22] top^MULTIPLY~0[23] top^MULTIPLY~0[24] top^MULTIPLY~0[25] top^MULTIPLY~0[26] top^MULTIPLY~0[27] top^MULTIPLY~0[28] top^MULTIPLY~0[29] top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~42[0]" instance="mult_36[3]" mode="mult_36x36">
		<inputs>
			<port name="a">top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^MULTIPLY~0[2] top^MULTIPLY~0[3] top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^MULTIPLY~0[7] top^MULTIPLY~0[8] top^MULTIPLY~0[9] top^MULTIPLY~0[10] top^MULTIPLY~0[11] top^MULTIPLY~0[12] top^MULTIPLY~0[13] top^MULTIPLY~0[14] top^MULTIPLY~0[15] top^MULTIPLY~0[16] top^MULTIPLY~0[17] top^MULTIPLY~0[18] top^MULTIPLY~0[19] top^MULTIPLY~0[20] top^MULTIPLY~0[21] top^MULTIPLY~0[22] top^MULTIPLY~0[23] top^MULTIPLY~0[24] top^MULTIPLY~0[25] top^MULTIPLY~0[26] top^MULTIPLY~0[27] top^MULTIPLY~0[28] top^MULTIPLY~0[29] top^MULTIPLY~0[30] top^MULTIPLY~0[31] open open open open</port>
			<port name="b">vcc vcc open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out mult_36x36_slice[0].OUT_cfg[32]-&gt;out2out mult_36x36_slice[0].OUT_cfg[33]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="top^MULTIPLY~42[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a open open open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out mult_36x36[0].out[32]-&gt;out2out mult_36x36[0].out[33]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="top^MULTIPLY~42[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a open open open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~42[0] top^MULTIPLY~42[1] top^MULTIPLY~42[2] top^MULTIPLY~42[3] top^MULTIPLY~42[4] top^MULTIPLY~42[5] top^MULTIPLY~42[6] top^MULTIPLY~42[7] top^MULTIPLY~42[8] top^MULTIPLY~42[9] top^MULTIPLY~42[10] top^MULTIPLY~42[11] top^MULTIPLY~42[12] top^MULTIPLY~42[13] top^MULTIPLY~42[14] top^MULTIPLY~42[15] top^MULTIPLY~42[16] top^MULTIPLY~42[17] top^MULTIPLY~42[18] top^MULTIPLY~42[19] top^MULTIPLY~42[20] top^MULTIPLY~42[21] top^MULTIPLY~42[22] top^MULTIPLY~42[23] top^MULTIPLY~42[24] top^MULTIPLY~42[25] top^MULTIPLY~42[26] top^MULTIPLY~42[27] top^MULTIPLY~42[28] top^MULTIPLY~42[29] top^MULTIPLY~42[30] top^MULTIPLY~42[31] top^MULTIPLY~42[32] top^MULTIPLY~42[33] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="top^MULTIPLY~45[0]" instance="mult_36[4]" mode="mult_36x36">
		<inputs>
			<port name="a">top^DXport~0 top^DXport~1 top^DXport~2 top^DXport~3 top^DXport~4 top^DXport~5 top^DXport~6 top^DXport~7 top^DXport~8 top^DXport~9 top^DXport~10 top^DXport~11 top^DXport~12 top^DXport~13 top^DXport~14 top^DXport~15 top^DXport~16 top^DXport~17 top^DXport~18 top^DXport~19 top^DXport~20 top^DXport~21 top^DXport~22 top^DXport~23 top^DXport~24 top^DXport~25 top^DXport~26 top^DXport~27 top^DXport~28 top^DXport~29 top^DXport~30 top^DXport~31 open open open open</port>
			<port name="b">vcc vcc open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="out">mult_36x36_slice[0].OUT_cfg[0]-&gt;out2out mult_36x36_slice[0].OUT_cfg[1]-&gt;out2out mult_36x36_slice[0].OUT_cfg[2]-&gt;out2out mult_36x36_slice[0].OUT_cfg[3]-&gt;out2out mult_36x36_slice[0].OUT_cfg[4]-&gt;out2out mult_36x36_slice[0].OUT_cfg[5]-&gt;out2out mult_36x36_slice[0].OUT_cfg[6]-&gt;out2out mult_36x36_slice[0].OUT_cfg[7]-&gt;out2out mult_36x36_slice[0].OUT_cfg[8]-&gt;out2out mult_36x36_slice[0].OUT_cfg[9]-&gt;out2out mult_36x36_slice[0].OUT_cfg[10]-&gt;out2out mult_36x36_slice[0].OUT_cfg[11]-&gt;out2out mult_36x36_slice[0].OUT_cfg[12]-&gt;out2out mult_36x36_slice[0].OUT_cfg[13]-&gt;out2out mult_36x36_slice[0].OUT_cfg[14]-&gt;out2out mult_36x36_slice[0].OUT_cfg[15]-&gt;out2out mult_36x36_slice[0].OUT_cfg[16]-&gt;out2out mult_36x36_slice[0].OUT_cfg[17]-&gt;out2out mult_36x36_slice[0].OUT_cfg[18]-&gt;out2out mult_36x36_slice[0].OUT_cfg[19]-&gt;out2out mult_36x36_slice[0].OUT_cfg[20]-&gt;out2out mult_36x36_slice[0].OUT_cfg[21]-&gt;out2out mult_36x36_slice[0].OUT_cfg[22]-&gt;out2out mult_36x36_slice[0].OUT_cfg[23]-&gt;out2out mult_36x36_slice[0].OUT_cfg[24]-&gt;out2out mult_36x36_slice[0].OUT_cfg[25]-&gt;out2out mult_36x36_slice[0].OUT_cfg[26]-&gt;out2out mult_36x36_slice[0].OUT_cfg[27]-&gt;out2out mult_36x36_slice[0].OUT_cfg[28]-&gt;out2out mult_36x36_slice[0].OUT_cfg[29]-&gt;out2out mult_36x36_slice[0].OUT_cfg[30]-&gt;out2out mult_36x36_slice[0].OUT_cfg[31]-&gt;out2out mult_36x36_slice[0].OUT_cfg[32]-&gt;out2out mult_36x36_slice[0].OUT_cfg[33]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks />
		<block name="top^MULTIPLY~45[0]" instance="mult_36x36_slice[0]" mode="default">
			<inputs>
				<port name="A_cfg">mult_36.a[0]-&gt;a2a mult_36.a[1]-&gt;a2a mult_36.a[2]-&gt;a2a mult_36.a[3]-&gt;a2a mult_36.a[4]-&gt;a2a mult_36.a[5]-&gt;a2a mult_36.a[6]-&gt;a2a mult_36.a[7]-&gt;a2a mult_36.a[8]-&gt;a2a mult_36.a[9]-&gt;a2a mult_36.a[10]-&gt;a2a mult_36.a[11]-&gt;a2a mult_36.a[12]-&gt;a2a mult_36.a[13]-&gt;a2a mult_36.a[14]-&gt;a2a mult_36.a[15]-&gt;a2a mult_36.a[16]-&gt;a2a mult_36.a[17]-&gt;a2a mult_36.a[18]-&gt;a2a mult_36.a[19]-&gt;a2a mult_36.a[20]-&gt;a2a mult_36.a[21]-&gt;a2a mult_36.a[22]-&gt;a2a mult_36.a[23]-&gt;a2a mult_36.a[24]-&gt;a2a mult_36.a[25]-&gt;a2a mult_36.a[26]-&gt;a2a mult_36.a[27]-&gt;a2a mult_36.a[28]-&gt;a2a mult_36.a[29]-&gt;a2a mult_36.a[30]-&gt;a2a mult_36.a[31]-&gt;a2a open open open open</port>
				<port name="B_cfg">mult_36.b[0]-&gt;b2b mult_36.b[1]-&gt;b2b open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="OUT_cfg">mult_36x36[0].out[0]-&gt;out2out mult_36x36[0].out[1]-&gt;out2out mult_36x36[0].out[2]-&gt;out2out mult_36x36[0].out[3]-&gt;out2out mult_36x36[0].out[4]-&gt;out2out mult_36x36[0].out[5]-&gt;out2out mult_36x36[0].out[6]-&gt;out2out mult_36x36[0].out[7]-&gt;out2out mult_36x36[0].out[8]-&gt;out2out mult_36x36[0].out[9]-&gt;out2out mult_36x36[0].out[10]-&gt;out2out mult_36x36[0].out[11]-&gt;out2out mult_36x36[0].out[12]-&gt;out2out mult_36x36[0].out[13]-&gt;out2out mult_36x36[0].out[14]-&gt;out2out mult_36x36[0].out[15]-&gt;out2out mult_36x36[0].out[16]-&gt;out2out mult_36x36[0].out[17]-&gt;out2out mult_36x36[0].out[18]-&gt;out2out mult_36x36[0].out[19]-&gt;out2out mult_36x36[0].out[20]-&gt;out2out mult_36x36[0].out[21]-&gt;out2out mult_36x36[0].out[22]-&gt;out2out mult_36x36[0].out[23]-&gt;out2out mult_36x36[0].out[24]-&gt;out2out mult_36x36[0].out[25]-&gt;out2out mult_36x36[0].out[26]-&gt;out2out mult_36x36[0].out[27]-&gt;out2out mult_36x36[0].out[28]-&gt;out2out mult_36x36[0].out[29]-&gt;out2out mult_36x36[0].out[30]-&gt;out2out mult_36x36[0].out[31]-&gt;out2out mult_36x36[0].out[32]-&gt;out2out mult_36x36[0].out[33]-&gt;out2out open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks />
			<block name="top^MULTIPLY~45[0]" instance="mult_36x36[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="a">mult_36x36_slice.A_cfg[0]-&gt;a2a mult_36x36_slice.A_cfg[1]-&gt;a2a mult_36x36_slice.A_cfg[2]-&gt;a2a mult_36x36_slice.A_cfg[3]-&gt;a2a mult_36x36_slice.A_cfg[4]-&gt;a2a mult_36x36_slice.A_cfg[5]-&gt;a2a mult_36x36_slice.A_cfg[6]-&gt;a2a mult_36x36_slice.A_cfg[7]-&gt;a2a mult_36x36_slice.A_cfg[8]-&gt;a2a mult_36x36_slice.A_cfg[9]-&gt;a2a mult_36x36_slice.A_cfg[10]-&gt;a2a mult_36x36_slice.A_cfg[11]-&gt;a2a mult_36x36_slice.A_cfg[12]-&gt;a2a mult_36x36_slice.A_cfg[13]-&gt;a2a mult_36x36_slice.A_cfg[14]-&gt;a2a mult_36x36_slice.A_cfg[15]-&gt;a2a mult_36x36_slice.A_cfg[16]-&gt;a2a mult_36x36_slice.A_cfg[17]-&gt;a2a mult_36x36_slice.A_cfg[18]-&gt;a2a mult_36x36_slice.A_cfg[19]-&gt;a2a mult_36x36_slice.A_cfg[20]-&gt;a2a mult_36x36_slice.A_cfg[21]-&gt;a2a mult_36x36_slice.A_cfg[22]-&gt;a2a mult_36x36_slice.A_cfg[23]-&gt;a2a mult_36x36_slice.A_cfg[24]-&gt;a2a mult_36x36_slice.A_cfg[25]-&gt;a2a mult_36x36_slice.A_cfg[26]-&gt;a2a mult_36x36_slice.A_cfg[27]-&gt;a2a mult_36x36_slice.A_cfg[28]-&gt;a2a mult_36x36_slice.A_cfg[29]-&gt;a2a mult_36x36_slice.A_cfg[30]-&gt;a2a mult_36x36_slice.A_cfg[31]-&gt;a2a open open open open</port>
					<port name="b">mult_36x36_slice.B_cfg[0]-&gt;b2b mult_36x36_slice.B_cfg[1]-&gt;b2b open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</inputs>
				<outputs>
					<port name="out">top^MULTIPLY~45[0] top^MULTIPLY~45[1] top^MULTIPLY~45[2] top^MULTIPLY~45[3] top^MULTIPLY~45[4] top^MULTIPLY~45[5] top^MULTIPLY~45[6] top^MULTIPLY~45[7] top^MULTIPLY~45[8] top^MULTIPLY~45[9] top^MULTIPLY~45[10] top^MULTIPLY~45[11] top^MULTIPLY~45[12] top^MULTIPLY~45[13] top^MULTIPLY~45[14] top^MULTIPLY~45[15] top^MULTIPLY~45[16] top^MULTIPLY~45[17] top^MULTIPLY~45[18] top^MULTIPLY~45[19] top^MULTIPLY~45[20] top^MULTIPLY~45[21] top^MULTIPLY~45[22] top^MULTIPLY~45[23] top^MULTIPLY~45[24] top^MULTIPLY~45[25] top^MULTIPLY~45[26] top^MULTIPLY~45[27] top^MULTIPLY~45[28] top^MULTIPLY~45[29] top^MULTIPLY~45[30] top^MULTIPLY~45[31] top^MULTIPLY~45[32] top^MULTIPLY~45[33] open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks />
			</block>
		</block>
	</block>
	<block name="n1432_1" instance="clb[5]" mode="default">
		<inputs>
			<port name="I">top^Aport~20 top^Aport~19 top^Aport~18 top^x_var~11_FF_NODE n1456 n1455 top^x_var~12_FF_NODE top^Aport~11 top^Aport~14 n1440 top^x_var~14_FF_NODE top^x_var~20_FF_NODE n1458_1 top^x_var~19_FF_NODE top^x_var~18_FF_NODE n1467_1 n1469 n1457_1 n1454 top^x_var~13_FF_NODE top^Aport~13 top^Aport~12</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open ble[6].out[0]-&gt;direct1 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n1453_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[19]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[20]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1453_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1453_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1453_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1453_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1439" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[9]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1439" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1439" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1439" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1439</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1438_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 clb.I[21]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1438_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1438_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1438_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1438_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1437_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[20]-&gt;complete1 open ble[2].out[0]-&gt;complete1 clb.I[19]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1437_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1437_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1437_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1437_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1436" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[18]-&gt;complete1 ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1436" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1436" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1436" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1436</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1435" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1435" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1435" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1435" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1435</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1431" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[16]-&gt;complete1 open clb.I[15]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1431" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1431" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1431" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1431</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1434" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 open ble[5].out[0]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1434" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1434" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1434" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1434</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1433_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 open ble[7].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1433_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1433_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1433_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1433_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1432_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1432_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1432_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1432_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1432_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1440" instance="clb[6]" mode="default">
		<inputs>
			<port name="I">top^x_var~10_FF_NODE top^Aport~11 top^Aport~9 top^x_var~8_FF_NODE top^Aport~7 top^x_var~6_FF_NODE top^x_var~5_FF_NODE top^x_var~4_FF_NODE top^Aport~3 top^x_var~3_FF_NODE top^Aport~10 top^x_var~11_FF_NODE top^x_var~9_FF_NODE top^Aport~8 top^x_var~7_FF_NODE top^Aport~6 top^Aport~5 top^Aport~4 n1447_1 open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n1450" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[17]-&gt;complete1 open clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1450" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1450" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1450" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1450</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1446" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[18]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1446" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1446" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1446" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1446</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1451" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open open clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1451" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1451" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1451" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1451</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1445" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[16]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1445" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1445" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1445" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1445</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1444" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1444" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1444" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1444" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1444</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1443_1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[4]-&gt;complete1 open ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1443_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1443_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1443_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1443_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1442_1" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[3]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1442_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1442_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1442_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1442_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1441" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[12]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1441" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1441" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1441" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1441</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1452_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1452_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1452_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1452_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1452_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1440" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1440" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1440" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1440" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1440</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1447_1" instance="clb[7]" mode="default">
		<inputs>
			<port name="I">top^Aport~1 n1600 open open open n1974 top^Xinport~2 top^Aport~2 top^Aport~0 top^reset top^DXport~0 top^DXport~1 n1431 top^Xinport~1 top^looping_FF_NODE top^Xinport~0 open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 open ble[3].out[0]-&gt;direct1 open open ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1976" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1976" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1976" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1976" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1976</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~2_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1597" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1597" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1597" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1597</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~2_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1969" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1969" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1969" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1969" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1969</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~0_FF_NODE" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1587" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1587" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1587" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1587</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~0_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1971" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1971" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1971" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1971" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1971</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1972" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1972" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1972" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1972" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1972</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~1_FF_NODE" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1592" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1592" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1592" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1592</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~1_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1448_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1448_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1448_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1448_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1448_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1449" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1449" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1449" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1449" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1449</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1447_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1447_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1447_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1447_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1447_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1454" instance="clb[8]" mode="default">
		<inputs>
			<port name="I">top^Aport~14 open top^looping_FF_NODE open top^Xinport~14 n2024 open top^x_var~12_FF_NODE top^Aport~15 top^reset n1431 top^Xinport~15 top^DXport~15 n1600 top^DXport~14 top^DXport~13 top^x_var~13_FF_NODE top^DXport~12 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open ble[3].out[0]-&gt;direct1 open open ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2026" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open clb.I[7]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2026" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2026" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2026" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2026</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2030" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2030" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2030" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2030" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2030</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2031" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[10]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2031" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2031" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2031" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2031</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~14_FF_NODE" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[2].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1657" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1657" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1657" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1657</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~14_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2029" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2029" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2029" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2029" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2029</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2034" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open ble[3].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2034" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2034" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2034" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2034</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~15_FF_NODE" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1 open ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1662" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1662" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1662" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1662</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~15_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2033" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2033" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2033" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2033" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2033</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2035" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2035" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2035" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2035" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2035</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1454" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1454" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1454" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1454" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1454</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1455" instance="clb[9]" mode="default">
		<inputs>
			<port name="I">top^x_var~17_FF_NODE top^reset top^Xinport~16 open open open top^x_var~14_FF_NODE top^DXport~17 top^Aport~17 top^Aport~16 n1431 top^looping_FF_NODE top^DXport~16 n1600 top^DXport~15 top^x_var~15_FF_NODE n2030 top^DXport~14 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open open ble[4].out[0]-&gt;direct1 open ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2049" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2049" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2049" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2049" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2049</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2040" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open clb.I[14]-&gt;complete1 open clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2040" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2040" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2040" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2040</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2039" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[17]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[6]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2039" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2039" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2039" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2039</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2041" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open clb.I[15]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2041" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2041" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2041" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2041</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2046" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2046" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2046" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2046" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2046</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2038" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 open open ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2038" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2038" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2038" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2038</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~16_FF_NODE" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open ble[8].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1667" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1667" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1667" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1667</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~16_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2037" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2037" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2037" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2037" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2037</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2042" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2042" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2042" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2042" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2042</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1455" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1455" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1455" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1455" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1455</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1456" instance="clb[10]" mode="default">
		<inputs>
			<port name="I">top^x_var~16_FF_NODE top^x_var~15_FF_NODE top^reset top^DXport~17 top^Xinport~17 open open top^x_var~19_FF_NODE top^Aport~16 top^Aport~15 top^Aport~17 n2046 n1431 top^looping_FF_NODE top^DXport~18 top^x_var~18_FF_NODE n2056 top^DXport~19 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2052" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2052" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2052" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2052" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2052</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2053" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2053" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2053" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2053" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2053</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2055" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[14]-&gt;complete1 open clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2055" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2055" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2055" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2055</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~17_FF_NODE" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1672" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1672" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1672" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1672</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~17_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2054" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[3]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2054" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2054" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2054" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2054</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1600" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 open open clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1600" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1600" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1600" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1600</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1457_1" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1457_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1457_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1457_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1457_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2044" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2044" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2044" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2044" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2044</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2045" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open ble[3].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2045" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2045" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2045" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2045</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1456" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1456" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1456" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1456" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1456</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1458_1" instance="clb[11]" mode="default">
		<inputs>
			<port name="I">top^x_var~21_FF_NODE top^x_var~22_FF_NODE top^x_var~23_FF_NODE top^x_var~24_FF_NODE top^x_var~25_FF_NODE top^x_var~26_FF_NODE top^Aport~27 n1463_1 top^Aport~21 top^Aport~22 top^Aport~23 top^Aport~24 top^Aport~25 top^Aport~26 n1473_1 top^x_var~27_FF_NODE open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n1462_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1462_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1462_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1462_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1462_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1472_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open clb.I[13]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1472_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1472_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1472_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1472_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1469" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1469" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1469" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1469" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1469</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1459" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 open clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1459" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1459" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1459" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1459</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1470" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[5].out[0]-&gt;complete1 open ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1470" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1470" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1470" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1470</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1471" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 open clb.I[4]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1471" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1471" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1471" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1471</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1466" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1466" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1466" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1466" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1466</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1461" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1461" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1461" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1461" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1461</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1460" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 open clb.I[12]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1460" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1460" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1460" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1460</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1458_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1458_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1458_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1458_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1458_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1465" instance="clb[12]" mode="default">
		<inputs>
			<port name="I">top^x_var~30_FF_NODE open top^x_var~28_FF_NODE open top^Xinport~31 open top^Aport~27 top^Aport~30 top^Aport~31 top^x_var~29_FF_NODE top^Aport~29 top^Aport~28 top^looping_FF_NODE n2109 top^reset top^x_var~27_FF_NODE open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1463_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[5].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1463_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1463_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1463_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1463_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~31_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1742" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1742" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1742" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1742</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~31_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1473_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[15]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1473_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1473_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1473_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1473_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1474" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 open ble[6].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1474" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1474" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1474" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1474</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2113" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[14]-&gt;complete1 open clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2113" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2113" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2113" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2113</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1464" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1464" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1464" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1464" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1464</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1476" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1476" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1476" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1476" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1476</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1475" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1475" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1475" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1475" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1475</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1477_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1477_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1477_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1477_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1477_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1465" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1465" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1465" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1465" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1465</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1467_1" instance="clb[13]" mode="default">
		<inputs>
			<port name="I">top^Aport~23 open open top^DXport~22 top^Xinport~22 top^DXport~21 top^DXport~20 open n2062 top^x_var~23_FF_NODE n1459 top^Aport~22 top^Aport~21 n1600 top^reset n1431 top^looping_FF_NODE n2060 top^x_var~20_FF_NODE n2064 open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^x_var~21_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[19]-&gt;complete1 open clb.I[8]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1692" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1692" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1692" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1692</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~21_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^x_var~22_FF_NODE" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1697" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1697" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1697" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1697</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~22_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2069" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2069" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2069" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2069" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2069</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2067" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2067" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2067" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2067" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2067</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2068" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[17]-&gt;complete1 clb.I[18]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2068" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2068" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2068" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2068</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2073" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2073" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2073" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2073" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2073</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1468_1" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1468_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1468_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1468_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1468_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2070" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 open open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2070" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2070" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2070" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2070</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2066" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2066" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2066" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2066" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2066</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1467_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1467_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1467_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1467_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1467_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1267" instance="clb[14]" mode="default">
		<inputs>
			<port name="I">top^Uinport~0 n1431 top^MULTIPLY~46[0] top^MULTIPLY~43[1] top^Uinport~1 top^looping_FF_NODE top^reset top^MULTIPLY~43[0] top^MULTIPLY~46[1] open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1272" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1272" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1272" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1272" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1272</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~1_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1577_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1577_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1577_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1577_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1577_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1579" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1579" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1579" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1579" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1579</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1581" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1581" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1581" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1581" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1581</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1583_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1583_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1583_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1583_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1583_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1587_1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1587_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1587_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1587_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1587_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1576" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1576" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1576" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1576" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1576</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1582_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1582_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1582_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1582_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1582_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1580" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1580" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1580" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1580" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1580</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1267" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1267" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1267" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1267" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1267</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~0_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1277" instance="clb[15]" mode="default">
		<inputs>
			<port name="I">top^Uinport~2 n1431 top^MULTIPLY~46[2] open top^u_var~0_FF_NODE open n1595 top^looping_FF_NODE top^reset n1587_1 top^MULTIPLY~43[2] top^MULTIPLY~43[1] top^u_var~1_FF_NODE top^MULTIPLY~43[0] top^MULTIPLY~46[3] open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1596" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[6]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1596" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1596" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1596" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1596</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1586" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[2]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1586" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1586" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1586" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1586</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1592_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open ble[4].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1592_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1592_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1592_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1592_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1588_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1588_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1588_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1588_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1588_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1593_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[14]-&gt;complete1 clb.I[6]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1593_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1593_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1593_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1593_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1589" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1589" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1589" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1589" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1589</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1585" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1585" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1585" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1585" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1585</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1594" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[5].out[0]-&gt;complete1 open ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1594" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1594" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1594" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1594</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1597_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1597_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1597_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1597_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1597_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1277" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1277" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1277" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1277" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1277</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~2_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1282" instance="clb[16]" mode="default">
		<inputs>
			<port name="I">top^Uinport~3 n1592_1 top^MULTIPLY~43[3] top^MULTIPLY~43[4] top^MULTIPLY~43[2] open n1608_1 top^looping_FF_NODE top^reset n1431 top^MULTIPLY~46[4] n1589 top^u_var~2_FF_NODE n1601 n1600 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1287" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1287" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1287" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1287" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1287</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~4_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1595" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open open clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1595" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1595" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1595" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1595</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1599" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1599" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1599" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1599" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1599</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1605" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open ble[9].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1605" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1605" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1605" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1605</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1603_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[12]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1603_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1603_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1603_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1603_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1607_1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1607_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1607_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1607_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1607_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1591" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1591" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1591" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1591" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1591</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1606" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 open open clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1606" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1606" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1606" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1606</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1602_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1602_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1602_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1602_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1602_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1282" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1282" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1282" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1282" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1282</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~3_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1608_1" instance="clb[17]" mode="default">
		<inputs>
			<port name="I">top^u_var~4_FF_NODE top^reset open open n1431 top^Uinport~4 top^Yinport~1 top^MULTIPLY~0[0] top^MULTIPLY~0[1] top^Yinport~0 open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open open ble[6].out[0]-&gt;direct1 open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^y_var~0_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1427" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1427" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1427" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1427</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~0_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n782" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 ble[6].out[0]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n782" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n782" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n782" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n782</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^looping_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^looping_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1828" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1828" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1828" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1828" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1828</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1479" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[1]-&gt;complete1 ble[6].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1479" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1479" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1479" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1479</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1821" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[7]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1821" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1821" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1821" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1821</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1824" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1824" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1824" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1824" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1824</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1430" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1430" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1430" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1430" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1430</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1823" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1823" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1823" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1823" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1823</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1432" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1432" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1432" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1432" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1432</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~1_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1608_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1608_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1608_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1608_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1608_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1292" instance="clb[18]" mode="default">
		<inputs>
			<port name="I">top^Uinport~5 n1431 top^MULTIPLY~46[5] open n1593_1 open open open top^MULTIPLY~43[6] top^looping_FF_NODE top^reset n1602_1 top^MULTIPLY~43[5] n1596 n1597_1 n1607_1 top^MULTIPLY~43[4] top^u_var~4_FF_NODE n1603_1 n1605 top^u_var~6_FF_NODE open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1614" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[17]-&gt;complete1 clb.I[19]-&gt;complete1 clb.I[18]-&gt;complete1 clb.I[16]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1614" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1614" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1614" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1614</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1611" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1611" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1611" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1611" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1611</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1628_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[20]-&gt;complete1 open clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1628_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1628_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1628_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1628_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1613_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1613_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1613_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1613_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1613_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1627_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1627_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1627_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1627_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1627_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1620" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[9].out[0]-&gt;complete1 open ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1620" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1620" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1620" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1620</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1610" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1610" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1610" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1610" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1610</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1612_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1612_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1612_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1612_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1612_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1618_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1618_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1618_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1618_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1618_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1292" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1292" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1292" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1292" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1292</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~5_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1297" instance="clb[19]" mode="default">
		<inputs>
			<port name="I">top^Uinport~6 open open top^MULTIPLY~43[6] n1631 top^Uinport~7 top^looping_FF_NODE top^reset n1431 n1618_1 top^MULTIPLY~46[6] n1620 n1626 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1623_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1623_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1623_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1623_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1623_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1617_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1617_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1617_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1617_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1617_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1635" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1635" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1635" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1635" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1635</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1619" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1619" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1619" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1619" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1619</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1302" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1302" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1302" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1302" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1302</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~7_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1624" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1624" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1624" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1624" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1624</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1616" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1616" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1616" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1616" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1616</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1625" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1625" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1625" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1625" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1625</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1621" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1621" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1621" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1621" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1621</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1297" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1297" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1297" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1297" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1297</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~6_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1626" instance="clb[20]" mode="default">
		<inputs>
			<port name="I">top^MULTIPLY~46[7] top^u_var~7_FF_NODE top^u_var~6_FF_NODE top^MULTIPLY~46[8] top^MULTIPLY~43[8] open top^looping_FF_NODE n1627_1 top^MULTIPLY~43[7] top^MULTIPLY~43[6] n1635 n1600 top^reset n1431 top^Uinport~8 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1636" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 open clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1636" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1636" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1636" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1636</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1631" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1631" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1631" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1631" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1631</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1638_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1638_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1638_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1638_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1638_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1629" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open clb.I[2]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1629" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1629" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1629" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1629</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1307" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1307" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1307" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1307" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1307</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~8_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1633_1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[3]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1633_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1633_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1633_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1633_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1630" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 open open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1630" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1630" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1630" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1630</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1634" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 open ble[9].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1634" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1634" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1634" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1634</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1637_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1637_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1637_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1637_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1637_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1626" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1626" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1626" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1626" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1626</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1312" instance="clb[21]" mode="default">
		<inputs>
			<port name="I">top^Uinport~9 n1431 open n1637_1 top^MULTIPLY~43[8] n1655 top^Uinport~10 top^looping_FF_NODE top^reset n1642_1 top^MULTIPLY~46[9] top^MULTIPLY~43[9] top^u_var~8_FF_NODE n1650 open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1648_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1648_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1648_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1648_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1648_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1641" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1641" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1641" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1641" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1641</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1317" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1317" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1317" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1317" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1317</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~10_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1643_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1643_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1643_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1643_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1643_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1647_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1647_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1647_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1647_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1647_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1649" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 open ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1649" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1649" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1649" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1649</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1640" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1640" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1640" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1640" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1640</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1644" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[12]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1644" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1644" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1644" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1644</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1645" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1645" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1645" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1645" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1645</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1312" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1312" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1312" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1312" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1312</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~9_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1642_1" instance="clb[22]" mode="default">
		<inputs>
			<port name="I">n1635 top^MULTIPLY~46[8] n1645 open open top^Uinport~11 open top^MULTIPLY~46[10] top^u_var~10_FF_NODE n1636 n1626 n1643_1 top^MULTIPLY~46[11] n1661 top^MULTIPLY~43[11] n1431 top^looping_FF_NODE top^reset n1651 n1653_1 top^MULTIPLY~43[10] open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1650" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[19]-&gt;complete1 clb.I[18]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1650" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1650" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1650" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1650</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1667_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1667_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1667_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1667_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1667_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1655" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[19]-&gt;complete1 clb.I[18]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1655" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1655" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1655" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1655</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1658_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1658_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1658_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1658_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1658_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1654" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[20]-&gt;complete1 clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1654" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1654" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1654" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1654</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1322" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[16]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[17]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1322" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1322" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1322" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1322</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~11_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1659" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1659" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1659" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1659" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1659</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1657_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[16]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1657_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1657_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1657_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1657_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1660" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[14]-&gt;complete1 ble[5].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1660" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1660" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1660" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1660</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1642_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1642_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1642_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1642_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1642_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1651" instance="clb[23]" mode="default">
		<inputs>
			<port name="I">top^MULTIPLY~43[8] open top^MULTIPLY~43[10] top^u_var~11_FF_NODE top^MULTIPLY~43[12] open open top^reset n1637_1 top^u_var~8_FF_NODE top^u_var~9_FF_NODE top^MULTIPLY~43[9] top^u_var~10_FF_NODE top^MULTIPLY~43[11] top^MULTIPLY~46[12] top^looping_FF_NODE top^Uinport~12 n1663_1 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 open open ble[7].out[0]-&gt;direct1 open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1668_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1668_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1668_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1668_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1668_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1653_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 open open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1653_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1653_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1653_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1653_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^u_var~12_FF_NODE" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[17]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[15]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1327" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1327" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1327" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1327</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~12_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1661" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 clb.I[12]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1661" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1661" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1661" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1661</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1665" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1665" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1665" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1665" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1665</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1675" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open clb.I[4]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1675" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1675" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1675" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1675</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1652_1" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 open clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1652_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1652_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1652_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1652_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1674" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1674" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1674" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1674" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1674</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1666" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open ble[3].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1666" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1666" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1666" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1666</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1651" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1651" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1651" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1651" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1651</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1663_1" instance="clb[24]" mode="default">
		<inputs>
			<port name="I">open open n1667_1 top^reset top^MULTIPLY~46[13] top^MULTIPLY~43[12] top^u_var~12_FF_NODE n1431 top^looping_FF_NODE n1665 n1668_1 top^Uinport~13 n1674 top^MULTIPLY~43[13] open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open ble[7].out[0]-&gt;direct1 open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1677_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open open ble[7].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1677_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1677_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1677_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1677_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1672_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 open clb.I[2]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1672_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1672_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1672_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1672_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1676" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 open open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1676" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1676" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1676" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1676</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1671" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1671" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1671" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1671" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1671</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1673_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1673_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1673_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1673_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1673_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1678_1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1678_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1678_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1678_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1678_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1664" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[2]-&gt;complete1 open clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1664" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1664" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1664" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1664</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1332" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1332" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1332" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1332" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1332</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~13_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1670" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1670" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1670" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1670" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1670</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1663_1" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1663_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1663_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1663_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1663_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1337" instance="clb[25]" mode="default">
		<inputs>
			<port name="I">top^Uinport~14 n1431 top^MULTIPLY~46[14] open n1665 open open open top^MULTIPLY~43[15] top^looping_FF_NODE top^reset n1673_1 top^MULTIPLY~43[14] n1667_1 n1668_1 n1678_1 top^MULTIPLY~43[13] top^u_var~13_FF_NODE n1674 n1676 top^u_var~15_FF_NODE open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1684" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[17]-&gt;complete1 clb.I[19]-&gt;complete1 clb.I[18]-&gt;complete1 clb.I[16]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1684" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1684" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1684" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1684</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1681" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1681" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1681" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1681" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1681</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1698_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[20]-&gt;complete1 open clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1698_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1698_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1698_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1698_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1683_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1683_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1683_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1683_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1683_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1697_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1697_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1697_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1697_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1697_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1689" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[9].out[0]-&gt;complete1 open ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1689" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1689" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1689" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1689</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1680" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1680" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1680" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1680" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1680</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1682_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1682_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1682_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1682_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1682_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1690" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1690" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1690" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1690" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1690</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1337" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1337" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1337" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1337" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1337</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~14_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1342" instance="clb[26]" mode="default">
		<inputs>
			<port name="I">top^Uinport~15 open open top^MULTIPLY~43[15] n1701 top^Uinport~16 top^looping_FF_NODE top^reset n1431 n1690 top^MULTIPLY~46[15] n1689 n1696 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1693_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1693_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1693_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1693_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1693_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1687_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1687_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1687_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1687_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1687_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1705" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1705" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1705" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1705" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1705</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1688_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1688_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1688_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1688_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1688_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1347" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1347" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1347" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1347" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1347</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~16_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1694" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1694" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1694" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1694" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1694</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1686" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1686" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1686" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1686" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1686</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1695" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1695" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1695" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1695" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1695</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1691" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1691" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1691" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1691" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1691</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1342" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1342" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1342" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1342" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1342</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~15_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1696" instance="clb[27]" mode="default">
		<inputs>
			<port name="I">top^MULTIPLY~46[16] top^u_var~16_FF_NODE top^u_var~15_FF_NODE top^MULTIPLY~46[17] top^MULTIPLY~43[17] open top^looping_FF_NODE n1697_1 top^MULTIPLY~43[16] top^MULTIPLY~43[15] n1705 n1600 top^reset n1431 top^Uinport~17 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1706" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 open clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1706" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1706" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1706" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1706</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1701" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1701" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1701" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1701" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1701</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1708_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1708_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1708_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1708_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1708_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1699" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open clb.I[2]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1699" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1699" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1699" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1699</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1352" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1352" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1352" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1352" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1352</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~17_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1703_1" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[3]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1703_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1703_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1703_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1703_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1700" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 open open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1700" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1700" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1700" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1700</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1704" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 open ble[9].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1704" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1704" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1704" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1704</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1707_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1707_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1707_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1707_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1707_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1696" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1696" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1696" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1696" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1696</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1357" instance="clb[28]" mode="default">
		<inputs>
			<port name="I">top^Uinport~18 n1431 open n1707_1 top^MULTIPLY~43[17] n1719 top^Uinport~19 top^looping_FF_NODE top^reset n1715 top^MULTIPLY~46[18] top^MULTIPLY~43[18] top^u_var~17_FF_NODE n1727_1 open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1718_1" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1718_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1718_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1718_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1718_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1711" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1711" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1711" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1711" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1711</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1362" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1362" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1362" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1362" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1362</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~19_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1712_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1712_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1712_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1712_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1712_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1717_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1717_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1717_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1717_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1717_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1725" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 open ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1725" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1725" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1725" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1725</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1710" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1710" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1710" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1710" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1710</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1713_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[12]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1713_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1713_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1713_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1713_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1714" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1714" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1714" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1714" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1714</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1357" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1357" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1357" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1357" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1357</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~18_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1715" instance="clb[29]" mode="default">
		<inputs>
			<port name="I">n1705 top^MULTIPLY~46[17] n1712_1 top^MULTIPLY~46[20] top^MULTIPLY~43[20] open top^reset n1721 open top^u_var~19_FF_NODE n1706 n1696 n1714 n1727_1 n1732_1 n1431 top^looping_FF_NODE top^Uinport~20 top^MULTIPLY~46[19] n1723_1 top^MULTIPLY~43[19] open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1719" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[18]-&gt;complete1 ble[4].out[0]-&gt;complete1 open ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1719" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1719" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1719" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1719</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1739" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1739" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1739" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1739" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1739</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1724" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[20]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1724" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1724" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1724" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1724</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1730" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1730" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1730" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1730" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1730</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1720" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open clb.I[7]-&gt;complete1 clb.I[19]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1720" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1720" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1720" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1720</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1367" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[16]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[17]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1367" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1367" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1367" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1367</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~20_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1726" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1726" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1726" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1726" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1726</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1729" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[16]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1729" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1729" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1729" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1729</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1731" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 open ble[5].out[0]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1731" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1731" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1731" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1731</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1715" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1715" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1715" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1715" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1715</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1721" instance="clb[30]" mode="default">
		<inputs>
			<port name="I">top^MULTIPLY~43[17] top^u_var~18_FF_NODE top^MULTIPLY~43[19] n1724 open open top^MULTIPLY~46[21] n1707_1 top^u_var~17_FF_NODE top^MULTIPLY~43[18] top^u_var~19_FF_NODE top^MULTIPLY~46[19] top^u_var~20_FF_NODE top^MULTIPLY~43[20] top^u_var~21_FF_NODE top^MULTIPLY~43[21] open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="n1746" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[14]-&gt;complete1 clb.I[15]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1746" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1746" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1746" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1746</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1732_1" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 clb.I[10]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1732_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1732_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1732_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1732_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1736" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1736" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1736" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1736" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1736</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1723_1" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 open clb.I[9]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1723_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1723_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1723_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1723_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1738_1" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[15]-&gt;complete1 clb.I[14]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1738_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1738_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1738_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1738_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1745" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1745" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1745" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1745" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1745</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1722_1" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1722_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1722_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1722_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1722_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1737_1" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 open clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1737_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1737_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1737_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1737_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1727_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1727_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1727_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1727_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1727_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1721" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1721" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1721" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1721" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1721</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1372" instance="clb[31]" mode="default">
		<inputs>
			<port name="I">top^Uinport~21 open n1738_1 top^Uinport~22 n1747 top^MULTIPLY~43[22] n1744 top^looping_FF_NODE top^reset n1431 n1736 n1739 n1745 top^MULTIPLY~46[22] open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1751" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1751" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1751" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1751" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1751</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1735" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 open clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1735" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1735" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1735" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1735</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1743_1" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[13]-&gt;complete1 open ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1743_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1743_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1743_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1743_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1749" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 open clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1749" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1749" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1749" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1749</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1748" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open clb.I[5]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1748" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1748" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1748" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1748</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1377" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[3]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1377" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1377" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1377" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1377</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~22_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1734" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[9]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1734" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1734" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1734" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1734</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1741" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[7]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1741" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1741" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1741" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1741</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1742_1" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 open ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1742_1" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1742_1" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1742_1" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1742_1</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1372" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1372" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1372" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1372" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1372</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~21_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1750" instance="clb[32]" mode="default">
		<inputs>
			<port name="I">n1739 n1751 top^MULTIPLY~46[23] n1431 open open open open top^MULTIPLY~43[24] n1738_1 n1736 n1743_1 top^MULTIPLY~43[23] top^looping_FF_NODE top^Uinport~23 top^reset top^MULTIPLY~43[22] top^u_var~22_FF_NODE n1745 n1747 top^u_var~24_FF_NODE open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1756" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[17]-&gt;complete1 clb.I[18]-&gt;complete1 clb.I[19]-&gt;complete1 clb.I[16]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1756" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1756" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1756" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1756</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1754" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1754" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1754" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1754" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1754</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1770" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[20]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1770" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1770" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1770" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1770</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1755" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1755" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1755" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1755" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1755</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1769" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1769" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1769" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1769" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1769</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1761" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1761" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1761" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1761" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1761</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1763" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[2]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1763" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1763" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1763" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1763</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1382" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1382" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1382" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1382" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1382</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~23_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1753" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[3]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1753" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1753" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1753" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1753</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1750" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1750" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1750" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1750" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1750</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1387" instance="clb[33]" mode="default">
		<inputs>
			<port name="I">top^Uinport~24 open open top^MULTIPLY~43[24] n1767 top^Uinport~25 top^looping_FF_NODE top^reset n1431 n1763 top^MULTIPLY~46[24] n1761 n1775 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1765" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1765" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1765" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1765" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1765</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1759" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1759" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1759" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1759" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1759</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1774" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1774" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1774" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1774" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1774</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1760" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1760" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1760" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1760" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1760</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1392" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1392" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1392" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1392" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1392</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~25_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1766" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 open ble[7].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1766" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1766" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1766" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1766</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1758" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1758" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1758" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1758" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1758</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1773" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1773" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1773" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1773" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1773</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1762" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1762" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1762" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1762" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1762</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1387" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1387" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1387" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1387" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1387</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~24_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1775" instance="clb[34]" mode="default">
		<inputs>
			<port name="I">open top^u_var~25_FF_NODE top^u_var~24_FF_NODE top^looping_FF_NODE top^reset n1431 n1769 top^MULTIPLY~46[25] top^MULTIPLY~43[25] top^MULTIPLY~43[24] top^MULTIPLY~43[26] top^Uinport~26 n1778 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open ble[7].out[0]-&gt;direct1 open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1779" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 open clb.I[10]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1779" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1779" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1779" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1779</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1767" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[6].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1767" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1767" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1767" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1767</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1777" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1777" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1777" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1777" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1777</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1768" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[8].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1768" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1768" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1768" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1768</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^u_var~26_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1397" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1397" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1397" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1397</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~26_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1785" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 ble[4].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1785" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1785" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1785" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1785</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1772" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[1]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1772" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1772" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1772" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1772</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1780" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1780" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1780" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1780" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1780</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1771" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 clb.I[9]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1771" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1771" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1771" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1771</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1775" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1775" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1775" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1775" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1775</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1778" instance="clb[35]" mode="default">
		<inputs>
			<port name="I">n1774 top^MULTIPLY~46[26] n1784 open open top^Uinport~28 top^Uinport~27 n1767 n1779 n1786 n1791 n1796 n1431 top^reset top^looping_FF_NODE open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open open open ble[6].out[0]-&gt;direct1 open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1783" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1783" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1783" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1783" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1783</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1790" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1790" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1790" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1790" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1790</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1402" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1402" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1402" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1402" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1402</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~27_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1789" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[12]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1789" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1789" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1789" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1789</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1782" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1782" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1782" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1782" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1782</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1798" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 open open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1798" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1798" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1798" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1798</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1787" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1787" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1787" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1787" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1787</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1797" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[12]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1797" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1797" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1797" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1797</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1407" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1407" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1407" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1407" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1407</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~28_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1778" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1778" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1778" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1778" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1778</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1784" instance="clb[36]" mode="default">
		<inputs>
			<port name="I">n1785 top^u_var~27_FF_NODE n1796 top^MULTIPLY~46[29] top^MULTIPLY~43[29] open top^looping_FF_NODE open top^MULTIPLY~46[30] top^MULTIPLY~46[27] top^MULTIPLY~43[27] n1787 n1791 n1804 top^u_var~29_FF_NODE n1431 top^reset top^Uinport~30 n1809 top^MULTIPLY~43[30] open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 open ble[3].out[0]-&gt;direct1 open ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1812" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 ble[5].out[0]-&gt;complete1 open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1812" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1812" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1812" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1812</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1802" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1802" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1802" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1802" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1802</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1808" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[19]-&gt;complete1 clb.I[18]-&gt;complete1 clb.I[8]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1808" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1808" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1808" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1808</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1810" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1810" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1810" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1810" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1810</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1813" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open open clb.I[6]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1813" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1813" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1813" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1813</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1417" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[16]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1417" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1417" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1417" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1417</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~30_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1786" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1786" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1786" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1786" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1786</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1807" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 ble[2].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1807" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1807" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1807" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1807</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1811" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 open clb.I[13]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1811" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1811" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1811" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1811</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1784" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1784" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1784" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1784" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1784</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1791" instance="clb[37]" mode="default">
		<inputs>
			<port name="I">open open n1780 top^u_var~26_FF_NODE top^reset n1801 top^looping_FF_NODE top^MULTIPLY~46[28] top^MULTIPLY~43[28] top^u_var~28_FF_NODE top^MULTIPLY~43[27] top^u_var~27_FF_NODE top^MULTIPLY~43[26] top^MULTIPLY~43[29] n1805 top^Uinport~29 open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1809" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[2].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1809" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1809" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1809" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1809</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1796" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1796" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1796" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1796" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1796</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^u_var~29_FF_NODE" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 open open ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1412" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1412" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1412" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1412</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~29_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1794" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1794" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1794" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1794" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1794</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1800" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1800" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1800" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1800" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1800</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1804" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1804" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1804" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1804" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1804</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1795" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 open clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1795" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1795" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1795" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1795</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1793" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1793" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1793" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1793" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1793</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1792" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[2]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1792" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1792" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1792" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1792</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1791" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1791" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1791" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1791" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1791</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1801" instance="clb[38]" mode="default">
		<inputs>
			<port name="I">n1791 open top^MULTIPLY~46[29] open top^u_var~1_FF_NODE top^u_var~11_FF_NODE top^u_var~13_FF_NODE n1802 n1431 n1804 top^MULTIPLY~43[29] top^u_var~29_FF_NODE n1479 top^u_var~0_FF_NODE top^u_var~10_FF_NODE top^u_var~12_FF_NODE open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n802" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[5]-&gt;complete1 ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n802" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n802" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n802" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n802</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~11</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1805" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 open clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1805" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1805" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1805" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1805</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n807" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 clb.I[12]-&gt;complete1 open ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n807" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n807" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n807" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n807</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~12</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n897" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[12]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n897" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n897" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n897" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n897</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~29</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n812" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n812" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n812" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n812" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n812</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~13</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n797" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 open clb.I[14]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n797" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n797" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n797" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n797</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~10</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1803" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1803" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1803" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1803" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1803</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n792" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 open clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n792" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n792" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n792" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n792</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~1</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n787" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[13]-&gt;complete1 open ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n787" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n787" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n787" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n787</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~0</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1801" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1801" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1801" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1801" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1801</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1422" instance="clb[39]" mode="default">
		<inputs>
			<port name="I">top^reset top^Uinport~31 n1810 open top^u_var~30_FF_NODE top^MULTIPLY~46[31] top^Yinport~31 n1966 top^MULTIPLY~0[31] n1600 n1431 top^looping_FF_NODE top^MULTIPLY~46[30] n1809 top^MULTIPLY~43[30] top^MULTIPLY~43[31] n1479 n1964 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1967" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1 open clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1967" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1967" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1967" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1967</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1815" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1815" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1815" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1815" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1815</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1582" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1582" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1582" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1582" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1582</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~31_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1816" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[13]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1816" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1816" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1816" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1816</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1963" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1963" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1963" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1963" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1963</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n912" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 clb.I[16]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n912" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n912" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n912" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n912</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~31</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1819" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[1]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1819" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1819" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1819" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1819</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1818" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1818" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1818" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1818" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1818</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1817" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1817" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1817" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1817" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1817</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1422" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1422" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1422" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1422" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1422</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^u_var~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^u_var~31_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1437" instance="clb[40]" mode="default">
		<inputs>
			<port name="I">top^Yinport~2 open top^MULTIPLY~0[2] n1600 open top^y_var~4_FF_NODE top^looping_FF_NODE top^reset n1431 n1828 top^MULTIPLY~0[3] top^Yinport~3 top^MULTIPLY~0[4] open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1832" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[11]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1832" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1832" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1832" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1832</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1827" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1827" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1827" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1827" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1827</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1835" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1835" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1835" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1835" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1835</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1831" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[9].out[0]-&gt;complete1 open clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1831" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1831" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1831" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1831</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1834" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1834" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1834" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1834" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1834</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1442" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1442" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1442" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1442" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1442</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~3_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1826" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[8]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1826" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1826" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1826" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1826</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1830" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1830" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1830" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1830" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1830</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1836" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1836" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1836" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1836" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1836</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1437" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1437" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1437" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1437" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1437</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~2_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1447" instance="clb[41]" mode="default">
		<inputs>
			<port name="I">top^Yinport~4 open open open n1431 n1600 top^Yinport~5 top^looping_FF_NODE n1834 top^reset n1479 n1836 top^MULTIPLY~0[4] top^MULTIPLY~0[5] top^MULTIPLY~0[6] top^Yinport~6 open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1838" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1838" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1838" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1838" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1838</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1839" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1839" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1839" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1839" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1839</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^y_var~5_FF_NODE" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1452" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1452" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1452" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1452</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~5_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1844" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1844" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1844" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1844" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1844</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1840" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1840" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1840" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1840" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1840</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1457" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 clb.I[9]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1457" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1457" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1457" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1457</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~6_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1237" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[9].out[0]-&gt;complete1 open ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1237" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1237" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1237" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1237</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~4</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1842" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1842" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1842" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1842" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1842</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1843" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 open ble[3].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1843" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1843" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1843" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1843</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1447" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1447" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1447" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1447" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1447</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~4_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1462" instance="clb[42]" mode="default">
		<inputs>
			<port name="I">open top^Yinport~7 top^MULTIPLY~0[7] top^y_var~6_FF_NODE top^MULTIPLY~0[5] top^MULTIPLY~0[8] top^Yinport~8 n1430 top^reset n1431 top^looping_FF_NODE top^MULTIPLY~0[6] n1839 top^y_var~5_FF_NODE open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]-&gt;direct1 open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1852" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1852" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1852" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1852" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1852</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1847" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1847" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1847" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1847" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1847</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1853" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1853" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1853" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1853" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1853</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1850" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open open clb.I[11]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1850" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1850" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1850" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1850</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1467" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[8]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1467" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1467" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1467" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1467</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~8_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1849" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open open clb.I[11]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1849" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1849" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1849" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1849</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1846" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1846" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1846" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1846" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1846</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1848" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[4]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1848" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1848" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1848" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1848</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1854" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[2]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1854" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1854" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1854" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1854</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1462" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1462" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1462" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1462" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1462</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~7_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1472" instance="clb[43]" mode="default">
		<inputs>
			<port name="I">top^Yinport~9 n1431 open top^y_var~8_FF_NODE top^y_var~10_FF_NODE n1600 top^looping_FF_NODE top^reset top^MULTIPLY~0[9] n1854 top^MULTIPLY~0[8] top^MULTIPLY~0[10] open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open open ble[4].out[0]-&gt;direct1 open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1869" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1869" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1869" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1869" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1869</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1857" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open ble[3].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1857" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1857" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1857" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1857</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1864" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1864" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1864" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1864" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1864</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1858" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[9]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1858" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1858" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1858" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1858</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1860" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1860" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1860" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1860" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1860</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1861" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 open open ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1861" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1861" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1861" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1861</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1856" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1856" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1856" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1856" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1856</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1862" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1862" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1862" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1862" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1862</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1863" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1863" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1863" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1863" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1863</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1472" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1472" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1472" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1472" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1472</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~9_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1865" instance="clb[44]" mode="default">
		<inputs>
			<port name="I">top^Yinport~10 n1860 n1479 top^DXport~12 open open n2026 n1431 top^looping_FF_NODE top^reset top^Xinport~12 n1600 n2015 top^DXport~11 top^x_var~11_FF_NODE open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 open ble[6].out[0]-&gt;direct1 open ble[8].out[0]-&gt;direct1 open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2024" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2024" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2024" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2024" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2024</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1117" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1117" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1117" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1117" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1117</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~10</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2025" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open ble[8].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2025" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2025" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2025" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 open 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2025</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2020" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2020" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2020" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2020" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2020</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2023" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[0].out[0]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2023" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2023" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2023" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2023</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2019" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1 open clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2019" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2019" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2019" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2019</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1477" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1477" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1477" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1477" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1477</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~10_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2018" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2018" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2018" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2018" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2018</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1647" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 open ble[7].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1647" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1647" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1647" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1647</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~12_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1865" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1865" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1865" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1865" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1865</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1482" instance="clb[45]" mode="default">
		<inputs>
			<port name="I">top^Yinport~11 n1431 top^MULTIPLY~0[11] top^Yinport~12 top^looping_FF_NODE top^reset n1869 top^MULTIPLY~0[12] open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1877" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1877" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1877" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1877" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1877</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1868" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open clb.I[6]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1868" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1868" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1868" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1868</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1878" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1878" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1878" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1878" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1878</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1873" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 open ble[9].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1873" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1873" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1873" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1873</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1879" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1879" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1879" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1879" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1879</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1487" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[3]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1487" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1487" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1487" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1487</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~12_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1867" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[1]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1867" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1867" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1867" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1867</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1871" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1871" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1871" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1871" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1871</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1872" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1872" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1872" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1872" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1872</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1482" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1482" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1482" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1482" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1482</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~11_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1492" instance="clb[46]" mode="default">
		<inputs>
			<port name="I">top^Yinport~13 open n1879 top^MULTIPLY~0[14] open n1887 top^looping_FF_NODE top^reset n1431 n1877 top^MULTIPLY~0[13] top^Yinport~14 top^MULTIPLY~0[15] n1600 open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1885" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1885" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1885" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1885" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1885</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1876" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1876" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1876" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1876" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1876</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1886" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[5].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1886" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1886" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1886" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1886</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1883" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1883" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1883" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1883" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1883</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1502" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[5]-&gt;complete1 ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1502" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1502" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1502" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1502</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~15_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1497" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1497" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1497" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1497" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1497</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~14_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1875" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 ble[9].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1875" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1875" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1875" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1875</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1881" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[6]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1881" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1881" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1881" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1881</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1882" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 open ble[3].out[0]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1882" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1882" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1882" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1882</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1492" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1492" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1492" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1492" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1492</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~13_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n1887" instance="clb[47]" mode="default">
		<inputs>
			<port name="I">top^y_var~15_FF_NODE open top^reset open top^DXport~23 top^Xinport~23 n1431 top^Yinport~15 top^looping_FF_NODE top^Xinport~24 top^DXport~24 n1600 n2073 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2083" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 ble[1].out[0]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2083" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2083" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2083" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2083</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1707" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[6].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1707" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1707" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1707" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1707</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~24_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2074" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 clb.I[8]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2074" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2074" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2074" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2074</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2076" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2076" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2076" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2076" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2076</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2082" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2082" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2082" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2082" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2082</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~23_FF_NODE" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1702" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1702" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1702" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1702</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~23_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2078" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2078" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2078" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2078" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2078</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2072" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[5].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2072" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2072" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2072" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2072</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2077" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 open clb.I[4]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2077" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2077" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2077" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2077</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1887" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1887" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1887" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1887" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1887</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1889" instance="clb[48]" mode="default">
		<inputs>
			<port name="I">open n1431 top^looping_FF_NODE top^y_var~15_FF_NODE top^MULTIPLY~0[14] top^MULTIPLY~0[17] n1898 top^MULTIPLY~0[16] n1600 top^reset top^Yinport~16 top^MULTIPLY~0[15] n1883 top^y_var~14_FF_NODE open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1896" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[4].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1896" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1896" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1896" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1896</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1507" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 open ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1507" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1507" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1507" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1507</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~16_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1892" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1892" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1892" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1892" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1892</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1894" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1894" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1894" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1894" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1894</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1512" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 open clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1512" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1512" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1512" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1512</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~17_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1897" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1897" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1897" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1897" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1897</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1890" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open ble[8].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1890" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1890" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1890" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1890</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1891" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[4]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1891" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1891" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1891" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1891</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1893" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1893" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1893" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1893" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1893</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1889" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1889" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1889" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1889" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1889</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1898" instance="clb[49]" mode="default">
		<inputs>
			<port name="I">top^y_var~17_FF_NODE top^looping_FF_NODE n1600 top^DXport~28 open open top^Xinport~27 n1431 top^Yinport~17 top^Xinport~28 top^reset top^DXport~27 n2088 top^DXport~26 top^x_var~26_FF_NODE n2091 open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2093" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2093" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2093" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2093" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2093</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1727" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1727" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1727" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1727" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1727</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~28_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2097" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open open clb.I[11]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2097" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2097" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2097" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2097</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2095" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2095" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2095" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2095" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2095</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="top^x_var~27_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[0].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[15]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1722" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1722" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1722" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1722</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~27_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2102" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2102" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2102" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2102" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2102</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2099" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2099" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2099" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2099" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2099</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2096" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2096" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2096" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2096" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2096</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2098" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 open open ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2098" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2098" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2098" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2098</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1898" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1898" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1898" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1898" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1898</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1900" instance="clb[50]" mode="default">
		<inputs>
			<port name="I">open top^MULTIPLY~0[17] top^reset top^Yinport~18 n1906 top^Yinport~19 top^MULTIPLY~0[18] n1600 n1897 top^y_var~17_FF_NODE n1431 top^looping_FF_NODE top^MULTIPLY~0[19] open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1912" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1912" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1912" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1912" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1912</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1517" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 open ble[3].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1517" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1517" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1517" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1517</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~18_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1522" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 open clb.I[2]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1522" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1522" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1522" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1522</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~19_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1902" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1902" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1902" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1902" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1902</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1909" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[10]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1909" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1909" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1909" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1909</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1905" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 open open clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1905" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1905" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1905" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1905</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1901" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 open clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1901" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1901" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1901" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1901</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1904" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[12]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1904" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1904" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1904" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1904</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1908" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 open clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1908" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1908" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1908" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1908</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1900" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1900" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1900" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1900" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1900</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1906" instance="clb[51]" mode="default">
		<inputs>
			<port name="I">top^MULTIPLY~0[17] top^MULTIPLY~0[18] open open top^DXport~13 n1431 top^looping_FF_NODE n1934 n1897 top^y_var~17_FF_NODE top^y_var~18_FF_NODE n1479 top^x_var~12_FF_NODE top^reset n2023 n1600 top^Xinport~13 n1935 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open ble[5].out[0]-&gt;direct1 open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1552" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[17]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1552" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1552" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1552" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1552</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~25_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1157" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 ble[1].out[0]-&gt;complete1 open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1157" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1157" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1157" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1157</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~18</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^x_var~13_FF_NODE" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open ble[4].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1652" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1652" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1652" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1652</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~13_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1152" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[9]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1152" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1152" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1152" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1152</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~17</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2027" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[16]-&gt;complete1 clb.I[5]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2027" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2027" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2027" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2027</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n972" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n972" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n972" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n972" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n972</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~13</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1907" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[10]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1907" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1907" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1907" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1907</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2022" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2022" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2022" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2022" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2022</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n967" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 open clb.I[11]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n967" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n967" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n967" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n967</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~12</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1906" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1906" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1906" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1906" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1906</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1911" instance="clb[52]" mode="default">
		<inputs>
			<port name="I">top^MULTIPLY~0[20] top^reset top^Yinport~20 top^MULTIPLY~0[21] n1923 n1912 n1600 n1431 top^looping_FF_NODE top^Yinport~21 open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1920" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 open open clb.I[4]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1920" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1920" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1920" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1920</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1913" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1913" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1913" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1913" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1913</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1917" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1917" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1917" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1917" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1917</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1916" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1916" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1916" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1916" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1916</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1921" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1921" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1921" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1921" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1921</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1532" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 open ble[2].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1532" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1532" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1532" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1532</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~21_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1527" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1527" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1527" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1527" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1527</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~20_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1922" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 ble[5].out[0]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1922" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1922" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1922" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1922</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1915" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[6]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1915" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1915" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1915" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1915</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1911" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1911" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1911" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1911" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1911</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1919" instance="clb[53]" mode="default">
		<inputs>
			<port name="I">open open top^Yinport~22 n1921 top^y_var~21_FF_NODE top^Yinport~23 top^y_var~24_FF_NODE n1920 top^MULTIPLY~0[22] n1600 top^reset n1431 top^looping_FF_NODE top^MULTIPLY~0[21] top^MULTIPLY~0[23] top^MULTIPLY~0[24] open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 open open ble[6].out[0]-&gt;direct1 open ble[8].out[0]-&gt;direct1 open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1930" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1930" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1930" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1930" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1930</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1924" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1924" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1924" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1924" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1924</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1542" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1542" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1542" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1542" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1542</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~23_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1927" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1927" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1927" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1927" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1927</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1931" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open ble[2].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1931" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1931" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1931" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1931</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1926" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1926" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1926" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1926" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1926</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1537" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 open ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1537" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1537" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1537" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1537</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~22_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1928" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1928" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1928" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1928" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1928</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1923" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 open clb.I[13]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1923" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1923" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1923" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 open 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1923</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1919" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1919" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1919" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1919" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1919</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1932" instance="clb[54]" mode="default">
		<inputs>
			<port name="I">top^Yinport~24 n1930 top^MULTIPLY~0[24] top^MULTIPLY~0[23] open top^MULTIPLY~0[26] open n1946 n1431 top^looping_FF_NODE top^reset n1927 top^y_var~23_FF_NODE top^MULTIPLY~0[25] top^y_var~25_FF_NODE top^y_var~26_FF_NODE top^MULTIPLY~0[27] n1600 open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 open open ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1562" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1562" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1562" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1562" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1562</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~27_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1938" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[6].out[0]-&gt;complete1 open clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1938" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1938" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1938" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1938</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1942" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[13]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1942" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1942" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1942" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1942</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1937" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open ble[6].out[0]-&gt;complete1 open clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1937" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1937" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1937" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1937</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1944" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[16]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[17]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1944" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1944" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1944" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1944</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1935" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[14]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1935" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1935" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1935" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1935</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1547" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1547" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1547" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1547" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1547</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~24_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1945" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[15]-&gt;complete1 open clb.I[5]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1945" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1945" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1945" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1945</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1936" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[12]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1936" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1936" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1936" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1936</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1932" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1932" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1932" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1932" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1932</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1934" instance="clb[55]" mode="default">
		<inputs>
			<port name="I">top^y_var~25_FF_NODE top^looping_FF_NODE top^reset open open n2110 top^DXport~31 n1431 top^Yinport~25 top^Xinport~30 top^DXport~30 n1600 n2102 top^DXport~29 top^Xinport~29 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="top^x_var~29_FF_NODE" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1732" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1732" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1732" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1732</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~29_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1737" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[6].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1737" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1737" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1737" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1737</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~30_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2103" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[1]-&gt;complete1 ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2103" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2103" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2103" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2103</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2105" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2105" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2105" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2105" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2105</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2109" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[5]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2109" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2109" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2109" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2109</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2101" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2101" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2101" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2101" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2101</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2107" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1 ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2107" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2107" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2107" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2107</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2112" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 open ble[1].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2112" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2112" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2112" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2112</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2106" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2106" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2106" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2106" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2106</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1934" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1934" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1934" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1934" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1934</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1940" instance="clb[56]" mode="default">
		<inputs>
			<port name="I">top^Yinport~26 n1479 top^MULTIPLY~0[26] open open top^Yinport~28 top^looping_FF_NODE top^reset n1942 n1600 top^MULTIPLY~0[27] top^y_var~27_FF_NODE top^MULTIPLY~0[28] n1431 open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 open ble[6].out[0]-&gt;direct1 open open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1948" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1948" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1948" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1948" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1948</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1941" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1941" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1941" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1941" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1941</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1567" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1567" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1567" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1567" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1567</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~28_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1949" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[8].out[0]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1949" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1949" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1949" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1949</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1951" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[11]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1951" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1951" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1951" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">0 1 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1951</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1952" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 open open ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1952" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1952" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1952" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1952</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1557" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[9].out[0]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1557" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1557" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1557" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1557</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~26_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1953" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1953" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1953" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1953" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1953</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1950" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1950" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1950" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1950" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1950</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1940" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1940" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1940" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1940" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1940</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1946" instance="clb[57]" mode="default">
		<inputs>
			<port name="I">top^y_var~27_FF_NODE top^looping_FF_NODE top^reset open top^x_var~27_FF_NODE n2082 open top^x_var~24_FF_NODE n1431 top^Yinport~27 top^Xinport~26 top^DXport~26 n1600 top^DXport~27 top^DXport~25 top^x_var~25_FF_NODE top^DXport~24 open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 open open ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n2091" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[8].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2091" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2091" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2091" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2091</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1717" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 open ble[3].out[0]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1717" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1717" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1717" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1717</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~26_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2084" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open open clb.I[16]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2084" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2084" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2084" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2084</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2087" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2087" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2087" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2087" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2087</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2080" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[15]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2080" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2080" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2080" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2080</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2088" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">ble[2].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2088" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2088" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2088" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2088</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2089" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2089" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2089" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2089" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2089</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2081" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open ble[2].out[0]-&gt;complete1 open clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2081" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2081" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2081" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2081</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2092" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 open clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2092" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2092" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2092" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2092</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1946" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1946" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1946" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1946" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1946</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1955" instance="clb[58]" mode="default">
		<inputs>
			<port name="I">n1600 open top^looping_FF_NODE top^Yinport~30 n1951 top^y_var~28_FF_NODE top^MULTIPLY~0[29] top^reset n1431 top^Yinport~29 top^MULTIPLY~0[30] top^MULTIPLY~0[28] n1949 open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open open open open open ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1577" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[5].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1577" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1577" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1577" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1577</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~30_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1957" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1957" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1957" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1957" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1957</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1956" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1956" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1956" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1956" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1956</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1960" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[6]-&gt;complete1 ble[6].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1960" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1960" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1960" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1960</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1965" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[10]-&gt;complete1 ble[0].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1965" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1965" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1965" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1965</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1961" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 clb.I[8]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1961" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1961" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1961" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1961</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1572" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1572" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1572" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1572" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1572</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^y_var~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^y_var~29_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1964" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1964" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1964" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1964" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1964</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1959" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1959" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1959" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1959" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1959</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1955" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1955" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1955" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1955" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1955</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1974" instance="clb[59]" mode="default">
		<inputs>
			<port name="I">top^x_var~2_FF_NODE open top^x_var~0_FF_NODE open open top^looping_FF_NODE n1984 top^DXport~2 n1600 top^DXport~1 top^x_var~1_FF_NODE top^DXport~0 top^DXport~3 top^reset n1431 top^Xinport~3 top^DXport~4 open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 open open open open ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1602" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 open clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1602" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1602" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1602" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1602</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~3_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1979" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1979" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1979" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1979" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1979</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1987" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[16]-&gt;complete1 ble[3].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1987" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1987" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1987" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1987</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1983" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1983" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1983" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1983" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1983</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1607" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[13]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1607" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1607" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1607" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1607</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~4_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1980" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[5]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1980" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1980" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1980" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1980</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1975" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1975" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1975" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1975" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1975</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1982" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[16]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1982" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1982" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1982" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1982</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1978" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[1].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1978" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1978" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1978" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1978</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1974" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1974" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1974" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1974" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1974</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1984" instance="clb[60]" mode="default">
		<inputs>
			<port name="I">top^x_var~4_FF_NODE top^looping_FF_NODE n2080 n1479 n2052 n2054 open n2048 n1431 top^Xinport~4 top^Xinport~25 top^reset top^Xinport~19 top^DXport~19 top^DXport~18 n2050 open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1682" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[1]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1682" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1682" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1682" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1682</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~19_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1712" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 clb.I[2]-&gt;complete1 ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1712" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1712" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1712" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1712</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~25_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2060" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2060" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2060" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2060" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 3 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2060</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1037" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1037" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1037" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1037" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1037</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~25</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="top^x_var~18_FF_NODE" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[11]-&gt;complete1 clb.I[15]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1677" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1677" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1677" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1677</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~18_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1002" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1002" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1002" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1002" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1002</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~19</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2085" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2085" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2085" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2085" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2085</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2056" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[14]-&gt;complete1 open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2056" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2056" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2056" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open open</port>
							<port_rotation_map name="in">1 0 open open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2056</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1077" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;complete1 clb.I[0]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1077" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1077" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1077" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1077</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~4</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1984" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1984" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1984" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1984" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1984</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1986" instance="clb[61]" mode="default">
		<inputs>
			<port name="I">top^DXport~5 top^reset top^Xinport~5 top^DXport~6 open n1997 n1987 n1600 n1431 top^looping_FF_NODE top^Xinport~6 top^DXport~7 top^x_var~7_FF_NODE open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 open ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1617" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1617" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1617" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1617" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1617</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~6_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1988" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1988" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1988" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1988" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1988</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1998" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open open ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1998" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1998" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1998" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1998</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1991" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[6].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1991" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1991" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1991" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1991</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1996" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1996" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1996" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1996" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1996</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1992" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[8]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1992" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1992" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1992" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1992</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1612" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1612" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1612" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1612" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1612</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~5_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2001" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2001" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2001" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2001" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2001</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1990" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1990" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1990" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1990" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1990</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1986" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1986" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1986" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1986" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1986</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1622" instance="clb[62]" mode="default">
		<inputs>
			<port name="I">top^reset top^Xinport~7 open top^DXport~7 top^x_var~21_FF_NODE top^Xinport~20 top^DXport~20 n1600 n1431 top^looping_FF_NODE n1996 n1998 n1479 top^Xinport~21 n2060 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1017" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1017" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1017" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1017" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1017</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~21</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1995" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1995" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1995" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1995" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1995</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1687" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 clb.I[7]-&gt;complete1 ble[7].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1687" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1687" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1687" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1687</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~20_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1092" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 open ble[9].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1092" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1092" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1092" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1092</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~7</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2063" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 open ble[2].out[0]-&gt;complete1 clb.I[14]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2063" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2063" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2063" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2063</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2058" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2058" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2058" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2058" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2058</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1994" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1994" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1994" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1994" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1994</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2059" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[2].out[0]-&gt;complete1 open clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2059" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2059" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2059" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2059</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2064" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2064" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2064" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2064" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2064</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1622" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1622" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1622" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1622" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1622</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~7_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n2000" instance="clb[63]" mode="default">
		<inputs>
			<port name="I">top^DXport~8 top^reset top^Xinport~8 top^DXport~9 open n2011 n2001 n1600 n1431 top^looping_FF_NODE top^Xinport~9 top^DXport~10 top^x_var~10_FF_NODE open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 open ble[4].out[0]-&gt;direct1 open ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 open open</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1632" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[1]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1632" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1632" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1632" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1632</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~9_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2002" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[2]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2002" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2002" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2002" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 0 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2002</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2012" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open open ble[0].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2012" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2012" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2012" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2012</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2005" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 clb.I[6]-&gt;complete1 ble[6].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2005" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2005" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2005" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2005</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2010" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2010" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2010" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2010" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2010</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2006" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[8]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2006" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2006" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2006" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2006</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1627" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open ble[9].out[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1627" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1627" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1627" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1627</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~8_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2015" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1 ble[4].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2015" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2015" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2015" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2015</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2004" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 ble[0].out[0]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2004" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2004" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2004" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 3 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2004</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2000" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2000" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2000" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2000" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2000</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n1637" instance="clb[64]" mode="default">
		<inputs>
			<port name="I">top^reset top^Xinport~10 open top^DXport~10 top^x_var~18_FF_NODE top^Xinport~11 top^DXport~11 n1600 n1431 top^looping_FF_NODE n2010 n2012 n1479 top^Xinport~18 n2015 open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 open ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 open open open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n997" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[12]-&gt;complete1 ble[0].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n997" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n997" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n997" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n997</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~18</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2009" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[11]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2009" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2009" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2009" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2009</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1642" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[0]-&gt;complete1 ble[5].out[0]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1642" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1642" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1642" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1642</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~11_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n957" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 open ble[9].out[0]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n957" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n957" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n957" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n957</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~10</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n962" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 clb.I[12]-&gt;complete1 ble[2].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n962" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n962" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n962" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n962</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~11</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2016" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[8]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2016" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2016" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2016" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2016</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2008" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[1]-&gt;complete1 ble[9].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2008" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2008" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2008" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2008</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2014" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[14]-&gt;complete1 ble[2].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2014" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2014" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2014" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2014</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n2050" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2050" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2050" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2050" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2050</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1637" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[0]-&gt;complete1 ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1637" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1637" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1637" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1637</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^x_var~10_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^x_var~10_FF_NODE</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n2048" instance="clb[65]" mode="default">
		<inputs>
			<port name="I">top^DXport~18 open top^DXport~21 top^x_var~22_FF_NODE top^x_var~16_FF_NODE top^x_var~2_FF_NODE top^x_var~23_FF_NODE top^x_var~26_FF_NODE n2049 top^x_var~18_FF_NODE n1600 n2063 top^x_var~21_FF_NODE n1479 top^x_var~17_FF_NODE top^x_var~20_FF_NODE top^x_var~24_FF_NODE open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1007" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[13]-&gt;complete1 clb.I[5]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1007" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1007" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1007" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1007</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~2</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1022" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;complete1 clb.I[3]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1022" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1022" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1022" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1022</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~22</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1027" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 clb.I[13]-&gt;complete1 ble[2].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1027" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1027" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1027" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1027</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~23</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n987" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[4]-&gt;complete1 clb.I[13]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n987" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n987" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n987" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n987</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~16</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1042" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 open clb.I[7]-&gt;complete1 clb.I[13]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1042" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1042" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1042" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1042</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~26</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1012" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[13]-&gt;complete1 clb.I[15]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1012" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1012" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1012" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1012</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~20</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2062" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[11]-&gt;complete1 clb.I[12]-&gt;complete1 clb.I[2]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2062" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2062" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2062" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2062</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1032" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[16]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1032" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1032" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1032" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1032</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~24</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n992" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[13]-&gt;complete1 clb.I[14]-&gt;complete1 open ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n992" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n992" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n992" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n992</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~17</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2048" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2048" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2048" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2048" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 3 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2048</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n2110" instance="clb[66]" mode="default">
		<inputs>
			<port name="I">top^DXport~29 top^DXport~30 open top^x_var~28_FF_NODE top^x_var~31_FF_NODE top^x_var~6_FF_NODE n2102 top^x_var~29_FF_NODE top^x_var~30_FF_NODE n1479 top^x_var~27_FF_NODE top^x_var~3_FF_NODE top^x_var~5_FF_NODE open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 open ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1052" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1052" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1052" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1052" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1052</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~28</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1067" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;complete1 clb.I[8]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1067" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1067" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1067" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1067</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~30</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1072" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">clb.I[4]-&gt;complete1 clb.I[9]-&gt;complete1 ble[2].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1072" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1072" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1072" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1072</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~31</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1057" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">ble[3].out[0]-&gt;complete1 clb.I[9]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1057" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1057" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1057" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1057</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~29</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1087" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">ble[4].out[0]-&gt;complete1 open clb.I[5]-&gt;complete1 clb.I[9]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1087" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1087" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1087" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1087</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~6</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1062" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[9]-&gt;complete1 open clb.I[11]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1062" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1062" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1062" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1062</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~3</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2111" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open open clb.I[8]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2111" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2111" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2111" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2111</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1082" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 open clb.I[9]-&gt;complete1 clb.I[12]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1082" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1082" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1082" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1082</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~5</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1047" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[10]-&gt;complete1 clb.I[9]-&gt;complete1 open ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1047" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1047" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1047" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1047</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~27</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2110" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2110" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2110" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2110" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2110</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="n817" instance="clb[67]" mode="default">
		<inputs>
			<port name="I">open top^DXport~9 top^y_var~1_FF_NODE top^y_var~12_FF_NODE top^y_var~14_FF_NODE top^y_var~15_FF_NODE top^u_var~14_FF_NODE n1479 top^x_var~9_FF_NODE top^y_var~0_FF_NODE top^y_var~11_FF_NODE top^y_var~13_FF_NODE open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1122" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[10]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1122" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1122" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1122" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1122</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~11_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~11</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n2011" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open open clb.I[8]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n2011" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n2011" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n2011" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n2011</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1132" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 clb.I[11]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1132" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1132" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1132" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1132</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~13_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~13</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1107" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1107" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1107" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1107" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 1 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1107</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~0</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1142" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1142" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1142" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1142" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1142</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~15</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1127" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1 clb.I[3]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1127" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1127" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1127" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1127</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~12_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~12</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1102" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1102" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1102" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1102" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1102</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~9</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1137" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1137" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1137" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1137" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1137</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~14</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1112" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open clb.I[7]-&gt;complete1 clb.I[2]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1112" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1112" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1112" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1112</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~1</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n817" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n817" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n817" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n817" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n817</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~14</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n822" instance="clb[68]" mode="default">
		<inputs>
			<port name="I">open top^y_var~2_FF_NODE top^y_var~21_FF_NODE top^y_var~23_FF_NODE top^y_var~25_FF_NODE top^y_var~26_FF_NODE top^u_var~15_FF_NODE n1479 top^y_var~19_FF_NODE top^y_var~20_FF_NODE top^y_var~22_FF_NODE top^y_var~24_FF_NODE open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1182" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1182" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1182" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1182" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1182</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~22</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1167" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[1].out[0]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1167" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1167" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1167" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1167</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~2</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1192" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1192" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1192" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1192" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1192</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~24</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1172" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1172" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1172" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1172" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1172</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~20</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1202" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1202" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1202" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1202" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1202</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~26</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1187" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1187" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1187" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1187" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1187</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~23</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1162" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1162" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1162" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1162" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1162</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~19</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1197" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1197" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1197" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1197" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1197</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~25</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1177" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[2]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1177" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1177" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1177" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1177</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~21</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n822" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n822" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n822" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n822" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n822</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~15</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n827" instance="clb[69]" mode="default">
		<inputs>
			<port name="I">open top^y_var~29_FF_NODE top^y_var~30_FF_NODE top^y_var~31_FF_NODE top^y_var~6_FF_NODE top^y_var~7_FF_NODE top^u_var~16_FF_NODE n1479 top^y_var~28_FF_NODE top^y_var~3_FF_NODE top^MULTIPLY~0[30] top^y_var~5_FF_NODE open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1966" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open clb.I[2]-&gt;complete1 open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1966" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1966" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1966" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1966</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n1217" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">open ble[1].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1217" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1217" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1217" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1217</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~29_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~29</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1242" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1242" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1242" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1242" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1242</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~5</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1222" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1222" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1222" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1222" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1222</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~3</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1252" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1252" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1252" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1252" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1252</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~7</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1232" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 open clb.I[7]-&gt;complete1 ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1232" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1232" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1232" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1232</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~31_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~31</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1212" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 clb.I[7]-&gt;complete1 ble[6].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1212" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1212" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1212" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 2 0 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1212</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~28</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1247" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1247" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1247" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1247" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1247</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~6</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1227" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 open clb.I[2]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1227" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1227" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1227" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1227</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~30</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n827" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n827" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n827" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n827" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n827</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~16</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n832" instance="clb[70]" mode="default">
		<inputs>
			<port name="I">open top^y_var~8_FF_NODE top^y_var~16_FF_NODE top^x_var~15_FF_NODE top^x_var~1_FF_NODE top^x_var~0_FF_NODE top^u_var~17_FF_NODE n1479 top^y_var~9_FF_NODE top^y_var~27_FF_NODE top^x_var~8_FF_NODE top^x_var~14_FF_NODE open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n1097" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1097" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1097" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1097" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1097</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~8</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1257" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[1].out[0]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1257" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1257" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1257" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1257</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~8</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n977" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n977" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n977" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n977" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n977</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~14_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~14</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1207" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1207" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1207" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1207" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1207</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~27</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n947" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n947" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n947" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n947" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n947</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~0_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~0</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n982" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n982" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n982" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n982" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n982</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~15_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~15</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1262" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1262" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1262" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1262" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1262</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~9</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n952" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n952" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n952" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n952" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n952</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Xoutport~1_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Xoutport~1</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1147" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[2]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n1147" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1147" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1147" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1147</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Youtport~16_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Youtport~16</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n832" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n832" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n832" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n832" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n832</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~17_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~17</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n837" instance="clb[71]" mode="default">
		<inputs>
			<port name="I">open top^u_var~8_FF_NODE top^u_var~6_FF_NODE top^u_var~4_FF_NODE top^u_var~3_FF_NODE top^u_var~28_FF_NODE top^u_var~18_FF_NODE n1479 top^u_var~9_FF_NODE top^u_var~7_FF_NODE top^u_var~5_FF_NODE top^u_var~30_FF_NODE open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n922" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">open ble[0].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n922" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n922" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n922" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 0 2 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n922</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~5_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~5</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n937" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[1].out[0]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n937" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n937" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n937" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n937</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~8_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~8</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n907" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n907" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n907" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n907" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n907</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~30_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~30</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n932" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n932" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n932" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n932" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n932</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~7_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~7</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n892" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">clb.I[5]-&gt;complete1 open ble[4].out[0]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n892" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n892" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n892" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 open 0 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n892</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~28_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~28</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n917" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n917" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n917" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n917" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n917</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~4_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~4</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n942" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n942" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n942" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n942" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n942</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~9_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~9</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n902" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[7].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n902" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n902" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n902" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">2 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n902</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~3_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~3</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n927" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[2]-&gt;complete1 ble[8].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n927" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n927" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n927" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n927</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~6_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~6</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n837" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 clb.I[6]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n837" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n837" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n837" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 2 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n837</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~18_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~18</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n842" instance="clb[72]" mode="default">
		<inputs>
			<port name="I">open top^u_var~26_FF_NODE top^u_var~24_FF_NODE top^u_var~22_FF_NODE top^MULTIPLY~43[21] n1745 top^u_var~19_FF_NODE n1479 top^u_var~27_FF_NODE top^u_var~25_FF_NODE top^u_var~23_FF_NODE top^u_var~21_FF_NODE open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]-&gt;direct1 ble[1].out[0]-&gt;direct1 ble[2].out[0]-&gt;direct1 ble[3].out[0]-&gt;direct1 ble[4].out[0]-&gt;direct1 ble[5].out[0]-&gt;direct1 ble[6].out[0]-&gt;direct1 ble[7].out[0]-&gt;direct1 ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="n867" instance="ble[0]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[0].out[0]-&gt;complete1 open clb.I[10]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n867" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n867" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n867" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n867</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~23_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~23</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n882" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 ble[1].out[0]-&gt;complete1 open clb.I[1]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n882" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n882" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n882" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 open 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n882</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~26_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~26</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n857" instance="ble[2]" mode="default">
			<inputs>
				<port name="in">open clb.I[11]-&gt;complete1 clb.I[7]-&gt;complete1 ble[2].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n857" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n857" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n857" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 2 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n857</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~21_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~21</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n877" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">clb.I[7]-&gt;complete1 open clb.I[9]-&gt;complete1 ble[3].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n877" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n877" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n877" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 open 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n877</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~25_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~25</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1744" instance="ble[4]" mode="default">
			<inputs>
				<port name="in">open clb.I[5]-&gt;complete1 ble[7].out[0]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1744" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1744" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1744" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">open 0 1 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1744</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n862" instance="ble[5]" mode="default">
			<inputs>
				<port name="in">clb.I[3]-&gt;complete1 clb.I[7]-&gt;complete1 open ble[5].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n862" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n862" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n862" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 2 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n862</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~22_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~22</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n887" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">clb.I[8]-&gt;complete1 ble[6].out[0]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n887" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n887" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n887" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">1 0 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n887</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~27_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~27</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n1747" instance="ble[7]" mode="default">
			<inputs>
				<port name="in">open open clb.I[4]-&gt;complete1 clb.I[11]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1747" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1747" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1747" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open open 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1747</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n872" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">ble[8].out[0]-&gt;complete1 open clb.I[2]-&gt;complete1 clb.I[7]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n872" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n872" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n872" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n872</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~24_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~24</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="n842" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[6]-&gt;complete1 clb.I[7]-&gt;complete1 open</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n842" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n842" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n842" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 open</port>
							<port_rotation_map name="in">0 1 2 open</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n842</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~19_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~19</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n847" instance="clb[73]" mode="default">
		<inputs>
			<port name="I">n1479 open n1593_1 top^x_var~6_FF_NODE top^u_var~2_FF_NODE top^u_var~20_FF_NODE n1597_1 n1596 top^DXport~6 open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]-&gt;direct1 open ble[3].out[0]-&gt;direct1 open open ble[6].out[0]-&gt;direct1 open ble[8].out[0]-&gt;direct1 ble[9].out[0]-&gt;direct1</port>
		</outputs>
		<clocks>
			<port name="clk">top^clk</port>
		</clocks>
		<block name="open" instance="ble[0]" />
		<block name="n1601" instance="ble[1]" mode="default">
			<inputs>
				<port name="in">clb.I[6]-&gt;complete1 open clb.I[7]-&gt;complete1 clb.I[2]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1601" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 open ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1601" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 open soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1601" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 open lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 open 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1601</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="open" instance="ble[2]" />
		<block name="n1997" instance="ble[3]" mode="default">
			<inputs>
				<port name="in">open clb.I[3]-&gt;complete1 open clb.I[8]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="n1997" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n1997" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n1997" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 1 open 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n1997</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="open" instance="ble[4]" />
		<block name="open" instance="ble[5]" />
		<block name="n852" instance="ble[6]" mode="default">
			<inputs>
				<port name="in">open clb.I[0]-&gt;complete1 clb.I[5]-&gt;complete1 ble[6].out[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n852" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open ble.in[1]-&gt;direct2 ble.in[2]-&gt;direct2 ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n852" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open soft_logic.in[1]-&gt;direct1 soft_logic.in[2]-&gt;direct1 soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n852" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">open 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n852</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~20_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~20</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="ble[7]" />
		<block name="vcc" instance="ble[8]" mode="default">
			<inputs>
				<port name="in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="vcc" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">open open open open</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="vcc" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">open open open open</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="vcc" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">open open open open</port>
						</inputs>
						<outputs>
							<port name="out">vcc</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]" />
		</block>
		<block name="n847" instance="ble[9]" mode="default">
			<inputs>
				<port name="in">ble[9].out[0]-&gt;complete1 clb.I[4]-&gt;complete1 open clb.I[0]-&gt;complete1</port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]-&gt;mux1</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]-&gt;complete2</port>
			</clocks>
			<block name="n847" instance="soft_logic[0]" mode="n1_lut4">
				<inputs>
					<port name="in">ble.in[0]-&gt;direct2 ble.in[1]-&gt;direct2 open ble.in[3]-&gt;direct2</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;direct2</port>
				</outputs>
				<clocks />
				<block name="n847" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">soft_logic.in[0]-&gt;direct1 soft_logic.in[1]-&gt;direct1 open soft_logic.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="n847" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 open lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 1 open 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">n847</port>
						</outputs>
						<clocks />
					</block>
				</block>
			</block>
			<block name="top^Uoutport~2_FF_NODE" instance="ff[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="D">soft_logic[0].out[0]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="Q">top^Uoutport~2</port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]-&gt;direct3</port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="out:top^Xoutport~0" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~1" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~2" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~3" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~4" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~5" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~6" instance="io[80]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~7" instance="io[81]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~8" instance="io[82]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~9" instance="io[83]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~10" instance="io[84]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~11" instance="io[85]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~12" instance="io[86]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~13" instance="io[87]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~14" instance="io[88]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~15" instance="io[89]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~16" instance="io[90]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~17" instance="io[91]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~18" instance="io[92]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~19" instance="io[93]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~20" instance="io[94]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~21" instance="io[95]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~22" instance="io[96]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~23" instance="io[97]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~24" instance="io[98]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~25" instance="io[99]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~26" instance="io[100]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~27" instance="io[101]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~28" instance="io[102]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~29" instance="io[103]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~30" instance="io[104]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Xoutport~31" instance="io[105]" mode="outpad">
		<inputs>
			<port name="outpad">top^Xoutport~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Xoutport~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~0" instance="io[106]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~1" instance="io[107]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~2" instance="io[108]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~3" instance="io[109]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~4" instance="io[110]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~5" instance="io[111]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~6" instance="io[112]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~7" instance="io[113]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~8" instance="io[114]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~9" instance="io[115]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~10" instance="io[116]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~11" instance="io[117]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~12" instance="io[118]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~13" instance="io[119]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~14" instance="io[120]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~15" instance="io[121]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~16" instance="io[122]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~17" instance="io[123]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~18" instance="io[124]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~19" instance="io[125]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~20" instance="io[126]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~21" instance="io[127]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~22" instance="io[128]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~23" instance="io[129]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~24" instance="io[130]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~25" instance="io[131]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~26" instance="io[132]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~27" instance="io[133]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~28" instance="io[134]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~29" instance="io[135]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~30" instance="io[136]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Youtport~31" instance="io[137]" mode="outpad">
		<inputs>
			<port name="outpad">top^Youtport~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Youtport~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~0" instance="io[138]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~0</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~0" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~1" instance="io[139]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~1</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~1" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~2" instance="io[140]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~2</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~2" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~3" instance="io[141]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~3</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~3" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~4" instance="io[142]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~4</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~4" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~5" instance="io[143]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~5</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~5" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~6" instance="io[144]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~6</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~6" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~7" instance="io[145]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~7</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~7" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~8" instance="io[146]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~8</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~8" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~9" instance="io[147]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~9</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~9" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~10" instance="io[148]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~10</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~10" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~11" instance="io[149]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~11</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~11" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~12" instance="io[150]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~12</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~12" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~13" instance="io[151]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~13</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~13" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~14" instance="io[152]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~14</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~14" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~15" instance="io[153]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~15</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~15" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~16" instance="io[154]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~16</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~16" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~17" instance="io[155]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~17</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~17" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~18" instance="io[156]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~18</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~18" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~19" instance="io[157]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~19</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~19" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~20" instance="io[158]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~20</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~20" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~21" instance="io[159]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~21</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~21" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~22" instance="io[160]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~22</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~22" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~23" instance="io[161]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~23</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~23" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~24" instance="io[162]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~24</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~24" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~25" instance="io[163]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~25</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~25" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~26" instance="io[164]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~26</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~26" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~27" instance="io[165]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~27</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~27" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~28" instance="io[166]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~28</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~28" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~29" instance="io[167]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~29</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~29" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~30" instance="io[168]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~30</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~30" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:top^Uoutport~31" instance="io[169]" mode="outpad">
		<inputs>
			<port name="outpad">top^Uoutport~31</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="out:top^Uoutport~31" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~0" instance="io[170]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~1" instance="io[171]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~2" instance="io[172]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~3" instance="io[173]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~4" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~5" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~6" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~7" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~8" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~9" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~10" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~11" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~12" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~13" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~14" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~15" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~16" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~17" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~18" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~19" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~20" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~21" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~22" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~23" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~24" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~25" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~26" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~27" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~28" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~29" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~30" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Xinport~31" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Xinport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Xinport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~0" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~1" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~2" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~3" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~4" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~5" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~6" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~7" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~8" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~9" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~10" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~11" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~12" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~13" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~14" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~15" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~16" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~17" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~18" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~19" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~20" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~21" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~22" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~23" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~24" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~25" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~26" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~27" instance="io[229]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~28" instance="io[230]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~29" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~30" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Yinport~31" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Yinport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Yinport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~0" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~1" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~2" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~3" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~4" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~5" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~6" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~7" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~8" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~9" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~10" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~11" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~12" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~13" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~14" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~15" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~16" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~17" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~18" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~19" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~20" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~21" instance="io[255]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~22" instance="io[256]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~23" instance="io[257]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~24" instance="io[258]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~25" instance="io[259]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~26" instance="io[260]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~27" instance="io[261]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~28" instance="io[262]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~29" instance="io[263]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~30" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Uinport~31" instance="io[265]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Uinport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Uinport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~0" instance="io[266]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~1" instance="io[267]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~2" instance="io[268]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~3" instance="io[269]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~4" instance="io[270]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~5" instance="io[271]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~6" instance="io[272]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~7" instance="io[273]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~8" instance="io[274]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~9" instance="io[275]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~10" instance="io[276]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~11" instance="io[277]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~12" instance="io[278]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~13" instance="io[279]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~14" instance="io[280]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~15" instance="io[281]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~16" instance="io[282]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~17" instance="io[283]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~18" instance="io[284]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~19" instance="io[285]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~20" instance="io[286]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~21" instance="io[287]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~22" instance="io[288]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~23" instance="io[289]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~24" instance="io[290]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~25" instance="io[291]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~26" instance="io[292]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~27" instance="io[293]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~28" instance="io[294]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~29" instance="io[295]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~30" instance="io[296]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^Aport~31" instance="io[297]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^Aport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^Aport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~0" instance="io[298]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~0" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~0</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~1" instance="io[299]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~1" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~1</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~2" instance="io[300]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~2" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~2</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~3" instance="io[301]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~3" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~3</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~4" instance="io[302]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~4" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~4</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~5" instance="io[303]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~5" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~5</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~6" instance="io[304]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~6" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~6</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~7" instance="io[305]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~7" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~7</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~8" instance="io[306]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~8" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~8</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~9" instance="io[307]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~9" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~9</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~10" instance="io[308]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~10" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~10</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~11" instance="io[309]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~11" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~11</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~12" instance="io[310]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~12" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~12</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~13" instance="io[311]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~13" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~13</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~14" instance="io[312]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~14" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~14</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~15" instance="io[313]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~15" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~15</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~16" instance="io[314]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~16" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~16</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~17" instance="io[315]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~17" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~17</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~18" instance="io[316]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~18" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~18</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~19" instance="io[317]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~19" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~19</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~20" instance="io[318]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~20" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~20</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~21" instance="io[319]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~21" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~21</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~22" instance="io[320]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~22" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~22</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~23" instance="io[321]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~23" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~23</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~24" instance="io[322]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~24" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~24</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~25" instance="io[323]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~25" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~25</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~26" instance="io[324]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~26" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~26</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~27" instance="io[325]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~27" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~27</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~28" instance="io[326]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~28" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~28</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~29" instance="io[327]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~29" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~29</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~30" instance="io[328]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~30" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~30</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^DXport~31" instance="io[329]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^DXport~31" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^DXport~31</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^clk" instance="io[330]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^clk" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^clk</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="top^reset" instance="io[331]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks>
			<port name="clock">open</port>
		</clocks>
		<block name="top^reset" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">top^reset</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
