// Seed: 2784558678
module module_0 (
    output uwire id_0,
    output wand  id_1,
    output uwire id_2,
    output wand  id_3
);
  assign id_3 = ~&id_5;
  assign id_3 = 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wor id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4
    , id_8,
    input tri1 id_5,
    input supply0 id_6
);
  assign id_0 = id_5#(.id_3(1)) == 1'd0 < id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  always_comb #1 id_0 <= 1;
  wand id_9 = id_6;
  wor  id_10 = id_3;
endmodule
