<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip_axi20</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_axi20_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ad35dd2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_axi20_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ad35dd2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fa920ae8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>x_min_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_min_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x_max_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_max_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>census</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>motionenable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>zoom</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dehaze</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>motion</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>unsharp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>night</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myip_axi20_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_axi20_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_84d32153</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myip_axi20_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_axi20_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myip_axi20_v1_0/data/myip_axi20.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_axi20_v1_0/data/myip_axi20.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_axi20_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_axi20_v1_0/src/myip_axi20.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_axi20_v1_0/src/myip_axi20.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_axi20_v1_0/src/myip_axi20_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_axi20_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_axi20_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_axi20_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-08-01T10:56:41Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dff2abd_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ed8afc_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9a321d_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f86510_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae1e051_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bc82005_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f696afd_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13e3ea85_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124f2e78_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434fc645_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e176a25_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350e2c8c_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2305732_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff80d76_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a69e1a_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e278b5_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262bda3d_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7065c121_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0a5f38_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417951b1_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4185ec2a_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7816abc6_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@173e1fb0_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b1f001f_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@984c1ee_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5749ec5e_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb5e4b1_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f92151_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321babcc_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e17448_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a33556_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aec7192_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a73a1d_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5db05e_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aed821_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710175ec_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434e0038_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5117dd42_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@caf81eb_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5326b24f_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44959064_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1737be44_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7251dcb0_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@385c8663_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279d7802_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f43353b_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20911848_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0fb506_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31318513_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0f9468_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4408e_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f583af2_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ea2a48_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d56222_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489c8efd_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69457b6a_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c03ba19_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bc6a8d_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a61be1_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53707dcd_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2169520b_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a41e40a_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef130e6_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423ef2f6_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4693aba4_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@280fcd5e_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16072a46_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f0bfecd_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad0bebe_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f13f3cc_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da3ad1f_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29273f2b_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67861f55_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7bf2a7_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34373488_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7edefae9_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2206eb16_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b42b4e7_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ccb689b_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eb79b3_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d7e48b_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c231b7_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ce61d_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af77770_ARCHIVE_LOCATION">d:/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62824ba0_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5041ebd8_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56a66198_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7718a021_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52894f66_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a9b05e_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb2d315_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@544452d7_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f999d_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1c8b0b_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14aa2e1f_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b15beb9_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4420a2dc_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8de900_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe6743e_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ca7065_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746fee35_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d1733_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45a6cd6c_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686f577d_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399ffee0_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a35c7e9_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1314dd36_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131308f7_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b7ba7f_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e9e3fcb_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e94d1ed_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fec3d08_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334f5f4c_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f43619_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431d8f64_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3cacc7_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14882b63_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127b115e_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7421c282_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebda6c5_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7415494e_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1c18c0_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c5cb01_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f22a3dc_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e367a0e_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59f625e6_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba21554_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ecd410_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dadd28a_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5358c1_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501241c_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbbbb70_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379f4a8d_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715995f_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5448b9a6_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6967f206_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@923b8cd_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15606dff_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412ea205_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e64986_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb343b8_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73907ced_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585a38fe_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37d1a8d4_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7d29ab_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c27aa84_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b5643d_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454ce6d9_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa94cef_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8221ee_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6815180a_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@420c451e_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21fe6967_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4beaea3a_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5747217_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6849e9_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b21453_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2fd8c7_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69116821_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4d2ba5_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2456c6d2_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2eb3f3_ARCHIVE_LOCATION">c:/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28457f7c_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526bd23a_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441b81a4_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@122028c0_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30158ee5_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c27f78_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be4bb2d_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dd46f6_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141621a4_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e3fbe_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6472cab0_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6bed19_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce40ffc_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc9cf11_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19138fa0_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b73577_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0e2097_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cef664_ARCHIVE_LOCATION">c:/0801_cctv/0726_project/20250716_ov5640/ip_repo/myip_axi20_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="616027be"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e0550abf"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ec9f9628"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4d7a603d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
