
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20038 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 10128 ; free virtual = 21664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:39]
INFO: [Synth 8-3491] module 'ROM' declared at '/home/ahamdy/compilator/compilator.srcs/sources_1/new/ROM.vhd:35' bound to instance 'Mem_innstruction' of component 'ROM' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:112]
INFO: [Synth 8-638] synthesizing module 'ROM' [/home/ahamdy/compilator/compilator.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [/home/ahamdy/compilator/compilator.srcs/sources_1/new/ROM.vhd:41]
INFO: [Synth 8-3491] module 'BANC_REGISTRE' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:36' bound to instance 'Banc_Reg' of component 'BANC_REGISTRE' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'BANC_REGISTRE' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'BANC_REGISTRE' (2#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/BANC_REGISTRE.vhd:49]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:36' bound to instance 'Ual' of component 'ALU' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:131]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:51]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'TKN_reg' in module 'ALU' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:66]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'TKN_reg' in module 'ALU' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:51]
INFO: [Synth 8-3491] module 'RAM' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/RAM.vhd:35' bound to instance 'Mem_donnees' of component 'RAM' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:139]
INFO: [Synth 8-638] synthesizing module 'RAM' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/RAM.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'RAM' (4#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/RAM.vhd:46]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'LI_DI' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (5#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:46]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'DI_EX' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:175]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'EX_Mem' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:187]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'Mem_RE' of component 'Pipeline' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'processor' (6#1) [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:39]
WARNING: [Synth 8-3331] design Pipeline has unconnected port CLK
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.898 ; gain = 138.453 ; free physical = 10128 ; free virtual = 21663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1309.898 ; gain = 138.453 ; free physical = 10129 ; free virtual = 21665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1317.902 ; gain = 146.457 ; free physical = 10129 ; free virtual = 21665
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TKN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Z" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'N_reg' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:67]
WARNING: [Synth 8-327] inferring latch for variable 'TKN_reg' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/ALU.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'T_AluCtrl_reg' [/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.srcs/sources_1/new/processor.vhd:135]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.934 ; gain = 164.488 ; free physical = 10066 ; free virtual = 21602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 273   
+---Muxes : 
	 256 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 291   
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ROM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	 256 Input     32 Bit        Muxes := 1     
Module BANC_REGISTRE 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 257   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "Ual/TKN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (Ual/N_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/O_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/Z_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/C_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Ual/TKN_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[0][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[1][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[2][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[3][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[4][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[5][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[6][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[7][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[8][0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Mem_donnees/REG_reg[9][0]) is unused and will be removed from module processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2248 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.020 ; gain = 253.574 ; free physical = 9977 ; free virtual = 21517
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1425.027 ; gain = 253.574 ; free physical = 9987 ; free virtual = 21527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1503.043 ; gain = 343.223 ; free physical = 9954 ; free virtual = 21494
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ahamdy/Bureau/prog_system/processor/processor_vhdl/processor_vhdl.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1527.055 ; gain = 0.000 ; free physical = 9957 ; free virtual = 21497
INFO: [Common 17-206] Exiting Vivado at Fri May 27 17:10:50 2022...
