#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 14 09:09:28 2025
# Process ID         : 25748
# Current directory  : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/synthesis_tests
# Command line       : vivado.exe -mode batch -source C:\Users\wuche\Desktop\CODE\dat096\C2_image_compressing\saperate_module\2_dct_chen\synthesis_tests\reports\dct_param_sweep\dct8_chen_ts_CONST_W_22_synth.tcl
# Log file           : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/synthesis_tests/vivado.log
# Journal file       : C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/synthesis_tests\vivado.jou
# Running On         : wenruoxu
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7950X 16-Core Processor            
# CPU Frequency      : 4491 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 50621 MB
# Swap memory        : 3221 MB
# Total Virtual      : 53842 MB
# Available Virtual  : 23444 MB
#-----------------------------------------------------------
source {C:\Users\wuche\Desktop\CODE\dat096\C2_image_compressing\saperate_module\2_dct_chen\synthesis_tests\reports\dct_param_sweep\dct8_chen_ts_CONST_W_22_synth.tcl}
# set module_name "dct8_chen_ts_CONST_W_22"
# set part_name "xc7z020clg484-1"
# set rtl_dir "C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl"
# set wrapper_file "C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/synthesis_tests/reports/dct_param_sweep/wrappers/dct8_chen_ts_CONST_W_22.sv"
# set report_dir "C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/synthesis_tests/reports/dct_param_sweep"
# set proj_dir "C:/vivado_temp/dct8_chen_ts_CONST_W_22_proj"
# file mkdir $proj_dir
# create_project ${module_name}_proj $proj_dir -part $part_name -force
# set_property target_language Verilog [current_project]
# foreach vfile [glob -nocomplain "$rtl_dir/*.v"] {
#     add_files -norecurse $vfile
# }
# foreach svfile [glob -nocomplain "$rtl_dir/*.sv"] {
#     add_files -norecurse $svfile
# }
ERROR: [Vivado 12-172] File or Directory 'C:/Users/wuche/Desktop/CODE/dat096/C2_image_compressing/saperate_module/2_dct_chen/rtl/dct8_chen_ts' does not exist
INFO: [Common 17-206] Exiting Vivado at Wed May 14 09:09:36 2025...
