Protel Design System Design Rule Check
PCB File : E:\Project\power-control-hardware\01.Hardware\PCH_MainBoard\PCH_Mainboard.PcbDoc
Date     : 12/1/2023
Time     : 1:30:43 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('Room_SRAM')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=9mil) (InNetClass('RAM_ADDRESS')),(InNetClass('RAM_ADDRESS'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (WithinRoom('Room_STM')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=18mil) (InNetClass('RAM_ADDRESS') OR InNetClass('RAM_DATA')),(IsTrack AND (NOT( InNetClass('RAM_ADDRESS') OR InNetClass('RAM_DATA') OR IsKeepOut)))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=5mil) (InNetClass('WIFI')),(InNet('GND'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=9mil) (InNetClass('RAM_DATA')),(InNetClass('RAM_DATA'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=4.252mil) (Max=6mil) (Preferred=6mil) (InNetClass('RAM_DATA'))
Rule Violations :0

Processing Rule : Width Constraint (Min=4.252mil) (Max=6mil) (Preferred=6mil) (InNetClass('RAM_ADDRESS'))
Rule Violations :0

Processing Rule : Width Constraint (Min=4.753mil) (Max=6.638mil) (Preferred=6.638mil) (InNetClass('ETH_MCU'))
Rule Violations :0

Processing Rule : Width Constraint (Min=4.753mil) (Max=6.638mil) (Preferred=6.638mil) (InNetClass('WIFI'))
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=30mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A1(2548.268mil,5217.638mil) on Top Layer And Pad J1-B12(2550.236mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.785mil < 10mil) Between Pad J1-A10(2371.102mil,5217.638mil) on Top Layer And Pad J1-B4(2392.756mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [7.785mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A10(2371.102mil,5217.638mil) on Top Layer And Pad J1-G1(2361.26mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A11(2351.417mil,5217.638mil) on Top Layer And Pad J1-G1(2361.26mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.785mil < 10mil) Between Pad J1-A2(2528.583mil,5217.638mil) on Top Layer And Pad J1-B12(2550.236mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [7.785mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A2(2528.583mil,5217.638mil) on Top Layer And Pad J1-G2(2518.74mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A3(2508.898mil,5217.638mil) on Top Layer And Pad J1-G2(2518.74mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A4(2489.213mil,5217.638mil) on Top Layer And Pad J1-B9(2487.244mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.165mil < 10mil) Between Pad J1-A5(2469.528mil,5217.638mil) on Top Layer And Pad J1-B9(2487.244mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [6.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.891mil < 10mil) Between Pad J1-A6(2449.843mil,5217.638mil) on Top Layer And Pad J1-B6(2424.252mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [9.891mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A7(2430.157mil,5217.638mil) on Top Layer And Pad J1-B6(2424.252mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.165mil < 10mil) Between Pad J1-A8(2410.472mil,5217.638mil) on Top Layer And Pad J1-B4(2392.756mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [6.165mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.14mil < 10mil) Between Pad J1-A8(2410.472mil,5217.638mil) on Top Layer And Pad J1-B6(2424.252mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [5.14mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.795mil < 10mil) Between Pad J1-A9(2390.787mil,5217.638mil) on Top Layer And Pad J1-B4(2392.756mil,5266.85mil) on Multi-Layer [Top Solder] Mask Sliver [4.795mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.832mil < 10mil) Between Pad U18-1(1624.449mil,4301.221mil) on Top Layer And Pad U18-11(1599.842mil,4267.756mil) on Top Layer [Top Solder] Mask Sliver [3.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U18-1(1624.449mil,4301.221mil) on Top Layer And Pad U18-2(1624.449mil,4328.78mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U18-10(1580.158mil,4267.756mil) on Top Layer And Pad U18-11(1599.842mil,4267.756mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.832mil < 10mil) Between Pad U18-10(1580.158mil,4267.756mil) on Top Layer And Pad U18-8(1555.551mil,4301.221mil) on Top Layer [Top Solder] Mask Sliver [3.832mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U18-10(1580.158mil,4267.756mil) on Top Layer And Pad U18-9(1560.472mil,4267.756mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U18-11(1599.842mil,4267.756mil) on Top Layer And Pad U18-12(1619.527mil,4267.756mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.871mil < 10mil) Between Pad U18-2(1624.449mil,4328.78mil) on Top Layer And Pad U18-4(1599.842mil,4362.291mil) on Top Layer [Top Solder] Mask Sliver [3.871mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U18-3(1619.527mil,4362.291mil) on Top Layer And Pad U18-4(1599.842mil,4362.291mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U18-4(1599.842mil,4362.291mil) on Top Layer And Pad U18-5(1580.158mil,4362.291mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad U18-5(1580.158mil,4362.291mil) on Top Layer And Pad U18-6(1560.472mil,4362.244mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.871mil < 10mil) Between Pad U18-5(1580.158mil,4362.291mil) on Top Layer And Pad U18-7(1555.551mil,4328.78mil) on Top Layer [Top Solder] Mask Sliver [3.871mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U18-7(1555.551mil,4328.78mil) on Top Layer And Pad U18-8(1555.551mil,4301.221mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-1(3396.378mil,2019.291mil) on Top Layer And Pad U4-2(3396.378mil,2050.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-10(3396.378mil,2302.756mil) on Top Layer And Pad U4-11(3396.378mil,2334.252mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-10(3396.378mil,2302.756mil) on Top Layer And Pad U4-9(3396.378mil,2271.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-11(3396.378mil,2334.252mil) on Top Layer And Pad U4-12(3396.378mil,2365.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-12(3396.378mil,2365.748mil) on Top Layer And Pad U4-13(3396.378mil,2397.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-13(3396.378mil,2397.244mil) on Top Layer And Pad U4-14(3396.378mil,2428.74mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-14(3396.378mil,2428.74mil) on Top Layer And Pad U4-15(3396.378mil,2460.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-15(3396.378mil,2460.236mil) on Top Layer And Pad U4-16(3396.378mil,2491.732mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-16(3396.378mil,2491.732mil) on Top Layer And Pad U4-17(3396.378mil,2523.228mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-17(3396.378mil,2523.228mil) on Top Layer And Pad U4-18(3396.378mil,2554.724mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-18(3396.378mil,2554.724mil) on Top Layer And Pad U4-19(3396.378mil,2586.22mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-19(3396.378mil,2586.22mil) on Top Layer And Pad U4-20(3396.378mil,2617.716mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-2(3396.378mil,2050.787mil) on Top Layer And Pad U4-3(3396.378mil,2082.283mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-20(3396.378mil,2617.716mil) on Top Layer And Pad U4-21(3396.378mil,2649.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-21(3396.378mil,2649.213mil) on Top Layer And Pad U4-22(3396.378mil,2680.709mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-23(2943.622mil,2680.709mil) on Top Layer And Pad U4-24(2943.622mil,2649.213mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-24(2943.622mil,2649.213mil) on Top Layer And Pad U4-25(2943.622mil,2617.716mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-25(2943.622mil,2617.716mil) on Top Layer And Pad U4-26(2943.622mil,2586.22mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-26(2943.622mil,2586.22mil) on Top Layer And Pad U4-27(2943.622mil,2554.724mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-27(2943.622mil,2554.724mil) on Top Layer And Pad U4-28(2943.622mil,2523.228mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-28(2943.622mil,2523.228mil) on Top Layer And Pad U4-29(2943.622mil,2491.732mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-29(2943.622mil,2491.732mil) on Top Layer And Pad U4-30(2943.622mil,2460.236mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-3(3396.378mil,2082.283mil) on Top Layer And Pad U4-4(3396.378mil,2113.78mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-30(2943.622mil,2460.236mil) on Top Layer And Pad U4-31(2943.622mil,2428.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-31(2943.622mil,2428.74mil) on Top Layer And Pad U4-32(2943.622mil,2397.244mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-32(2943.622mil,2397.244mil) on Top Layer And Pad U4-33(2943.622mil,2365.748mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-33(2943.622mil,2365.748mil) on Top Layer And Pad U4-34(2943.622mil,2334.252mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-34(2943.622mil,2334.252mil) on Top Layer And Pad U4-35(2943.622mil,2302.756mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-35(2943.622mil,2302.756mil) on Top Layer And Pad U4-36(2943.622mil,2271.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-36(2943.622mil,2271.26mil) on Top Layer And Pad U4-37(2943.622mil,2239.764mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-37(2943.622mil,2239.764mil) on Top Layer And Pad U4-38(2943.622mil,2208.268mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-38(2943.622mil,2208.268mil) on Top Layer And Pad U4-39(2943.622mil,2176.772mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-39(2943.622mil,2176.772mil) on Top Layer And Pad U4-40(2943.622mil,2145.276mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-4(3396.378mil,2113.78mil) on Top Layer And Pad U4-5(3396.378mil,2145.276mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-40(2943.622mil,2145.276mil) on Top Layer And Pad U4-41(2943.622mil,2113.78mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-41(2943.622mil,2113.78mil) on Top Layer And Pad U4-42(2943.622mil,2082.283mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-42(2943.622mil,2082.283mil) on Top Layer And Pad U4-43(2943.622mil,2050.787mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-43(2943.622mil,2050.787mil) on Top Layer And Pad U4-44(2943.622mil,2019.291mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-5(3396.378mil,2145.276mil) on Top Layer And Pad U4-6(3396.378mil,2176.772mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-6(3396.378mil,2176.772mil) on Top Layer And Pad U4-7(3396.378mil,2208.268mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U4-7(3396.378mil,2208.268mil) on Top Layer And Pad U4-8(3396.378mil,2239.764mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U4-8(3396.378mil,2239.764mil) on Top Layer And Pad U4-9(3396.378mil,2271.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-1(3416.614mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-10(3274.882mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-11(3259.134mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-12(3243.386mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-13(3211.89mil,4681.614mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-14(3211.89mil,4665.866mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-15(3211.89mil,4650.118mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-16(3211.89mil,4634.37mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-17(3211.89mil,4618.622mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-18(3211.89mil,4602.874mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-19(3211.89mil,4587.126mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-2(3400.866mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-20(3211.89mil,4571.378mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-21(3211.89mil,4555.63mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-22(3211.89mil,4539.882mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-23(3211.89mil,4524.134mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-24(3211.89mil,4508.386mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-25(3243.386mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-26(3259.134mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-27(3274.882mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-28(3290.63mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-29(3306.378mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-3(3385.118mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-30(3322.126mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-31(3337.874mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-32(3353.622mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-33(3369.37mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-34(3385.118mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-35(3400.866mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U5-36(3416.614mil,4476.89mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-37(3448.11mil,4508.386mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-38(3448.11mil,4524.134mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-39(3448.11mil,4539.882mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-4(3369.37mil,4713.11mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-40(3448.11mil,4555.63mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-41(3448.11mil,4571.378mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-42(3448.11mil,4587.126mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-43(3448.11mil,4602.874mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-44(3448.11mil,4618.622mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-45(3448.11mil,4634.37mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-46(3448.11mil,4650.118mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-47(3448.11mil,4665.866mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-48(3448.11mil,4681.614mil) on Top Layer And Pad U5-49(3330mil,4595mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-49(3330mil,4595mil) on Top Layer And Pad U5-5(3353.622mil,4713.11mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-49(3330mil,4595mil) on Top Layer And Pad U5-6(3337.874mil,4713.11mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-49(3330mil,4595mil) on Top Layer And Pad U5-7(3322.126mil,4713.11mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-49(3330mil,4595mil) on Top Layer And Pad U5-8(3306.378mil,4713.11mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U5-49(3330mil,4595mil) on Top Layer And Pad U5-9(3290.63mil,4713.11mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad U6-1(3280.315mil,4915mil) on Top Layer And Pad U6-2(3300mil,4915mil) on Top Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad U6-1(3280.315mil,4915mil) on Top Layer And Pad U6-7(3280.315mil,4950.433mil) on Top Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad U6-2(3300mil,4915mil) on Top Layer And Pad U6-6(3300mil,4950.433mil) on Top Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Pad U6-3(3319.685mil,4915mil) on Top Layer And Pad U6-5(3319.685mil,4950.433mil) on Top Layer [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad U6-5(3319.685mil,4950.433mil) on Top Layer And Pad U6-6(3300mil,4950.433mil) on Top Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.543mil < 10mil) Between Pad U6-6(3300mil,4950.433mil) on Top Layer And Pad U6-7(3280.315mil,4950.433mil) on Top Layer [Top Solder] Mask Sliver [3.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-1(3259.803mil,1220.787mil) on Top Layer And Pad U7-2(3259.803mil,1240.473mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mil < 10mil) Between Pad U7-1(3259.803mil,1220.787mil) on Top Layer And Pad U7-24(3234.213mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [0.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-10(3175.157mil,1344.803mil) on Top Layer And Pad U7-11(3155.472mil,1344.803mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-10(3175.157mil,1344.803mil) on Top Layer And Pad U7-9(3194.843mil,1344.803mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-11(3155.472mil,1344.803mil) on Top Layer And Pad U7-12(3135.787mil,1344.803mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mil < 10mil) Between Pad U7-12(3135.787mil,1344.803mil) on Top Layer And Pad U7-13(3110.197mil,1319.213mil) on Top Layer [Top Solder] Mask Sliver [0.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-13(3110.197mil,1319.213mil) on Top Layer And Pad U7-14(3110.197mil,1299.528mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-14(3110.197mil,1299.528mil) on Top Layer And Pad U7-15(3110.197mil,1279.843mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-15(3110.197mil,1279.843mil) on Top Layer And Pad U7-16(3110.197mil,1260.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-16(3110.197mil,1260.158mil) on Top Layer And Pad U7-17(3110.197mil,1240.473mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-17(3110.197mil,1240.473mil) on Top Layer And Pad U7-18(3110.197mil,1220.787mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mil < 10mil) Between Pad U7-18(3110.197mil,1220.787mil) on Top Layer And Pad U7-19(3135.787mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [0.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-19(3135.787mil,1195.197mil) on Top Layer And Pad U7-20(3155.472mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-2(3259.803mil,1240.473mil) on Top Layer And Pad U7-3(3259.803mil,1260.158mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-20(3155.472mil,1195.197mil) on Top Layer And Pad U7-21(3175.157mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-21(3175.157mil,1195.197mil) on Top Layer And Pad U7-22(3194.843mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-22(3194.843mil,1195.197mil) on Top Layer And Pad U7-23(3214.528mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-23(3214.528mil,1195.197mil) on Top Layer And Pad U7-24(3234.213mil,1195.197mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U7-3(3259.803mil,1260.158mil) on Top Layer And Pad U7-4(3259.803mil,1279.843mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-4(3259.803mil,1279.843mil) on Top Layer And Pad U7-5(3259.803mil,1299.528mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-5(3259.803mil,1299.528mil) on Top Layer And Pad U7-6(3259.803mil,1319.213mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mil < 10mil) Between Pad U7-6(3259.803mil,1319.213mil) on Top Layer And Pad U7-7(3234.213mil,1344.803mil) on Top Layer [Top Solder] Mask Sliver [0.253mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-7(3234.213mil,1344.803mil) on Top Layer And Pad U7-8(3214.528mil,1344.803mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad U7-8(3214.528mil,1344.803mil) on Top Layer And Pad U7-9(3194.843mil,1344.803mil) on Top Layer [Top Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.005mil < 10mil) Between Pad U8-1(2271.457mil,4450.984mil) on Top Layer And Pad U8-68(2299.016mil,4478.543mil) on Top Layer [Top Solder] Mask Sliver [5.005mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.005mil < 10mil) Between Pad U8-17(2271.457mil,4199.016mil) on Top Layer And Pad U8-18(2299.016mil,4171.457mil) on Top Layer [Top Solder] Mask Sliver [5.005mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.005mil < 10mil) Between Pad U8-34(2550.984mil,4171.457mil) on Top Layer And Pad U8-35(2578.543mil,4199.016mil) on Top Layer [Top Solder] Mask Sliver [5.005mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.005mil < 10mil) Between Pad U8-51(2578.543mil,4450.984mil) on Top Layer And Pad U8-52(2550.984mil,4478.543mil) on Top Layer [Top Solder] Mask Sliver [5.005mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U9-1(1935mil,4072.402mil) on Top Layer And Pad U9-2(1935mil,4035mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y1-2(443.504mil,1611.693mil) on Top Layer And Pad Y1-3(506.496mil,1611.693mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y3-1(2996.496mil,4356.693mil) on Top Layer And Pad Y3-4(2933.504mil,4356.693mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y3-2(2996.496mil,4443.307mil) on Top Layer And Pad Y3-3(2933.504mil,4443.307mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y4-1(3488.504mil,1353.307mil) on Top Layer And Pad Y4-4(3551.496mil,1353.307mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y4-2(3488.504mil,1266.693mil) on Top Layer And Pad Y4-3(3551.496mil,1266.693mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Y5-1(2445mil,3928.543mil) on Top Layer And Pad Y5-4(2507.992mil,3928.543mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
Rule Violations :157

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (2446.968mil,3973.819mil) on Top Overlay And Pad Y5-1(2445mil,3928.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C100-1(2770.992mil,4510.071mil) on Top Layer And Track (2747.992mil,4427.543mil)(2747.992mil,4533.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C100-1(2770.992mil,4510.071mil) on Top Layer And Track (2747.992mil,4533.468mil)(2793.992mil,4533.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C100-1(2770.992mil,4510.071mil) on Top Layer And Track (2793.992mil,4427.543mil)(2793.992mil,4526.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C100-1(2770.992mil,4510.071mil) on Top Layer And Track (2793.992mil,4526.543mil)(2793.992mil,4533.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C101-1(2174.992mil,4212.016mil) on Top Layer And Text "C85" (2091mil,4183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C101-1(2174.992mil,4212.016mil) on Top Layer And Track (2151.992mil,4188.618mil)(2151.992mil,4195.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C101-1(2174.992mil,4212.016mil) on Top Layer And Track (2151.992mil,4188.618mil)(2197.992mil,4188.618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C101-1(2174.992mil,4212.016mil) on Top Layer And Track (2151.992mil,4195.543mil)(2151.992mil,4294.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C101-1(2174.992mil,4212.016mil) on Top Layer And Track (2197.992mil,4188.618mil)(2197.992mil,4294.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C101-2(2174.992mil,4271.071mil) on Top Layer And Track (2151.992mil,4195.543mil)(2151.992mil,4294.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C101-2(2174.992mil,4271.071mil) on Top Layer And Track (2151.992mil,4294.543mil)(2197.992mil,4294.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C101-2(2174.992mil,4271.071mil) on Top Layer And Track (2197.992mil,4188.618mil)(2197.992mil,4294.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C104-1(2710.992mil,4510.071mil) on Top Layer And Track (2687.992mil,4427.543mil)(2687.992mil,4533.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C104-1(2710.992mil,4510.071mil) on Top Layer And Track (2687.992mil,4533.468mil)(2733.992mil,4533.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C104-1(2710.992mil,4510.071mil) on Top Layer And Track (2733.992mil,4427.543mil)(2733.992mil,4526.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C104-1(2710.992mil,4510.071mil) on Top Layer And Track (2733.992mil,4526.543mil)(2733.992mil,4533.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-1(729mil,1971mil) on Top Layer And Track (706mil,1888.472mil)(706mil,1994.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C1-1(729mil,1971mil) on Top Layer And Track (706mil,1994.397mil)(752mil,1994.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-1(729mil,1971mil) on Top Layer And Track (752mil,1888.472mil)(752mil,1987.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C1-1(729mil,1971mil) on Top Layer And Track (752mil,1987.472mil)(752mil,1994.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(2084mil,2174.472mil) on Top Layer And Text "C38" (2025mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C11-1(2084mil,2174.472mil) on Top Layer And Track (2061mil,2151.075mil)(2061mil,2158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C111-1(581.528mil,2997mil) on Top Layer And Track (499mil,2974mil)(598mil,2974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C111-1(581.528mil,2997mil) on Top Layer And Track (499mil,3020mil)(604.925mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C111-1(581.528mil,2997mil) on Top Layer And Track (598mil,2974mil)(604.925mil,2974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C111-1(581.528mil,2997mil) on Top Layer And Track (604.925mil,2974mil)(604.925mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C111-2(522.472mil,2997mil) on Top Layer And Track (499mil,2974mil)(499mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C111-2(522.472mil,2997mil) on Top Layer And Track (499mil,2974mil)(598mil,2974mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C111-2(522.472mil,2997mil) on Top Layer And Track (499mil,3020mil)(604.925mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C11-2(2084mil,2233.528mil) on Top Layer And Track (2061mil,2158mil)(2061mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C11-2(2084mil,2233.528mil) on Top Layer And Track (2061mil,2257mil)(2107mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C11-2(2084mil,2233.528mil) on Top Layer And Track (2107mil,2151.075mil)(2107mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C113-1(1844.055mil,3683mil) on Top Layer And Track (1761.527mil,3660mil)(1860.527mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C113-1(1844.055mil,3683mil) on Top Layer And Track (1761.527mil,3706mil)(1867.452mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C113-1(1844.055mil,3683mil) on Top Layer And Track (1860.527mil,3660mil)(1867.452mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C113-1(1844.055mil,3683mil) on Top Layer And Track (1867.452mil,3660mil)(1867.452mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad C115-1(1120mil,4580mil) on Top Layer And Track (1045mil,4525.252mil)(1045mil,4646.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.634mil < 10mil) Between Pad C115-1(1120mil,4580mil) on Top Layer And Track (1045mil,4646.752mil)(1195mil,4646.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad C115-1(1120mil,4580mil) on Top Layer And Track (1195mil,4525.252mil)(1195mil,4646.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad C115-2(1120mil,4335mil) on Top Layer And Track (1045mil,4265.752mil)(1045mil,4398.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.13mil < 10mil) Between Pad C115-2(1120mil,4335mil) on Top Layer And Track (1045mil,4265.752mil)(1195mil,4265.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.008mil < 10mil) Between Pad C115-2(1120mil,4335mil) on Top Layer And Track (1195mil,4265.752mil)(1195mil,4398.752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(729mil,1911.945mil) on Top Layer And Text "C18" (676mil,1896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-2(729mil,1911.945mil) on Top Layer And Track (706mil,1888.472mil)(706mil,1994.397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C1-2(729mil,1911.945mil) on Top Layer And Track (706mil,1888.472mil)(752mil,1888.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C1-2(729mil,1911.945mil) on Top Layer And Track (752mil,1888.472mil)(752mil,1987.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C122-1(1397.774mil,3683mil) on Top Layer And Track (1374.376mil,3660mil)(1374.376mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C122-1(1397.774mil,3683mil) on Top Layer And Track (1374.376mil,3660mil)(1480.301mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C122-1(1397.774mil,3683mil) on Top Layer And Track (1374.376mil,3706mil)(1381.301mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C122-1(1397.774mil,3683mil) on Top Layer And Track (1381.301mil,3706mil)(1480.301mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C122-2(1456.829mil,3683mil) on Top Layer And Track (1374.376mil,3660mil)(1480.301mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C122-2(1456.829mil,3683mil) on Top Layer And Track (1381.301mil,3706mil)(1480.301mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C122-2(1456.829mil,3683mil) on Top Layer And Track (1480.301mil,3660mil)(1480.301mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C129-1(881.573mil,3683mil) on Top Layer And Track (858.176mil,3660mil)(858.176mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C129-1(881.573mil,3683mil) on Top Layer And Track (858.176mil,3660mil)(964.1mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C129-1(881.573mil,3683mil) on Top Layer And Track (858.176mil,3706mil)(865.1mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C129-1(881.573mil,3683mil) on Top Layer And Track (865.1mil,3706mil)(964.1mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C129-2(940.628mil,3683mil) on Top Layer And Track (858.176mil,3660mil)(964.1mil,3660mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C129-2(940.628mil,3683mil) on Top Layer And Track (865.1mil,3706mil)(964.1mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C129-2(940.628mil,3683mil) on Top Layer And Track (964.1mil,3660mil)(964.1mil,3706mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C23-1(1744.849mil,1220mil) on Bottom Layer And Text "C7" (1773mil,1212mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C23-1(1744.849mil,1220mil) on Bottom Layer And Track (1721.452mil,1197mil)(1721.452mil,1243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C23-1(1744.849mil,1220mil) on Bottom Layer And Track (1721.452mil,1197mil)(1728.377mil,1197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C23-1(1744.849mil,1220mil) on Bottom Layer And Track (1721.452mil,1243mil)(1827.377mil,1243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C23-1(1744.849mil,1220mil) on Bottom Layer And Track (1728.377mil,1197mil)(1827.377mil,1197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C23-2(1803.905mil,1220mil) on Bottom Layer And Track (1721.452mil,1243mil)(1827.377mil,1243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C23-2(1803.905mil,1220mil) on Bottom Layer And Track (1728.377mil,1197mil)(1827.377mil,1197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C23-2(1803.905mil,1220mil) on Bottom Layer And Track (1827.377mil,1197mil)(1827.377mil,1243mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C24-1(2033mil,1399.472mil) on Top Layer And Track (2010mil,1376.075mil)(2010mil,1383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C24-1(2033mil,1399.472mil) on Top Layer And Track (2010mil,1376.075mil)(2056mil,1376.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-1(2033mil,1399.472mil) on Top Layer And Track (2010mil,1383mil)(2010mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-1(2033mil,1399.472mil) on Top Layer And Track (2056mil,1376.075mil)(2056mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-2(2033mil,1458.527mil) on Top Layer And Track (2010mil,1383mil)(2010mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C24-2(2033mil,1458.527mil) on Top Layer And Track (2010mil,1482mil)(2056mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C24-2(2033mil,1458.527mil) on Top Layer And Track (2056mil,1376.075mil)(2056mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(2024mil,2174.472mil) on Top Layer And Text "C38" (2025mil,2164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C27-1(2024mil,2174.472mil) on Top Layer And Track (2001mil,2151.075mil)(2001mil,2158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C27-1(2024mil,2174.472mil) on Top Layer And Track (2001mil,2151.075mil)(2047mil,2151.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-1(2024mil,2174.472mil) on Top Layer And Track (2001mil,2158mil)(2001mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-1(2024mil,2174.472mil) on Top Layer And Track (2047mil,2151.075mil)(2047mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-2(2024mil,2233.528mil) on Top Layer And Track (2001mil,2158mil)(2001mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C27-2(2024mil,2233.528mil) on Top Layer And Track (2001mil,2257mil)(2047mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C27-2(2024mil,2233.528mil) on Top Layer And Track (2047mil,2151.075mil)(2047mil,2257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C37-1(1681.925mil,1163.472mil) on Bottom Layer And Track (1658.925mil,1140.075mil)(1658.925mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C37-1(1681.925mil,1163.472mil) on Bottom Layer And Track (1658.925mil,1140.075mil)(1704.925mil,1140.075mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C37-1(1681.925mil,1163.472mil) on Bottom Layer And Track (1704.925mil,1140.075mil)(1704.925mil,1147mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C37-1(1681.925mil,1163.472mil) on Bottom Layer And Track (1704.925mil,1147mil)(1704.925mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C37-2(1681.925mil,1222.527mil) on Bottom Layer And Track (1658.925mil,1140.075mil)(1658.925mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C37-2(1681.925mil,1222.527mil) on Bottom Layer And Track (1658.925mil,1246mil)(1704.925mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C37-2(1681.925mil,1222.527mil) on Bottom Layer And Track (1704.925mil,1147mil)(1704.925mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C40-2(365mil,1205mil) on Top Layer And Text "R13" (339mil,1198mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C40-2(365mil,1205mil) on Top Layer And Track (342mil,1181.527mil)(342mil,1287.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C40-2(365mil,1205mil) on Top Layer And Track (342mil,1181.527mil)(388mil,1181.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C40-2(365mil,1205mil) on Top Layer And Track (388mil,1181.527mil)(388mil,1280.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C48-1(2842mil,2323.472mil) on Top Layer And Track (2819mil,2300.075mil)(2819mil,2307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C48-1(2842mil,2323.472mil) on Top Layer And Track (2819mil,2300.075mil)(2865mil,2300.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C48-1(2842mil,2323.472mil) on Top Layer And Track (2819mil,2307mil)(2819mil,2406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C48-1(2842mil,2323.472mil) on Top Layer And Track (2865mil,2300.075mil)(2865mil,2406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C48-2(2842mil,2382.528mil) on Top Layer And Track (2819mil,2307mil)(2819mil,2406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C48-2(2842mil,2382.528mil) on Top Layer And Track (2819mil,2406mil)(2865mil,2406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C48-2(2842mil,2382.528mil) on Top Layer And Track (2865mil,2300.075mil)(2865mil,2406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C49-1(3632mil,4668.472mil) on Top Layer And Track (3609mil,4645.075mil)(3609mil,4652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C49-1(3632mil,4668.472mil) on Top Layer And Track (3609mil,4645.075mil)(3655mil,4645.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C49-1(3632mil,4668.472mil) on Top Layer And Track (3609mil,4652mil)(3609mil,4751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C49-1(3632mil,4668.472mil) on Top Layer And Track (3655mil,4645.075mil)(3655mil,4751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C49-2(3632mil,4727.528mil) on Top Layer And Track (3609mil,4652mil)(3609mil,4751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C49-2(3632mil,4727.528mil) on Top Layer And Track (3609mil,4751mil)(3655mil,4751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C49-2(3632mil,4727.528mil) on Top Layer And Track (3655mil,4645.075mil)(3655mil,4751mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C51-2(3380.41mil,4964.55mil) on Top Layer And Text "C52" (3359mil,4956mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C51-2(3380.41mil,4964.55mil) on Top Layer And Track (3356.937mil,4941.55mil)(3356.937mil,4987.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C51-2(3380.41mil,4964.55mil) on Top Layer And Track (3356.937mil,4941.55mil)(3455.937mil,4941.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C51-2(3380.41mil,4964.55mil) on Top Layer And Track (3356.937mil,4987.55mil)(3462.862mil,4987.55mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C52-2(3380.41mil,4904.676mil) on Top Layer And Track (3356.937mil,4881.676mil)(3356.937mil,4927.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C52-2(3380.41mil,4904.676mil) on Top Layer And Track (3356.937mil,4881.676mil)(3455.937mil,4881.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C52-2(3380.41mil,4904.676mil) on Top Layer And Track (3356.937mil,4927.676mil)(3462.862mil,4927.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C55-1(3330mil,4294.055mil) on Top Layer And Track (3307mil,4211.528mil)(3307mil,4317.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C55-1(3330mil,4294.055mil) on Top Layer And Track (3307mil,4317.452mil)(3353mil,4317.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C55-1(3330mil,4294.055mil) on Top Layer And Track (3353mil,4211.528mil)(3353mil,4310.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C55-1(3330mil,4294.055mil) on Top Layer And Track (3353mil,4310.528mil)(3353mil,4317.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C55-2(3330mil,4235mil) on Top Layer And Text "C57" (3246mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C55-2(3330mil,4235mil) on Top Layer And Track (3307mil,4211.528mil)(3307mil,4317.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C55-2(3330mil,4235mil) on Top Layer And Track (3307mil,4211.528mil)(3353mil,4211.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C55-2(3330mil,4235mil) on Top Layer And Track (3353mil,4211.528mil)(3353mil,4310.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C57-1(3326.055mil,4158mil) on Top Layer And Track (3243.528mil,4135mil)(3342.528mil,4135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C57-1(3326.055mil,4158mil) on Top Layer And Track (3243.528mil,4181mil)(3349.452mil,4181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C57-1(3326.055mil,4158mil) on Top Layer And Track (3342.528mil,4135mil)(3349.452mil,4135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C57-1(3326.055mil,4158mil) on Top Layer And Track (3349.452mil,4135mil)(3349.452mil,4181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C57-2(3267mil,4158mil) on Top Layer And Track (3243.528mil,4135mil)(3243.528mil,4181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C57-2(3267mil,4158mil) on Top Layer And Track (3243.528mil,4135mil)(3342.528mil,4135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C57-2(3267mil,4158mil) on Top Layer And Track (3243.528mil,4181mil)(3349.452mil,4181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C64-1(2938mil,4699.622mil) on Top Layer And Text "C65" (2917mil,4691mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C64-1(2938mil,4699.622mil) on Top Layer And Track (2914.603mil,4676.622mil)(2914.603mil,4722.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C64-1(2938mil,4699.622mil) on Top Layer And Track (2914.603mil,4676.622mil)(3020.528mil,4676.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C64-1(2938mil,4699.622mil) on Top Layer And Track (2914.603mil,4722.622mil)(2921.528mil,4722.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C64-1(2938mil,4699.622mil) on Top Layer And Track (2921.528mil,4722.622mil)(3020.528mil,4722.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C64-2(2997.055mil,4699.622mil) on Top Layer And Text "C65" (2917mil,4691mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C64-2(2997.055mil,4699.622mil) on Top Layer And Track (2914.603mil,4676.622mil)(3020.528mil,4676.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C64-2(2997.055mil,4699.622mil) on Top Layer And Track (2921.528mil,4722.622mil)(3020.528mil,4722.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C64-2(2997.055mil,4699.622mil) on Top Layer And Track (3020.528mil,4676.622mil)(3020.528mil,4722.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C65-1(2938mil,4639.748mil) on Top Layer And Text "C66" (2917mil,4631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C65-1(2938mil,4639.748mil) on Top Layer And Track (2914.603mil,4616.748mil)(2914.603mil,4662.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C65-1(2938mil,4639.748mil) on Top Layer And Track (2914.603mil,4616.748mil)(3020.528mil,4616.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C65-1(2938mil,4639.748mil) on Top Layer And Track (2914.603mil,4662.748mil)(2921.528mil,4662.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C65-1(2938mil,4639.748mil) on Top Layer And Track (2921.528mil,4662.748mil)(3020.528mil,4662.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C65-2(2997.055mil,4639.748mil) on Top Layer And Text "C66" (2917mil,4631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C65-2(2997.055mil,4639.748mil) on Top Layer And Track (2914.603mil,4616.748mil)(3020.528mil,4616.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C65-2(2997.055mil,4639.748mil) on Top Layer And Track (2921.528mil,4662.748mil)(3020.528mil,4662.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C65-2(2997.055mil,4639.748mil) on Top Layer And Track (3020.528mil,4616.748mil)(3020.528mil,4662.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C66-1(2938mil,4579.874mil) on Top Layer And Text "C70" (2914mil,4567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C66-1(2938mil,4579.874mil) on Top Layer And Track (2914.603mil,4556.874mil)(2914.603mil,4602.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C66-1(2938mil,4579.874mil) on Top Layer And Track (2914.603mil,4556.874mil)(3020.528mil,4556.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C66-1(2938mil,4579.874mil) on Top Layer And Track (2914.603mil,4602.874mil)(2921.528mil,4602.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C66-1(2938mil,4579.874mil) on Top Layer And Track (2921.528mil,4602.874mil)(3020.528mil,4602.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C71-1(2937mil,1038.472mil) on Top Layer And Track (2914mil,1015.075mil)(2914mil,1022mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C71-1(2937mil,1038.472mil) on Top Layer And Track (2914mil,1015.075mil)(2960mil,1015.075mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C71-1(2937mil,1038.472mil) on Top Layer And Track (2914mil,1022mil)(2914mil,1121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C71-1(2937mil,1038.472mil) on Top Layer And Track (2960mil,1015.075mil)(2960mil,1121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C71-2(2937mil,1097.527mil) on Top Layer And Track (2914mil,1022mil)(2914mil,1121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C71-2(2937mil,1097.527mil) on Top Layer And Track (2914mil,1121mil)(2960mil,1121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C71-2(2937mil,1097.527mil) on Top Layer And Track (2960mil,1015.075mil)(2960mil,1121mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C73-2(3195mil,1566mil) on Top Layer And Text "C74" (3115mil,1555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C73-2(3195mil,1566mil) on Top Layer And Track (3112.548mil,1543mil)(3218.472mil,1543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C73-2(3195mil,1566mil) on Top Layer And Track (3119.472mil,1589mil)(3218.472mil,1589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C73-2(3195mil,1566mil) on Top Layer And Track (3218.472mil,1543mil)(3218.472mil,1589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C80-2(2367.409mil,4711.543mil) on Top Layer And Text "R29" (2348.992mil,4706.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C80-2(2367.409mil,4711.543mil) on Top Layer And Track (2343.937mil,4688.543mil)(2343.937mil,4734.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C80-2(2367.409mil,4711.543mil) on Top Layer And Track (2343.937mil,4688.543mil)(2442.937mil,4688.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C80-2(2367.409mil,4711.543mil) on Top Layer And Track (2343.937mil,4734.543mil)(2449.862mil,4734.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C8-2(2093mil,1458.527mil) on Top Layer And Track (2070mil,1383mil)(2070mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C8-2(2093mil,1458.527mil) on Top Layer And Track (2070mil,1482mil)(2116mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C8-2(2093mil,1458.527mil) on Top Layer And Track (2116mil,1376.075mil)(2116mil,1482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C89-1(2709.008mil,4279.929mil) on Top Layer And Text "C99" (2687mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C89-1(2709.008mil,4279.929mil) on Top Layer And Track (2686.008mil,4256.532mil)(2686.008mil,4263.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C89-1(2709.008mil,4279.929mil) on Top Layer And Track (2686.008mil,4256.532mil)(2732.008mil,4256.532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C89-1(2709.008mil,4279.929mil) on Top Layer And Track (2686.008mil,4263.457mil)(2686.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C89-1(2709.008mil,4279.929mil) on Top Layer And Track (2732.008mil,4256.532mil)(2732.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C89-2(2709.008mil,4338.984mil) on Top Layer And Track (2686.008mil,4263.457mil)(2686.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C89-2(2709.008mil,4338.984mil) on Top Layer And Track (2686.008mil,4362.457mil)(2732.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C89-2(2709.008mil,4338.984mil) on Top Layer And Track (2732.008mil,4256.532mil)(2732.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C93-2(2174.992mil,4396.071mil) on Top Layer And Track (2151.992mil,4320.543mil)(2151.992mil,4419.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C93-2(2174.992mil,4396.071mil) on Top Layer And Track (2151.992mil,4419.543mil)(2197.992mil,4419.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C93-2(2174.992mil,4396.071mil) on Top Layer And Track (2197.992mil,4313.618mil)(2197.992mil,4419.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C94-1(2280.486mil,4015.543mil) on Top Layer And Text "C88" (2259mil,4007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C94-1(2280.486mil,4015.543mil) on Top Layer And Track (2257.089mil,3992.543mil)(2257.089mil,4038.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C94-1(2280.486mil,4015.543mil) on Top Layer And Track (2257.089mil,3992.543mil)(2363.014mil,3992.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C94-1(2280.486mil,4015.543mil) on Top Layer And Track (2257.089mil,4038.543mil)(2264.014mil,4038.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C94-1(2280.486mil,4015.543mil) on Top Layer And Track (2264.014mil,4038.543mil)(2363.014mil,4038.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C94-2(2339.541mil,4015.543mil) on Top Layer And Text "C88" (2259mil,4007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C94-2(2339.541mil,4015.543mil) on Top Layer And Track (2257.089mil,3992.543mil)(2363.014mil,3992.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C94-2(2339.541mil,4015.543mil) on Top Layer And Track (2264.014mil,4038.543mil)(2363.014mil,4038.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C94-2(2339.541mil,4015.543mil) on Top Layer And Track (2363.014mil,3992.543mil)(2363.014mil,4038.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C95-1(2769.008mil,4279.929mil) on Top Layer And Text "C103" (2747mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C95-1(2769.008mil,4279.929mil) on Top Layer And Text "C99" (2687mil,4270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C95-1(2769.008mil,4279.929mil) on Top Layer And Track (2746.008mil,4256.532mil)(2746.008mil,4263.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C95-1(2769.008mil,4279.929mil) on Top Layer And Track (2746.008mil,4256.532mil)(2792.008mil,4256.532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C95-1(2769.008mil,4279.929mil) on Top Layer And Track (2746.008mil,4263.457mil)(2746.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C95-1(2769.008mil,4279.929mil) on Top Layer And Track (2792.008mil,4256.532mil)(2792.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C95-2(2769.008mil,4338.984mil) on Top Layer And Track (2746.008mil,4263.457mil)(2746.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Pad C95-2(2769.008mil,4338.984mil) on Top Layer And Track (2746.008mil,4362.457mil)(2792.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C95-2(2769.008mil,4338.984mil) on Top Layer And Track (2792.008mil,4256.532mil)(2792.008mil,4362.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.762mil < 10mil) Between Pad C96-1(2220.857mil,4586.543mil) on Top Layer And Text "U8" (2230.992mil,4531.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.649mil < 10mil) Between Pad C96-1(2220.857mil,4586.543mil) on Top Layer And Track (2197.459mil,4563.543mil)(2197.459mil,4609.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.649mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C96-1(2220.857mil,4586.543mil) on Top Layer And Track (2197.459mil,4563.543mil)(2303.384mil,4563.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.288mil < 10mil) Between Pad C96-1(2220.857mil,4586.543mil) on Top Layer And Track (2197.459mil,4609.543mil)(2204.384mil,4609.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad C96-1(2220.857mil,4586.543mil) on Top Layer And Track (2204.384mil,4609.543mil)(2303.384mil,4609.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-1(2060mil,5551.496mil) on Top Layer And Track (2037mil,5465mil)(2037mil,5575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-1(2060mil,5551.496mil) on Top Layer And Track (2037mil,5575mil)(2048mil,5575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.756mil < 10mil) Between Pad D1-1(2060mil,5551.496mil) on Top Layer And Track (2048mil,5575mil)(2083mil,5575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.252mil < 10mil) Between Pad D1-1(2060mil,5551.496mil) on Top Layer And Track (2083mil,5465mil)(2083mil,5570mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.758mil < 10mil) Between Pad D1-1(2060mil,5551.496mil) on Top Layer And Track (2083mil,5570mil)(2083mil,5575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.758mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.749mil < 10mil) Between Pad D6-2(1750.181mil,4193.378mil) on Top Layer And Text "C130" (1595mil,4229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.749mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J2-3(588.465mil,5175.039mil) on Top Layer And Track (627.835mil,5035.275mil)(627.835mil,5123.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad J2-3(588.465mil,5175.039mil) on Top Layer And Track (627.835mil,5226.22mil)(627.835mil,5365.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad L1-1(3265mil,4290.905mil) on Top Layer And Track (3235mil,4200mil)(3235mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad L1-1(3265mil,4290.905mil) on Top Layer And Track (3235mil,4320mil)(3295mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad L1-1(3265mil,4290.905mil) on Top Layer And Track (3295mil,4200mil)(3295mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(3265mil,4229.095mil) on Top Layer And Text "C57" (3246mil,4210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad L1-2(3265mil,4229.095mil) on Top Layer And Track (3235mil,4200mil)(3235mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad L1-2(3265mil,4229.095mil) on Top Layer And Track (3235mil,4200mil)(3295mil,4200mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad L1-2(3265mil,4229.095mil) on Top Layer And Track (3295mil,4200mil)(3295mil,4320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P1-1(296.817mil,3851.531mil) on Top Layer And Track (257.447mil,3892.869mil)(257.447mil,3930.271mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P1-2(296.817mil,3772.791mil) on Top Layer And Track (257.447mil,3694.051mil)(257.447mil,3731.452mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P1-MP1(74.376mil,3942.082mil) on Top Layer And Track (147.211mil,3975.547mil)(324.376mil,3975.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P1-MP1(74.376mil,3942.082mil) on Top Layer And Track (17.29mil,3721.61mil)(17.29mil,3902.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P4-MP1(74.376mil,4352.082mil) on Top Layer And Track (147.211mil,4385.547mil)(324.376mil,4385.547mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P4-MP1(74.376mil,4352.082mil) on Top Layer And Track (17.29mil,4131.61mil)(17.29mil,4312.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P4-MP2(74.376mil,4092.24mil) on Top Layer And Track (147.211mil,4058.775mil)(324.376mil,4058.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P4-MP2(74.376mil,4092.24mil) on Top Layer And Track (17.29mil,4131.61mil)(17.29mil,4312.712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P6-MP1(78.543mil,3014.921mil) on Top Layer And Track (151.378mil,3048.386mil)(328.543mil,3048.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P6-MP1(78.543mil,3014.921mil) on Top Layer And Track (21.457mil,2794.449mil)(21.457mil,2975.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.268mil < 10mil) Between Pad P6-MP2(78.543mil,2755.079mil) on Top Layer And Track (151.378mil,2721.614mil)(328.543mil,2721.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad P6-MP2(78.543mil,2755.079mil) on Top Layer And Track (21.457mil,2794.449mil)(21.457mil,2975.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(365mil,586.457mil) on Top Layer And Track (337.441mil,565.787mil)(337.441mil,664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-1(365mil,586.457mil) on Top Layer And Track (337.441mil,565.787mil)(392mil,565.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-1(365mil,586.457mil) on Top Layer And Track (392mil,565.787mil)(392mil,664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R12-2(365mil,643.543mil) on Top Layer And Track (337.441mil,565.787mil)(337.441mil,664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R12-2(365mil,643.543mil) on Top Layer And Track (337.441mil,664mil)(392mil,664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R12-2(365mil,643.543mil) on Top Layer And Track (392mil,565.787mil)(392mil,664mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-1(2465mil,3253.543mil) on Top Layer And Track (2438mil,3176mil)(2438mil,3274.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(2465mil,3253.543mil) on Top Layer And Track (2438mil,3274.213mil)(2492.559mil,3274.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-1(2465mil,3253.543mil) on Top Layer And Track (2492.559mil,3176mil)(2492.559mil,3274.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R16-2(2465mil,3196.457mil) on Top Layer And Track (2438mil,3176mil)(2438mil,3274.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R16-2(2465mil,3196.457mil) on Top Layer And Track (2438mil,3176mil)(2492.559mil,3176mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R16-2(2465mil,3196.457mil) on Top Layer And Track (2492.559mil,3176mil)(2492.559mil,3274.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R17-2(2395.709mil,3197.394mil) on Top Layer And Track (2368.709mil,3176.937mil)(2368.709mil,3275.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R17-2(2395.709mil,3197.394mil) on Top Layer And Track (2368.709mil,3176.937mil)(2423.268mil,3176.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R17-2(2395.709mil,3197.394mil) on Top Layer And Track (2423.268mil,3176.937mil)(2423.268mil,3275.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R21-1(3293.543mil,2110mil) on Bottom Layer And Track (3216mil,2083mil)(3314.213mil,2083mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-1(3293.543mil,2110mil) on Bottom Layer And Track (3216mil,2137.559mil)(3314.213mil,2137.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-1(3293.543mil,2110mil) on Bottom Layer And Track (3314.213mil,2083mil)(3314.213mil,2137.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R21-2(3236.457mil,2110mil) on Bottom Layer And Track (3216mil,2083mil)(3216mil,2137.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R21-2(3236.457mil,2110mil) on Bottom Layer And Track (3216mil,2083mil)(3314.213mil,2083mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R21-2(3236.457mil,2110mil) on Bottom Layer And Track (3216mil,2137.559mil)(3314.213mil,2137.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-1(3101.457mil,1040mil) on Top Layer And Track (3080.787mil,1013mil)(3080.787mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R23-1(3101.457mil,1040mil) on Top Layer And Track (3080.787mil,1013mil)(3179mil,1013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-1(3101.457mil,1040mil) on Top Layer And Track (3080.787mil,1067.559mil)(3179mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R23-2(3158.543mil,1040mil) on Top Layer And Track (3080.787mil,1013mil)(3179mil,1013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R23-2(3158.543mil,1040mil) on Top Layer And Track (3080.787mil,1067.559mil)(3179mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R23-2(3158.543mil,1040mil) on Top Layer And Track (3179mil,1013mil)(3179mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R25-1(3145mil,306.457mil) on Bottom Layer And Track (3118mil,285.787mil)(3118mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-1(3145mil,306.457mil) on Bottom Layer And Track (3118mil,285.787mil)(3172.559mil,285.787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R25-1(3145mil,306.457mil) on Bottom Layer And Track (3172.559mil,285.787mil)(3172.559mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R26-1(3321.457mil,1040mil) on Top Layer And Track (3300.787mil,1013mil)(3300.787mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R26-1(3321.457mil,1040mil) on Top Layer And Track (3300.787mil,1013mil)(3399mil,1013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R26-1(3321.457mil,1040mil) on Top Layer And Track (3300.787mil,1067.559mil)(3399mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R26-2(3378.543mil,1040mil) on Top Layer And Track (3300.787mil,1013mil)(3399mil,1013mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R26-2(3378.543mil,1040mil) on Top Layer And Track (3300.787mil,1067.559mil)(3399mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R26-2(3378.543mil,1040mil) on Top Layer And Track (3399mil,1013mil)(3399mil,1067.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R27-1(3215mil,306.457mil) on Bottom Layer And Track (3188mil,285.787mil)(3188mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R27-1(3215mil,306.457mil) on Bottom Layer And Track (3188mil,285.787mil)(3242.559mil,285.787mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R27-1(3215mil,306.457mil) on Bottom Layer And Track (3242.559mil,285.787mil)(3242.559mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R27-2(3215mil,363.543mil) on Bottom Layer And Track (3188mil,285.787mil)(3188mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R27-2(3215mil,363.543mil) on Bottom Layer And Track (3188mil,384mil)(3242.559mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R27-2(3215mil,363.543mil) on Bottom Layer And Track (3242.559mil,285.787mil)(3242.559mil,384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(2367.921mil,4651.543mil) on Top Layer And Text "C81" (2347mil,4640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R29-2(2367.921mil,4651.543mil) on Top Layer And Track (2347.465mil,4623.984mil)(2347.465mil,4678.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R29-2(2367.921mil,4651.543mil) on Top Layer And Track (2347.465mil,4623.984mil)(2445.677mil,4623.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R29-2(2367.921mil,4651.543mil) on Top Layer And Track (2347.465mil,4678.543mil)(2445.677mil,4678.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R30-2(1740mil,5336.457mil) on Top Layer And Track (1713mil,5316mil)(1713mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R30-2(1740mil,5336.457mil) on Top Layer And Track (1713mil,5316mil)(1767.559mil,5316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R30-2(1740mil,5336.457mil) on Top Layer And Track (1767.559mil,5316mil)(1767.559mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(1449mil,3033mil) on Top Layer And Track (1371.457mil,3005.441mil)(1469.669mil,3005.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R3-1(1449mil,3033mil) on Top Layer And Track (1371.457mil,3060mil)(1469.669mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R3-1(1449mil,3033mil) on Top Layer And Track (1469.669mil,3005.441mil)(1469.669mil,3060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(2366.394mil,4839.543mil) on Top Layer And Text "R33" (2347.992mil,4829.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R31-1(2366.394mil,4839.543mil) on Top Layer And Track (2345.724mil,4812.543mil)(2345.724mil,4867.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R31-1(2366.394mil,4839.543mil) on Top Layer And Track (2345.724mil,4812.543mil)(2443.937mil,4812.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R31-1(2366.394mil,4839.543mil) on Top Layer And Track (2345.724mil,4867.102mil)(2443.937mil,4867.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(2423.48mil,4839.543mil) on Top Layer And Text "R33" (2347.992mil,4829.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R31-2(2423.48mil,4839.543mil) on Top Layer And Track (2345.724mil,4812.543mil)(2443.937mil,4812.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R31-2(2423.48mil,4839.543mil) on Top Layer And Track (2345.724mil,4867.102mil)(2443.937mil,4867.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R31-2(2423.48mil,4839.543mil) on Top Layer And Track (2443.937mil,4812.543mil)(2443.937mil,4867.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R32-1(1820mil,5393.543mil) on Top Layer And Track (1793mil,5316mil)(1793mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R32-1(1820mil,5393.543mil) on Top Layer And Track (1793mil,5414.213mil)(1847.559mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R32-1(1820mil,5393.543mil) on Top Layer And Track (1847.559mil,5316mil)(1847.559mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R32-2(1820mil,5336.457mil) on Top Layer And Track (1793mil,5316mil)(1793mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R32-2(1820mil,5336.457mil) on Top Layer And Track (1793mil,5316mil)(1847.559mil,5316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R32-2(1820mil,5336.457mil) on Top Layer And Track (1847.559mil,5316mil)(1847.559mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-1(525mil,3051.457mil) on Top Layer And Text "C111" (501mil,3049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R40-1(525mil,3051.457mil) on Top Layer And Track (497.441mil,3030.787mil)(497.441mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R40-1(525mil,3051.457mil) on Top Layer And Track (497.441mil,3030.787mil)(552mil,3030.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R40-1(525mil,3051.457mil) on Top Layer And Track (552mil,3030.787mil)(552mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R40-2(525mil,3108.543mil) on Top Layer And Track (497.441mil,3030.787mil)(497.441mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R40-2(525mil,3108.543mil) on Top Layer And Track (497.441mil,3129mil)(552mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R40-2(525mil,3108.543mil) on Top Layer And Track (552mil,3030.787mil)(552mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R41-1(1250mil,4435mil) on Top Layer And Track (1223mil,4357.457mil)(1223mil,4455.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R41-1(1250mil,4435mil) on Top Layer And Track (1223mil,4455.669mil)(1277.559mil,4455.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R41-1(1250mil,4435mil) on Top Layer And Track (1277.559mil,4357.457mil)(1277.559mil,4455.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R41-2(1250mil,4377.913mil) on Top Layer And Track (1223mil,4357.457mil)(1223mil,4455.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R41-2(1250mil,4377.913mil) on Top Layer And Track (1223mil,4357.457mil)(1277.559mil,4357.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R41-2(1250mil,4377.913mil) on Top Layer And Track (1277.559mil,4357.457mil)(1277.559mil,4455.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R47-2(1500mil,5393.756mil) on Top Layer And Track (1472.441mil,5316mil)(1472.441mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.63mil < 10mil) Between Pad R47-2(1500mil,5393.756mil) on Top Layer And Track (1472.441mil,5414.213mil)(1527mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R47-2(1500mil,5393.756mil) on Top Layer And Track (1527mil,5316mil)(1527mil,5414.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.284mil < 10mil) Between Pad R48-1(1555mil,4173.543mil) on Top Layer And Track (1528mil,4096mil)(1528mil,4194.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R48-1(1555mil,4173.543mil) on Top Layer And Track (1528mil,4194.213mil)(1582.559mil,4194.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.843mil < 10mil) Between Pad R48-1(1555mil,4173.543mil) on Top Layer And Track (1582.559mil,4096mil)(1582.559mil,4194.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW1-A1(269.961mil,867.756mil) on Top Layer And Track (151.85mil,855.945mil)(230.591mil,855.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW1-A1(269.961mil,867.756mil) on Top Layer And Track (309.331mil,855.945mil)(317.205mil,855.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW1-A2(269.961mil,592.165mil) on Top Layer And Track (151.85mil,603.976mil)(230.591mil,603.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW1-A2(269.961mil,592.165mil) on Top Layer And Track (309.331mil,603.976mil)(317.205mil,603.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW1-B1(112.48mil,867.756mil) on Top Layer And Track (151.85mil,855.945mil)(230.591mil,855.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad SW1-B1(112.48mil,867.756mil) on Top Layer And Track (65.236mil,855.945mil)(73.11mil,855.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U10-1(2297.835mil,5105mil) on Top Layer And Text "U12" (2275mil,5081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.492mil < 10mil) Between Pad U10-1(2297.835mil,5105mil) on Top Layer And Track (2324mil,5088.268mil)(2324mil,5120.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.492mil < 10mil) Between Pad U10-2(2402.165mil,5105mil) on Top Layer And Track (2376mil,5088.268mil)(2376mil,5120.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.492mil < 10mil) Between Pad U11-2(2462.835mil,5015mil) on Top Layer And Track (2489mil,4999.252mil)(2489mil,5031.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.492mil < 10mil) Between Pad U12-2(2402.165mil,5015mil) on Top Layer And Track (2376mil,4998.268mil)(2376mil,5030.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.492mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad U1-47(1006.142mil,1325mil) on Top Layer And Text "C20" (1008mil,1263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.33mil < 10mil) Between Pad U1-48(1025.827mil,1325mil) on Top Layer And Text "C20" (1008mil,1263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.946mil < 10mil) Between Pad U1-49(1045.512mil,1325mil) on Top Layer And Text "C20" (1008mil,1263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.946mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.545mil < 10mil) Between Pad U1-50(1065.197mil,1325mil) on Top Layer And Text "C20" (1008mil,1263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.124mil < 10mil) Between Pad U1-51(1084.882mil,1325mil) on Top Layer And Text "C20" (1008mil,1263mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.124mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U17-4(1206.909mil,3740.709mil) on Top Layer And Text "C125" (1118mil,3735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad U18-3(1619.527mil,4362.291mil) on Top Layer And Track (1541mil,4393mil)(1639mil,4393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad U18-4(1599.842mil,4362.291mil) on Top Layer And Track (1541mil,4393mil)(1639mil,4393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Pad U18-5(1580.158mil,4362.291mil) on Top Layer And Track (1541mil,4393mil)(1639mil,4393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.113mil < 10mil) Between Pad U18-6(1560.472mil,4362.244mil) on Top Layer And Track (1541mil,4393mil)(1639mil,4393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.113mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.932mil < 10mil) Between Pad U5-1(3416.614mil,4713.11mil) on Top Layer And Track (3428.425mil,4715.079mil)(3450.079mil,4693.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.932mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y1-2(443.504mil,1611.693mil) on Top Layer And Text "C36" (427mil,1590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Y1-3(506.496mil,1611.693mil) on Top Layer And Text "C36" (427mil,1590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :342

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (819mil,1656mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Matched Lengths(Delay Tolerance=800ps Target=Not defined) (InNetClass('RAM_DATA'))
Rule Violations :0

Processing Rule : Matched Lengths(Delay Tolerance=800ps Target=Not defined) (InNetClass('RAM_ADDRESS'))
Rule Violations :0

Processing Rule : Room_SRAM (Bounding Region = (3455.236mil, 1969.094mil, 3984.764mil, 2730.905mil) (InComponentClass('Room Definition1'))
Rule Violations :0

Processing Rule : Room_STM (Bounding Region = (1397.677mil, 1282.677mil, 2482.323mil, 2367.323mil) (InComponentClass('Room Definition2'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01