# TCL File Generated by Component Editor 21.1
# Thu Mar 03 17:43:08 KST 2022
# DO NOT MODIFY


# 
# simple_soma "simple_soma" v1.0.1
#  2022.03.03.17:43:08
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module simple_soma
# 
set_module_property DESCRIPTION ""
set_module_property NAME simple_soma
set_module_property VERSION 1.0.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME simple_soma
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL simple_soma
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file simple_soma.vhd VHDL PATH src/simple_soma.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter THRESHOLD INTEGER 10
set_parameter_property THRESHOLD DEFAULT_VALUE 10
set_parameter_property THRESHOLD DISPLAY_NAME THRESHOLD
set_parameter_property THRESHOLD TYPE INTEGER
set_parameter_property THRESHOLD UNITS None
set_parameter_property THRESHOLD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property THRESHOLD HDL_PARAMETER true
add_parameter TIME_WIDTH INTEGER 8
set_parameter_property TIME_WIDTH DEFAULT_VALUE 8
set_parameter_property TIME_WIDTH DISPLAY_NAME TIME_WIDTH
set_parameter_property TIME_WIDTH TYPE INTEGER
set_parameter_property TIME_WIDTH UNITS None
set_parameter_property TIME_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TIME_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point m_synapse
# 
add_interface m_synapse avalon start
set_interface_property m_synapse addressUnits SYMBOLS
set_interface_property m_synapse associatedClock clock
set_interface_property m_synapse associatedReset reset_sink
set_interface_property m_synapse bitsPerSymbol 8
set_interface_property m_synapse burstOnBurstBoundariesOnly false
set_interface_property m_synapse burstcountUnits WORDS
set_interface_property m_synapse doStreamReads false
set_interface_property m_synapse doStreamWrites false
set_interface_property m_synapse holdTime 0
set_interface_property m_synapse linewrapBursts false
set_interface_property m_synapse maximumPendingReadTransactions 0
set_interface_property m_synapse maximumPendingWriteTransactions 0
set_interface_property m_synapse readLatency 0
set_interface_property m_synapse readWaitTime 1
set_interface_property m_synapse setupTime 0
set_interface_property m_synapse timingUnits Cycles
set_interface_property m_synapse writeWaitTime 0
set_interface_property m_synapse ENABLED true
set_interface_property m_synapse EXPORT_OF ""
set_interface_property m_synapse PORT_NAME_MAP ""
set_interface_property m_synapse CMSIS_SVD_VARIABLES ""
set_interface_property m_synapse SVD_ADDRESS_GROUP ""

add_interface_port m_synapse avalon_master_1_address address Output 1
add_interface_port m_synapse avs_m_read_synapse read Output 1
add_interface_port m_synapse avs_m_readdata_synapse readdata Input "((time_width-1)) - (0) + 1"
add_interface_port m_synapse m_synapse_waitrequest waitrequest Input 1


# 
# connection point m_spike
# 
add_interface m_spike avalon start
set_interface_property m_spike addressUnits SYMBOLS
set_interface_property m_spike associatedClock clock
set_interface_property m_spike associatedReset reset_sink
set_interface_property m_spike bitsPerSymbol 8
set_interface_property m_spike burstOnBurstBoundariesOnly false
set_interface_property m_spike burstcountUnits WORDS
set_interface_property m_spike doStreamReads false
set_interface_property m_spike doStreamWrites false
set_interface_property m_spike holdTime 0
set_interface_property m_spike linewrapBursts false
set_interface_property m_spike maximumPendingReadTransactions 0
set_interface_property m_spike maximumPendingWriteTransactions 0
set_interface_property m_spike readLatency 0
set_interface_property m_spike readWaitTime 1
set_interface_property m_spike setupTime 0
set_interface_property m_spike timingUnits Cycles
set_interface_property m_spike writeWaitTime 0
set_interface_property m_spike ENABLED true
set_interface_property m_spike EXPORT_OF ""
set_interface_property m_spike PORT_NAME_MAP ""
set_interface_property m_spike CMSIS_SVD_VARIABLES ""
set_interface_property m_spike SVD_ADDRESS_GROUP ""

add_interface_port m_spike m_spike_address address Output 1
add_interface_port m_spike avs_m_write_spike write Output 1
add_interface_port m_spike avs_m_writedata_spike_time writedata Output "((time_width-1)) - (0) + 1"
add_interface_port m_spike avs_m_waitrequest waitrequest Input 1


# 
# connection point m_time
# 
add_interface m_time avalon start
set_interface_property m_time addressUnits SYMBOLS
set_interface_property m_time associatedClock clock
set_interface_property m_time associatedReset reset_sink
set_interface_property m_time bitsPerSymbol 8
set_interface_property m_time burstOnBurstBoundariesOnly false
set_interface_property m_time burstcountUnits WORDS
set_interface_property m_time doStreamReads false
set_interface_property m_time doStreamWrites false
set_interface_property m_time holdTime 0
set_interface_property m_time linewrapBursts false
set_interface_property m_time maximumPendingReadTransactions 0
set_interface_property m_time maximumPendingWriteTransactions 0
set_interface_property m_time readLatency 0
set_interface_property m_time readWaitTime 1
set_interface_property m_time setupTime 0
set_interface_property m_time timingUnits Cycles
set_interface_property m_time writeWaitTime 0
set_interface_property m_time ENABLED true
set_interface_property m_time EXPORT_OF ""
set_interface_property m_time PORT_NAME_MAP ""
set_interface_property m_time CMSIS_SVD_VARIABLES ""
set_interface_property m_time SVD_ADDRESS_GROUP ""

add_interface_port m_time avs_m_address address Output 1
add_interface_port m_time avs_m_read_time read Output 1
add_interface_port m_time avs_m_readdata_time readdata Input "((time_width-1)) - (0) + 1"
add_interface_port m_time m_time_waitrequest waitrequest Input 1

