
---------- Begin Simulation Statistics ----------
final_tick                                77824760934                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211630                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671540                       # Number of bytes of host memory used
host_op_rate                                   231573                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   472.52                       # Real time elapsed on the host
host_tick_rate                              164700778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077825                       # Number of seconds simulated
sim_ticks                                 77824760934                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.166788                       # CPI: cycles per instruction
system.cpu.discardedOps                        459902                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         6098594                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.857054                       # IPC: instructions per cycle
system.cpu.numCycles                        116678802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110580208                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       192980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       386852                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            425                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399531                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340769                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80909                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8732009                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730708                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.985101                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049829                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299765                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133858                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1031                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35570838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35570838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35574143                       # number of overall hits
system.cpu.dcache.overall_hits::total        35574143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        83617                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83617                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        83655                       # number of overall misses
system.cpu.dcache.overall_misses::total         83655                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5704640228                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5704640228                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5704640228                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5704640228                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654455                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654455                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657798                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002346                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002346                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68223.450112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68223.450112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68192.459841                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68192.459841                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50846                       # number of writebacks
system.cpu.dcache.writebacks::total             50846                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24260                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24260                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24260                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59391                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4372687918                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4372687918                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4374244696                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4374244696                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001665                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001665                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001666                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73667.603113                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73667.603113                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73651.642437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73651.642437                       # average overall mshr miss latency
system.cpu.dcache.replacements                  58879                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21384179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21384179                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1077018907                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1077018907                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38047.794079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38047.794079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20565                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    898564391                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    898564391                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43693.867785                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43693.867785                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14186659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55310                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4627621321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4627621321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83666.991882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83666.991882                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3474123527                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3474123527                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002724                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 89557.731671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 89557.731671                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3305                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3305                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011367                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011367                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           34                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1556778                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1556778                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010171                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010171                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 45787.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45787.588235                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.336025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35811546                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59391                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            602.979340                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.336025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         286745871                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        286745871                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49406172                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098841                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762482                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27627946                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27627946                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27627946                       # number of overall hits
system.cpu.icache.overall_hits::total        27627946                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       134486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         134486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       134486                       # number of overall misses
system.cpu.icache.overall_misses::total        134486                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2368045431                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2368045431                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2368045431                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2368045431                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27762432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27762432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27762432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27762432                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004844                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17608.118548                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17608.118548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17608.118548                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17608.118548                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       134096                       # number of writebacks
system.cpu.icache.writebacks::total            134096                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       134486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       134486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       134486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       134486                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2188641107                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2188641107                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2188641107                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2188641107                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004844                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004844                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16274.118548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16274.118548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16274.118548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16274.118548                       # average overall mshr miss latency
system.cpu.icache.replacements                 134096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27627946                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27627946                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       134486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        134486                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2368045431                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2368045431                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27762432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27762432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17608.118548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17608.118548                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       134486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       134486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2188641107                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2188641107                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004844                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16274.118548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16274.118548                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           389.704285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27762432                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            134486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            206.433621                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   389.704285                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.761141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.761141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          55659350                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         55659350                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  77824760934                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               133972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                13781                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147753                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              133972                       # number of overall hits
system.l2.overall_hits::.cpu.data               13781                       # number of overall hits
system.l2.overall_hits::total                  147753                       # number of overall hits
system.l2.demand_misses::.cpu.inst                514                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45610                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46124                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               514                       # number of overall misses
system.l2.overall_misses::.cpu.data             45610                       # number of overall misses
system.l2.overall_misses::total                 46124                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42971475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4062353495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4105324970                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42971475                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4062353495                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4105324970                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           134486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            59391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          134486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           59391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.003822                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.767961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.237903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003822                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.767961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.237903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83602.091440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89067.167178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89006.265068                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83602.091440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89067.167178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89006.265068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37322                       # number of writebacks
system.l2.writebacks::total                     37322                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46120                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35964686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3440422477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3476387163                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35964686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3440422477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3476387163                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.767894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.237883                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.767894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.237883                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69970.206226                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75437.935294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75376.998330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69970.206226                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75437.935294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75376.998330                       # average overall mshr miss latency
system.l2.replacements                          37935                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50846                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50846                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       134085                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           134085                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       134085                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       134085                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3396500068                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3396500068                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87556.714477                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87556.714477                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2867692477                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2867692477                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73924.842158                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73924.842158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         133972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             133972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              514                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42971475                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42971475                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       134486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         134486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003822                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83602.091440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83602.091440                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          514                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35964686                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35964686                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69970.206226                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69970.206226                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    665853427                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    665853427                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20599                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.330987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.330987                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97661.106923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97661.106923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6814                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    572730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    572730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.330793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.330793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84051.951864                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84051.951864                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8006.928118                       # Cycle average of tags in use
system.l2.tags.total_refs                      386825                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46127                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.386086                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.595779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        35.392111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7969.940229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977408                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4047                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3140767                       # Number of tag accesses
system.l2.tags.data_accesses                  3140767                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000932539364                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2089                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2089                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              148988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46120                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37322                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46120                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37322                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     25                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46120                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37322                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.065103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.994271                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.709881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          2088     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2089                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.858305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.842703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              241     11.54%     11.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.10%     11.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1658     79.37%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      9.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2089                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2951680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2388608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     37.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     30.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77824050579                       # Total gap between requests
system.mem_ctrls.avgGap                     932672.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        32896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2917184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2387584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 422693.235484497738                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 37484008.495367489755                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 30678976.348219208419                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          514                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37322                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12874670                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1393123497                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1739864247086                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25048.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30546.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  46617658.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        32896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2918784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2951680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2388608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2388608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          514                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46120                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37322                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37322                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       422693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     37504568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         37927261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       422693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       422693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     30692134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        30692134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     30692134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       422693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     37504568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        68619395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46095                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37306                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2876                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2882                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2239                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2305                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2259                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2352                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               541716917                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230475000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1405998167                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11752.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30502.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               26184                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25163                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   166.524194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.806575                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   177.055085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14670     45.77%     45.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11772     36.73%     82.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2003      6.25%     88.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1255      3.92%     92.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          951      2.97%     95.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          633      1.97%     97.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          299      0.93%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          155      0.48%     99.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          315      0.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2950080                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2387584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               37.906702                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               30.678976                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               61.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       113997240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        60587175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      163306080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      96465600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6143326800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18706343220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14131998240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   39416024355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.471512                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36556562513                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2598700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  38669498421                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       114868320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61053960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165812220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      98271720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6143326800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19008239730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13877769600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   39469342350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.156615                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  35892220435                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2598700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  39333840499                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37322                       # Transaction distribution
system.membus.trans_dist::CleanEvict              189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       129751                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 129751                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5340288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5340288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46120                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           271145722                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247511737                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            155085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        88168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       134096                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        134486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       403068                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       177661                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                580729                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     17189248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7055168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               24244416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           37935                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2388608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           231812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001971                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044841                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 231360     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    447      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             231812                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77824760934                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          504742912                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         269106486                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         118844055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
