###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:29:03 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][18] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.577
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.824
  Arrival Time                  1.824
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.359 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.570 |    1.570 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.699 |    1.699 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U94            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.759 |    1.759 | 
     | tx_core/axi_master/link_addr_0_fifo/U128           | D v -> Y ^   | OAI22X1  | 0.066 | 0.065 |   1.824 |    1.824 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.824 |    1.824 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.359 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.570 |    1.570 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.007 |   1.577 |    1.577 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[1][27] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.524
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.770
  Arrival Time                  1.770
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.525 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.771 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.976 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.150 | 
     | tx_core/axi_master/link_addr_1_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.153 |   1.304 |    1.303 | 
     | tx_core/axi_master/link_addr_1_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.213 |   1.517 |    1.517 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.645 |    1.645 | 
     | 1][27]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U70            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.705 |    1.705 | 
     | tx_core/axi_master/link_addr_1_fifo/U152           | D v -> Y ^   | OAI22X1  | 0.066 | 0.065 |   1.770 |    1.770 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.770 |    1.770 | 
     | 1][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.525 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.772 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.976 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.151 | 
     | tx_core/axi_master/link_addr_1_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.153 |   1.304 |    1.304 | 
     | tx_core/axi_master/link_addr_1_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.213 |   1.517 |    1.517 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.131 | 0.007 |   1.524 |    1.524 | 
     | 1][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][11] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.579
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  1.826
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.571 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.131 |   1.702 |    1.702 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U90            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.762 |    1.762 | 
     | tx_core/axi_master/link_addr_2_fifo/U135           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.826 |    1.826 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.826 |    1.826 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.572 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.132 | 0.008 |   1.579 |    1.579 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][14] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.579
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  1.826
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.576 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.126 |   1.702 |    1.702 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U93            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.761 |    1.761 | 
     | tx_core/axi_master/link_addr_2_fifo/U132           | D v -> Y ^   | OAI22X1  | 0.066 | 0.065 |   1.826 |    1.826 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.826 |    1.826 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.576 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.136 | 0.004 |   1.579 |    1.580 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][8] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.576
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.823
  Arrival Time                  1.823
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.358 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   1.575 |    1.575 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.123 |   1.698 |    1.698 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U84            | A ^ -> Y v   | INVX2    | 0.053 | 0.060 |   1.759 |    1.758 | 
     | tx_core/axi_master/link_addr_0_fifo/U138           | D v -> Y ^   | OAI22X1  | 0.066 | 0.065 |   1.823 |    1.823 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.823 |    1.823 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.359 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   1.575 |    1.576 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.131 | 0.001 |   1.576 |    1.577 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][0] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][0] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][0] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.572
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.819
  Arrival Time                  1.819
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_2_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.111 | 0.171 |   1.357 |    1.357 | 
     | tx_core/axi_master/link_addr_2_fifo/n35__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.211 |   1.568 |    1.567 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.128 |   1.695 |    1.695 | 
     | 0][0]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U79            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.756 |    1.755 | 
     | tx_core/axi_master/link_addr_2_fifo/U146           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.819 |    1.818 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.819 |    1.819 | 
     | 0][0]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.000 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.228 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.111 | 0.171 |   1.357 |    1.358 | 
     | tx_core/axi_master/link_addr_2_fifo/n35__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.211 |   1.568 |    1.568 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   1.572 |    1.572 | 
     | 0][0]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][9] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.598
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.843
  Arrival Time                  1.844
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.366 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.592 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.722 |    1.721 | 
     | 1][9]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U56            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.779 |    1.779 | 
     | tx_core/axi_master/link_addr_2_fifo/U170           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.844 |    1.843 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.844 |    1.843 | 
     | 1][9]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.367 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.594 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.004 |   1.598 |    1.598 | 
     | 1][9]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][23] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.591
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.837
  Arrival Time                  1.838
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.705 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.361 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.587 |    1.587 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.715 |    1.714 | 
     | 1][23]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U70            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.773 |    1.772 | 
     | tx_core/axi_master/link_addr_2_fifo/U156           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.838 |    1.837 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.838 |    1.837 | 
     | 1][23]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.362 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.587 |    1.588 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.004 |   1.591 |    1.592 | 
     | 1][23]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][20] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.579
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  1.826
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.359 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.575 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.125 |   1.701 |    1.701 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U99            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.761 |    1.760 | 
     | tx_core/axi_master/link_addr_2_fifo/U126           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.826 |    1.825 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.826 |    1.825 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.953 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.361 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.577 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.136 | 0.003 |   1.579 |    1.579 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][18] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][18] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.849
  Arrival Time                  1.850
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.186 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.368 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.599 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.129 |   1.729 |    1.728 | 
     | 1][18]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U62            | A ^ -> Y v   | INVX2    | 0.050 | 0.058 |   1.787 |    1.786 | 
     | tx_core/axi_master/link_addr_0_fifo/U161           | D v -> Y ^   | OAI22X1  | 0.064 | 0.063 |   1.850 |    1.849 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.850 |    1.849 | 
     | 1][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.370 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.600 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.149 | 0.004 |   1.603 |    1.604 | 
     | 1][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[0][11] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.519
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.766
  Arrival Time                  1.767
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.524 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.771 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.975 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.150 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.154 |   1.304 |    1.304 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.518 |    1.517 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.123 |   1.640 |    1.639 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U86            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.700 |    1.699 | 
     | tx_core/axi_master/link_addr_1_fifo/U135           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.766 |    1.766 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.767 |    1.766 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.526 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.772 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.977 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.151 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.154 |   1.304 |    1.305 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.518 |    1.519 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.001 |   1.519 |    1.520 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][26] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.589
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.836
  Arrival Time                  1.836
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.467 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.587 |    1.586 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.126 |   1.713 |    1.712 | 
     | 1][26]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U73            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.771 |    1.770 | 
     | tx_core/axi_master/link_addr_2_fifo/U153           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.836 |    1.835 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.836 |    1.836 | 
     | 1][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.468 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.362 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.587 |    1.588 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.002 |   1.589 |    1.590 | 
     | 1][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[1][24] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.533
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.780
  Arrival Time                  1.781
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.524 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.771 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.975 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.150 | 
     | tx_core/axi_master/link_addr_1_fifo/U14            | A ^ -> Y ^   | BUFX2    | 0.131 | 0.159 |   1.309 |    1.308 | 
     | tx_core/axi_master/link_addr_1_fifo/n30__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   1.525 |    1.523 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.130 |   1.654 |    1.653 | 
     | 1][24]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U67            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.714 |    1.713 | 
     | tx_core/axi_master/link_addr_1_fifo/U155           | D v -> Y ^   | OAI22X1  | 0.069 | 0.067 |   1.780 |    1.779 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.781 |    1.780 | 
     | 1][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.526 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.773 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.977 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.152 | 
     | tx_core/axi_master/link_addr_1_fifo/U14            | A ^ -> Y ^   | BUFX2    | 0.131 | 0.159 |   1.309 |    1.310 | 
     | tx_core/axi_master/link_addr_1_fifo/n30__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.215 |   1.525 |    1.526 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.008 |   1.533 |    1.534 | 
     | 1][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][15] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.576
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  1.823
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.358 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.570 |    1.569 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.129 |   1.700 |    1.699 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U91            | A ^ -> Y v   | INVX2    | 0.051 | 0.060 |   1.759 |    1.758 | 
     | tx_core/axi_master/link_addr_0_fifo/U131           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.823 |    1.822 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.823 |    1.822 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.187 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.360 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.570 |    1.571 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.005 |   1.576 |    1.577 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[0][13] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.521
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.767
  Arrival Time                  1.768
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.524 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.770 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.975 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.149 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.154 |   1.304 |    1.303 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.518 |    1.517 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.127 |   1.644 |    1.643 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U88            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.704 |    1.703 | 
     | tx_core/axi_master/link_addr_1_fifo/U133           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.768 |    1.767 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.768 |    1.767 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.526 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.773 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.977 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.152 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.154 |   1.304 |    1.305 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.518 |    1.519 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.003 |   1.521 |    1.522 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][2] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.597
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.843
  Arrival Time                  1.844
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.366 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.592 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.721 |    1.720 | 
     | 1][2]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U49            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.779 |    1.778 | 
     | tx_core/axi_master/link_addr_2_fifo/U177           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.844 |    1.843 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.844 |    1.843 | 
     | 1][2]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.368 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.594 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.004 |   1.597 |    1.598 | 
     | 1][2]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][6] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.570
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.817
  Arrival Time                  1.818
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.111 | 0.171 |   1.357 |    1.356 | 
     | tx_core/axi_master/link_addr_2_fifo/n35__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.211 |   1.568 |    1.566 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.123 |   1.691 |    1.690 | 
     | 0][6]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U85            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.751 |    1.750 | 
     | tx_core/axi_master/link_addr_2_fifo/U140           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.818 |    1.816 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.818 |    1.817 | 
     | 0][6]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.111 | 0.171 |   1.357 |    1.358 | 
     | tx_core/axi_master/link_addr_2_fifo/n35__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.211 |   1.568 |    1.569 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.002 |   1.570 |    1.571 | 
     | 0][6]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][24] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.596
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.842
  Arrival Time                  1.843
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.136 | 0.182 |   1.368 |    1.367 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.219 |   1.587 |    1.586 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.134 |   1.720 |    1.719 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U100           | A ^ -> Y v   | INVX2    | 0.051 | 0.060 |   1.780 |    1.779 | 
     | tx_core/axi_master/link_addr_0_fifo/U122           | D v -> Y ^   | OAI22X1  | 0.064 | 0.063 |   1.843 |    1.842 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.843 |    1.842 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.136 | 0.182 |   1.368 |    1.369 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.219 |   1.587 |    1.588 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.142 | 0.009 |   1.596 |    1.597 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][26] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.849
  Arrival Time                  1.850
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.952 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.368 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.225 |   1.594 |    1.593 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.135 |   1.729 |    1.727 | 
     | 1][26]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U70            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.787 |    1.785 | 
     | tx_core/axi_master/link_addr_0_fifo/U153           | D v -> Y ^   | OAI22X1  | 0.065 | 0.064 |   1.850 |    1.849 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.850 |    1.849 | 
     | 1][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.706 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.370 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.146 | 0.225 |   1.594 |    1.595 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.146 | 0.009 |   1.603 |    1.604 | 
     | 1][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][20] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.580
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.826
  Arrival Time                  1.828
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.357 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   1.575 |    1.574 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.126 |   1.701 |    1.700 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U96            | A ^ -> Y v   | INVX2    | 0.053 | 0.061 |   1.762 |    1.761 | 
     | tx_core/axi_master/link_addr_0_fifo/U126           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.827 |    1.826 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.828 |    1.826 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.360 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.216 |   1.575 |    1.577 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.131 | 0.004 |   1.580 |    1.581 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][31] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.586
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.832
  Arrival Time                  1.834
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.227 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.127 | 0.180 |   1.366 |    1.365 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.578 |    1.577 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.131 |   1.709 |    1.708 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U110           | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.770 |    1.768 | 
     | tx_core/axi_master/link_addr_2_fifo/U115           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.833 |    1.832 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.834 |    1.832 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.001 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.229 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.127 | 0.180 |   1.366 |    1.367 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.578 |    1.579 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.007 |   1.586 |    1.587 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][7] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.597
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.843
  Arrival Time                  1.845
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.365 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.592 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.721 |    1.720 | 
     | 1][7]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U54            | A ^ -> Y v   | INVX2    | 0.050 | 0.058 |   1.779 |    1.778 | 
     | tx_core/axi_master/link_addr_2_fifo/U172           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.844 |    1.843 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.845 |    1.843 | 
     | 1][7]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.368 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.595 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.004 |   1.597 |    1.599 | 
     | 1][7]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][14] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.603
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.849
  Arrival Time                  1.850
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.368 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.598 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.130 |   1.729 |    1.728 | 
     | 1][14]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U58            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.787 |    1.786 | 
     | tx_core/axi_master/link_addr_0_fifo/U165           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.850 |    1.848 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.850 |    1.849 | 
     | 1][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.371 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.601 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.149 | 0.003 |   1.603 |    1.604 | 
     | 1][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][13] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.576
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.823
  Arrival Time                  1.825
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.358 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.570 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.127 |   1.699 |    1.697 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U92            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.758 |    1.756 | 
     | tx_core/axi_master/link_addr_2_fifo/U133           | D v -> Y ^   | OAI22X1  | 0.068 | 0.067 |   1.825 |    1.823 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.825 |    1.823 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.361 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.573 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.132 | 0.005 |   1.576 |    1.578 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][14] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.590
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.836
  Arrival Time                  1.837
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.704 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.587 |    1.586 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.127 |   1.714 |    1.712 | 
     | 1][14]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U61            | A ^ -> Y v   | INVX2    | 0.050 | 0.059 |   1.772 |    1.771 | 
     | tx_core/axi_master/link_addr_2_fifo/U165           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.837 |    1.836 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.837 |    1.836 | 
     | 1][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.954 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.363 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.587 |    1.589 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.003 |   1.590 |    1.591 | 
     | 1][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][11] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.583
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.830
  Arrival Time                  1.832
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.365 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.214 |   1.581 |    1.579 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.125 |   1.706 |    1.704 | 
     | 1][11]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U58            | A ^ -> Y v   | INVX2    | 0.051 | 0.060 |   1.765 |    1.764 | 
     | tx_core/axi_master/link_addr_2_fifo/U168           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.832 |    1.830 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.832 |    1.830 | 
     | 1][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.369 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.214 |   1.581 |    1.582 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.002 |   1.583 |    1.585 | 
     | 1][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][15] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.604
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.849
  Arrival Time                  1.851
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.367 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.598 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.130 |   1.730 |    1.728 | 
     | 1][15]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U59            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.788 |    1.786 | 
     | tx_core/axi_master/link_addr_0_fifo/U164           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.851 |    1.849 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.851 |    1.849 | 
     | 1][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.371 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.602 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.149 | 0.004 |   1.604 |    1.605 | 
     | 1][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][25] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.590
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.836
  Arrival Time                  1.838
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.127 | 0.180 |   1.366 |    1.364 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.222 |   1.588 |    1.586 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.126 |   1.714 |    1.712 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U104           | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.774 |    1.772 | 
     | tx_core/axi_master/link_addr_2_fifo/U121           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.838 |    1.836 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.838 |    1.836 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.127 | 0.180 |   1.366 |    1.368 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.222 |   1.588 |    1.590 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.141 | 0.002 |   1.590 |    1.592 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[1][30] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][30] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.524
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.770
  Arrival Time                  1.772
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.523 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.770 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.974 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.149 | 
     | tx_core/axi_master/link_addr_1_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.153 |   1.304 |    1.302 | 
     | tx_core/axi_master/link_addr_1_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.213 |   1.517 |    1.515 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.131 |   1.648 |    1.646 | 
     | 1][30]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U73            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.707 |    1.706 | 
     | tx_core/axi_master/link_addr_1_fifo/U149           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.772 |    1.770 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.772 |    1.770 | 
     | 1][30]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.527 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.773 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.977 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.152 | 
     | tx_core/axi_master/link_addr_1_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.153 |   1.304 |    1.305 | 
     | tx_core/axi_master/link_addr_1_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.213 |   1.517 |    1.519 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.131 | 0.007 |   1.524 |    1.526 | 
     | 1][30]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][12] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.575
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  1.823
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.185 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.357 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.570 |    1.568 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.128 |   1.698 |    1.696 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U88            | A ^ -> Y v   | INVX2    | 0.051 | 0.060 |   1.758 |    1.756 | 
     | tx_core/axi_master/link_addr_0_fifo/U134           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.823 |    1.821 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.823 |    1.822 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.172 |   1.359 |    1.361 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.570 |    1.572 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.005 |   1.575 |    1.577 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][5] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.598
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.844
  Arrival Time                  1.846
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.365 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.591 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.129 |   1.722 |    1.720 | 
     | 1][5]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U52            | A ^ -> Y v   | INVX2    | 0.050 | 0.058 |   1.780 |    1.778 | 
     | tx_core/axi_master/link_addr_2_fifo/U174           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.845 |    1.843 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.846 |    1.844 | 
     | 1][5]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.369 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.595 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.005 |   1.598 |    1.600 | 
     | 1][5]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][6] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.575
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.821
  Arrival Time                  1.823
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.466 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_0_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.164 |   1.350 |    1.349 | 
     | tx_core/axi_master/link_addr_0_fifo/n30__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.147 | 0.224 |   1.574 |    1.572 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.127 |   1.701 |    1.699 | 
     | 1][6]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U50            | A ^ -> Y v   | INVX2    | 0.048 | 0.057 |   1.759 |    1.757 | 
     | tx_core/axi_master/link_addr_0_fifo/U173           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.823 |    1.821 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.823 |    1.821 | 
     | 1][6]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.469 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.164 |   1.350 |    1.352 | 
     | tx_core/axi_master/link_addr_0_fifo/n30__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.147 | 0.224 |   1.574 |    1.576 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.147 | 0.001 |   1.575 |    1.577 | 
     | 1][6]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[0][17] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.520
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.767
  Arrival Time                  1.769
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.523 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.770 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.974 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.149 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.154 |   1.304 |    1.302 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.518 |    1.516 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.126 |   1.644 |    1.642 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U92            | A ^ -> Y v   | INVX2    | 0.050 | 0.058 |   1.702 |    1.700 | 
     | tx_core/axi_master/link_addr_1_fifo/U129           | D v -> Y ^   | OAI22X1  | 0.069 | 0.067 |   1.769 |    1.767 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.769 |    1.767 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.527 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.774 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.978 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.153 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.154 |   1.304 |    1.306 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.213 |   1.518 |    1.520 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.003 |   1.520 |    1.522 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][28] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.576
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  1.824
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_0_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.170 |   1.356 |    1.354 | 
     | tx_core/axi_master/link_addr_0_fifo/n32__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.213 |   1.569 |    1.567 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.132 |   1.701 |    1.699 | 
     | 1][28]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U72            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.761 |    1.759 | 
     | tx_core/axi_master/link_addr_0_fifo/U151           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.824 |    1.822 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.824 |    1.822 | 
     | 1][28]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_0_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.170 |   1.356 |    1.358 | 
     | tx_core/axi_master/link_addr_0_fifo/n32__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.139 | 0.213 |   1.569 |    1.572 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.140 | 0.007 |   1.576 |    1.578 | 
     | 1][28]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[1][8] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.538
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.784
  Arrival Time                  1.786
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.523 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.770 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.974 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.149 | 
     | tx_core/axi_master/link_addr_1_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.155 |   1.305 |    1.303 | 
     | tx_core/axi_master/link_addr_1_fifo/n29__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.226 |   1.531 |    1.529 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.131 |   1.663 |    1.661 | 
     | 1][8]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U51            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.722 |    1.720 | 
     | tx_core/axi_master/link_addr_1_fifo/U171           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.786 |    1.784 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.786 |    1.784 | 
     | 1][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.527 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.774 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.978 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.153 | 
     | tx_core/axi_master/link_addr_1_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.155 |   1.305 |    1.307 | 
     | tx_core/axi_master/link_addr_1_fifo/n29__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.226 |   1.531 |    1.534 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.149 | 0.007 |   1.538 |    1.540 | 
     | 1][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][29] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.583
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.830
  Arrival Time                  1.832
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.127 | 0.180 |   1.366 |    1.364 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.578 |    1.576 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.128 |   1.707 |    1.704 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U108           | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.767 |    1.765 | 
     | tx_core/axi_master/link_addr_2_fifo/U117           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.832 |    1.830 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.832 |    1.830 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.127 | 0.180 |   1.366 |    1.368 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.578 |    1.580 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.005 |   1.583 |    1.586 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][1] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.584
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.831
  Arrival Time                  1.833
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.365 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.214 |   1.581 |    1.579 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.124 |   1.705 |    1.703 | 
     | 1][1]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U48            | A ^ -> Y v   | INVX2    | 0.054 | 0.062 |   1.767 |    1.765 | 
     | tx_core/axi_master/link_addr_2_fifo/U178           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.833 |    1.831 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.833 |    1.831 | 
     | 1][1]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.188 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.369 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.214 |   1.581 |    1.583 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.003 |   1.584 |    1.586 | 
     | 1][1]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][19] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.575
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.822
  Arrival Time                  1.824
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.951 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.359 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.211 |   1.573 |    1.571 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.124 |   1.697 |    1.694 | 
     | 1][19]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U66            | A ^ -> Y v   | INVX2    | 0.055 | 0.063 |   1.759 |    1.757 | 
     | tx_core/axi_master/link_addr_2_fifo/U160           | D v -> Y ^   | OAI22X1  | 0.066 | 0.065 |   1.824 |    1.822 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.824 |    1.822 | 
     | 1][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.363 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.211 |   1.573 |    1.575 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.002 |   1.575 |    1.577 | 
     | 1][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][4] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.597
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.843
  Arrival Time                  1.846
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.364 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.591 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.128 |   1.721 |    1.719 | 
     | 1][4]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U51            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.779 |    1.777 | 
     | tx_core/axi_master/link_addr_2_fifo/U175           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.845 |    1.843 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.846 |    1.843 | 
     | 1][4]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U20            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.181 |   1.367 |    1.369 | 
     | tx_core/axi_master/link_addr_2_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.226 |   1.593 |    1.595 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.004 |   1.597 |    1.600 | 
     | 1][4]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[1][6] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][6] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][6] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.520
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.767
  Arrival Time                  1.769
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.522 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.769 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.973 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.148 | 
     | tx_core/axi_master/link_addr_1_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.155 |   1.305 |    1.303 | 
     | tx_core/axi_master/link_addr_1_fifo/n29__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.518 |    1.515 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.124 |   1.641 |    1.639 | 
     | 1][6]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U49            | A ^ -> Y v   | INVX2    | 0.054 | 0.062 |   1.703 |    1.701 | 
     | tx_core/axi_master/link_addr_1_fifo/U173           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.769 |    1.767 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.769 |    1.767 | 
     | 1][6]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.527 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.774 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.978 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.153 | 
     | tx_core/axi_master/link_addr_1_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.155 |   1.305 |    1.308 | 
     | tx_core/axi_master/link_addr_1_fifo/n29__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.518 |    1.520 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.002 |   1.520 |    1.522 | 
     | 1][6]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin tx_core/axi_master/link_addr_1_fifo/\data_mem_
reg[1][5] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][5] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[1][5] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.522
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.769
  Arrival Time                  1.771
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.522 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.769 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.973 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.148 | 
     | tx_core/axi_master/link_addr_1_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.155 |   1.305 |    1.303 | 
     | tx_core/axi_master/link_addr_1_fifo/n29__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.518 |    1.515 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.127 |   1.645 |    1.643 | 
     | 1][5]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_1_fifo/U48            | A ^ -> Y v   | INVX2    | 0.050 | 0.059 |   1.704 |    1.701 | 
     | tx_core/axi_master/link_addr_1_fifo/U174           | D v -> Y ^   | OAI22X1  | 0.069 | 0.067 |   1.771 |    1.769 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.771 |    1.769 | 
     | 1][5]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.212 | 0.297 |   0.525 |    0.527 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.247 |   0.772 |    0.774 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.171 | 0.204 |   0.976 |    0.978 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.060 | 0.175 |   1.151 |    1.153 | 
     | tx_core/axi_master/link_addr_1_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.121 | 0.155 |   1.305 |    1.308 | 
     | tx_core/axi_master/link_addr_1_fifo/n29__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.212 |   1.518 |    1.520 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.004 |   1.522 |    1.524 | 
     | 1][5]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][16] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.582
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  1.831
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.226 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.357 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.573 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.130 |   1.706 |    1.704 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U95            | A ^ -> Y v   | INVX2    | 0.053 | 0.061 |   1.767 |    1.765 | 
     | tx_core/axi_master/link_addr_2_fifo/U130           | D v -> Y ^   | OAI22X1  | 0.065 | 0.063 |   1.831 |    1.828 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.831 |    1.828 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.002 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.230 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.362 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.578 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.136 | 0.006 |   1.582 |    1.585 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[1][25] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[1][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.578
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.824
  Arrival Time                  1.827
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.359 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.211 |   1.573 |    1.570 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.126 |   1.699 |    1.697 | 
     | 1][25]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U72            | A ^ -> Y v   | INVX2    | 0.055 | 0.062 |   1.762 |    1.759 | 
     | tx_core/axi_master/link_addr_2_fifo/U154           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.827 |    1.824 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.827 |    1.824 | 
     | 1][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.175 |   1.361 |    1.364 | 
     | tx_core/axi_master/link_addr_2_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.211 |   1.573 |    1.575 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.005 |   1.578 |    1.580 | 
     | 1][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[0][7] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.554
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.800
  Arrival Time                  1.803
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.235 |   1.188 |    1.186 | 
     | tx_core/axi_master/n208__L2_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.041 | 0.152 |   1.340 |    1.338 | 
     | tx_core/axi_master/n208__L3_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.207 |   1.547 |    1.544 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.133 |   1.680 |    1.677 | 
     | 0][7]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U83            | A ^ -> Y v   | INVX2    | 0.050 | 0.058 |   1.738 |    1.735 | 
     | tx_core/axi_master/link_addr_0_fifo/U139           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.803 |    1.800 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.803 |    1.800 | 
     | 0][7]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.235 |   1.188 |    1.191 | 
     | tx_core/axi_master/n208__L2_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.041 | 0.152 |   1.340 |    1.343 | 
     | tx_core/axi_master/n208__L3_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.143 | 0.207 |   1.547 |    1.549 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.145 | 0.007 |   1.554 |    1.557 | 
     | 0][7]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][1] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.566
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.813
  Arrival Time                  1.815
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_0_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.164 |   1.350 |    1.348 | 
     | tx_core/axi_master/link_addr_0_fifo/n30__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.560 |    1.557 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.127 |   1.687 |    1.685 | 
     | 1][1]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U45            | A ^ -> Y v   | INVX2    | 0.054 | 0.062 |   1.749 |    1.747 | 
     | tx_core/axi_master/link_addr_0_fifo/U178           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.815 |    1.813 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.815 |    1.813 | 
     | 1][1]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_0_fifo/U18            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.164 |   1.350 |    1.353 | 
     | tx_core/axi_master/link_addr_0_fifo/n30__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.560 |    1.562 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.006 |   1.566 |    1.568 | 
     | 1][1]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][17] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.582
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.828
  Arrival Time                  1.831
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.357 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.573 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.131 |   1.707 |    1.704 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U96            | A ^ -> Y v   | INVX2    | 0.051 | 0.059 |   1.766 |    1.764 | 
     | tx_core/axi_master/link_addr_2_fifo/U129           | D v -> Y ^   | OAI22X1  | 0.066 | 0.065 |   1.831 |    1.828 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.831 |    1.828 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.362 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.136 | 0.216 |   1.576 |    1.579 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.136 | 0.006 |   1.582 |    1.585 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][12] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.577
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.823
  Arrival Time                  1.826
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.357 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.569 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.127 |   1.699 |    1.696 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U91            | A ^ -> Y v   | INVX2    | 0.053 | 0.061 |   1.760 |    1.757 | 
     | tx_core/axi_master/link_addr_2_fifo/U134           | D v -> Y ^   | OAI22X1  | 0.068 | 0.066 |   1.826 |    1.823 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.826 |    1.823 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.362 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.574 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.132 | 0.005 |   1.577 |    1.579 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][1] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.571
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.817
  Arrival Time                  1.820
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.703 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.111 | 0.171 |   1.357 |    1.355 | 
     | tx_core/axi_master/link_addr_2_fifo/n35__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.210 |   1.568 |    1.565 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.055 | 0.126 |   1.694 |    1.691 | 
     | 0][1]                                              |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U80            | A ^ -> Y v   | INVX2    | 0.054 | 0.061 |   1.755 |    1.753 | 
     | tx_core/axi_master/link_addr_2_fifo/U145           | D v -> Y ^   | OAI22X1  | 0.066 | 0.064 |   1.820 |    1.817 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.820 |    1.817 | 
     | 0][1]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.111 | 0.171 |   1.357 |    1.360 | 
     | tx_core/axi_master/link_addr_2_fifo/n35__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.210 |   1.568 |    1.570 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.131 | 0.003 |   1.571 |    1.573 | 
     | 0][1]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin tx_core/axi_master/link_addr_2_fifo/\data_mem_
reg[0][10] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.578
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.825
  Arrival Time                  1.828
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.702 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.357 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.569 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.054 | 0.129 |   1.700 |    1.698 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_2_fifo/U89            | A ^ -> Y v   | INVX2    | 0.052 | 0.060 |   1.760 |    1.758 | 
     | tx_core/axi_master/link_addr_2_fifo/U136           | D v -> Y ^   | OAI22X1  | 0.069 | 0.067 |   1.828 |    1.825 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.828 |    1.825 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.955 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.116 | 0.174 |   1.360 |    1.363 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.132 | 0.211 |   1.571 |    1.574 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.132 | 0.007 |   1.578 |    1.581 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_mem_
reg[1][19] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[1][19] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.604
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.850
  Arrival Time                  1.852
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.225 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.465 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.702 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.950 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.184 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.366 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.597 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^ -> Q ^ | DFFPOSX1 | 0.056 | 0.130 |   1.729 |    1.727 | 
     | 1][19]                                             |              |          |       |       |         |          | 
     | tx_core/axi_master/link_addr_0_fifo/U63            | A ^ -> Y v   | INVX2    | 0.049 | 0.058 |   1.787 |    1.785 | 
     | tx_core/axi_master/link_addr_0_fifo/U160           | D v -> Y ^   | OAI22X1  | 0.067 | 0.065 |   1.852 |    1.850 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.852 |    1.850 | 
     | 1][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.228 |   0.228 |    0.231 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.098 | 0.240 |   0.468 |    0.470 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.238 |   0.705 |    0.708 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.191 | 0.248 |   0.953 |    0.956 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.141 | 0.234 |   1.186 |    1.189 | 
     | tx_core/axi_master/link_addr_0_fifo/U16            | A ^ -> Y ^   | BUFX2    | 0.135 | 0.183 |   1.369 |    1.372 | 
     | tx_core/axi_master/link_addr_0_fifo/n31__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.149 | 0.231 |   1.600 |    1.602 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.149 | 0.004 |   1.604 |    1.607 | 
     | 1][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

