library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity plane_rom is
    Port ( address : in STD_LOGIC_VECTOR(9 downto 0);
           data_out : out STD_LOGIC_VECTOR(11 downto 0));
end Image_ROM;

architecture Behavioral of Image_ROM is
    type ROM_Type is array (0 to 399) of STD_LOGIC_VECTOR(11 downto 0);
    constant ROM : ROM_Type := (
        -- Insert your color data here
        "000000000000", "000000000000", "000000000000", -- and so on for all 400 lines
        "011001000011", "011001000011", -- continue for all lines
        "000000000000"  -- last line
    );
begin
    process(address)
    begin
        data_out <= ROM(to_integer(unsigned(address)));
    end process;
end Behavioral;
