Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o J:/EE 220 retake/Lab 12 LC3 Full Simulation/LC3_isim_beh.exe -prj J:/EE 220 retake/Lab 12 LC3 Full Simulation/LC3_beh.prj work.LC3 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/register.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/tri_state_driver.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/register_file.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/pc.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/nzp.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/Memory.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/marmux.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/ir.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/eab.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/alu.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/lc3_datapath.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/lc3_control.v" into library work
Analyzing Verilog file "J:/EE 220 retake/Lab 12 LC3 Full Simulation/lc3.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module LC3_control
Compiling module ALU
Compiling module EAB
Compiling module register
Compiling module IR
Compiling module MARMUX
Compiling module MAR
Compiling module MDR
Compiling module Memory
Compiling module register_1bit
Compiling module NZP
Compiling module PC
Compiling module REG_FILE
Compiling module ts_driver
Compiling module LC3_data
Compiling module LC3
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 17 Verilog Units
Built simulation executable J:/EE 220 retake/Lab 12 LC3 Full Simulation/LC3_isim_beh.exe
Fuse Memory Usage: 28944 KB
Fuse CPU Usage: 545 ms
