
---------- Begin Simulation Statistics ----------
simSeconds                                   0.708557                       # Number of seconds simulated (Second)
simTicks                                 708556504000                       # Number of ticks simulated (Tick)
finalTick                                708556504000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4513.03                       # Real time elapsed on the host (Second)
hostTickRate                                157002382                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9193776                       # Number of bytes of host memory used (Byte)
simInsts                                    700000000                       # Number of instructions simulated (Count)
simOps                                     1382784764                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   155106                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     306398                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       1417113009                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.024447                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.493962                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1558909098                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    36919                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1515211916                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                2990873                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            176161176                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         246069643                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved               33385                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples          1315569817                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.151753                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.059869                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 910273916     69.19%     69.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  69752526      5.30%     74.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                  65457592      4.98%     79.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  56384662      4.29%     83.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  74719844      5.68%     89.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  48134669      3.66%     93.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  44556428      3.39%     96.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  31822509      2.42%     98.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  14467671      1.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total            1315569817                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                25377794     90.24%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       1      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    58      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    477      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    131      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                   382      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   71      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     90.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1488435      5.29%     95.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                875462      3.11%     98.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            270377      0.96%     99.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           110587      0.39%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      7185584      0.47%      0.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1200871052     79.25%     79.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1402313      0.09%     79.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       3177005      0.21%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       109121      0.01%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        64685      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          191      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            3      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        14843      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     80.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       286417      0.02%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          120      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        20998      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       817230      0.05%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3388      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            8      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt        10676      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         4843      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            1      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    231455401     15.28%     95.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite     63447001      4.19%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2854376      0.19%     99.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      3486658      0.23%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1515211916                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.069224                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            28123777                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.018561                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               4360284021                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1724690257                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1494024785                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  16824274                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10470350                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          7593147                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1527591593                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      8558516                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   7153051                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         3637768                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       101543192                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      240891033                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      69038963                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3406046                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4386026                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2365      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      11472420      5.46%      5.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      6616056      3.15%      8.61% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      5205338      2.48%     11.09% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond    173781504     82.75%     93.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      9003356      4.29%     98.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond      3922102      1.87%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      210003141                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2180      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2073596      6.37%      6.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect      1291796      3.97%     10.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect      1130758      3.48%     13.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond     23743479     72.98%     86.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2144254      6.59%     93.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     93.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      2150354      6.61%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      32536417                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          665      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return       121150      2.42%      2.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       301746      6.04%      8.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect       538660     10.78%     19.25% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      3231050     64.64%     83.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       395053      7.90%     91.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     91.79% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond       410301      8.21%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      4998625                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          185      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      9398823      5.30%      5.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      5324260      3.00%      8.30% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      4074580      2.30%     10.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond    150038015     84.54%     95.14% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      6859102      3.87%     99.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond      1771748      1.00%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    177466713                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          185      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        79628      1.86%      1.87% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       259182      6.07%      7.94% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect       485174     11.36%     19.29% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2825080     66.14%     85.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       249124      5.83%     91.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.26% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond       373223      8.74%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      4271596                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     99108847     47.19%     47.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     93695872     44.62%     91.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     11472412      5.46%     97.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect      5726010      2.73%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    210003141                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      3268482     66.66%     66.66% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return      1380500     28.16%     94.82% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect       121150      2.47%     97.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       132735      2.71%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      4902867                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted         173783802                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     80241122                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           4998625                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        1181839                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3620021                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted       1378604                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            210003141                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              2549245                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits               121508285                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.578602                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         1279948                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups         9127440                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits            5726010                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          3401430                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2365      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     11472420      5.46%      5.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      6616056      3.15%      8.61% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      5205338      2.48%     11.09% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond    173781504     82.75%     93.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      9003356      4.29%     98.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond      3922102      1.87%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    210003141                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          680      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     11118281     12.56%     12.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       424314      0.48%     13.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      5179922      5.85%     18.90% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     68267945     77.14%     96.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       535092      0.60%     96.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.65% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond      2968622      3.35%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      88494856                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       301746     11.84%     11.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.84% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1852446     72.67%     84.50% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       395053     15.50%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      2549245                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       301746     11.84%     11.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1852446     72.67%     84.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       395053     15.50%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      2549245                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups      9127440                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits      5726010                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      3401430                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords       948961                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     10076401                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             13894990                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               13894974                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            4496150                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                9398823                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             9319195                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             79628                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts       176141179                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3534                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           4397902                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples   1290023586                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.071907                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.451001                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0      1016031294     78.76%     78.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        46446563      3.60%     82.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        21217586      1.64%     84.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        49399674      3.83%     87.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        15338787      1.19%     89.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        10774065      0.84%     89.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         4859649      0.38%     90.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         6327104      0.49%     90.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8       119628864      9.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total   1290023586                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1780                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls               9398840                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      5255364      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1098723704     79.46%     79.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1374985      0.10%     79.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      2958209      0.21%     80.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       101703      0.01%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1536      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        13680      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       232314      0.02%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          120      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        18120      0.00%     80.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       786109      0.06%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1511      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          576      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult          261      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    210609801     15.23%     95.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     57472271      4.16%     99.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2147954      0.16%     99.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      3086539      0.22%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1382784764                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples     119628864                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            700000000                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1382784764                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      700000000                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1382784764                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.024447                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.493962                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          273316565                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            6872748                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1373303217                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        212757755                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        60558810                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      5255364      0.38%      0.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1098723704     79.46%     79.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1374985      0.10%     79.94% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      2958209      0.21%     80.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       101703      0.01%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1536      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        13680      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       232314      0.02%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          120      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        18120      0.00%     80.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       786109      0.06%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1511      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            5      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          576      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          261      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            1      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    210609801     15.23%     95.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     57472271      4.16%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead      2147954      0.16%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      3086539      0.22%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1382784764                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    177466713                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    162221377                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     15245151                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl    150038015                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     27428513                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall      9398840                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn      9398823                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      237314318                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         237314318                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     237319463                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        237319463                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     33806628                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        33806628                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     33815034                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       33815034                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 2029237131595                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 2029237131595                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 2029237131595                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 2029237131595                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    271120946                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     271120946                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    271134497                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    271134497                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.124692                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.124692                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.124717                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.124717                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 60024.830977                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 60024.830977                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 60009.909545                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 60009.909545                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs     82759352                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       359924                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs      1006659                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets        10022                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      82.211903                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    35.913391                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      2330328                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           2330328                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data     19516534                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total      19516534                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data     19516534                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total     19516534                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     14290094                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     14290094                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     14298299                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     14298299                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 838593391674                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 838593391674                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 839106469674                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 839106469674                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.052707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.052707                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.052735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.052735                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 58683.546216                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 58683.546216                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 58685.754835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 58685.754835                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               14286081                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          888                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          888                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total        26000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          890                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          890                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.002247                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.002247                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        13000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      2740500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      2740500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.002247                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.002247                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data      1370250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total      1370250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          890                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          890                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          890                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          890                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    177690478                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       177690478                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     32865504                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      32865504                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1986399708000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1986399708000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    210555982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    210555982                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.156089                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.156089                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60440.263079                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60440.263079                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data     19508086                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total     19508086                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     13357418                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     13357418                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 796831075500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 796831075500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.063439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.063439                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59654.573623                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59654.573623                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         5145                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          5145                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         8406                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         8406                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        13551                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        13551                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.620323                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.620323                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data         8205                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         8205                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    513078000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    513078000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.605490                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.605490                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 62532.358318                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 62532.358318                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     59623840                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       59623840                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       941124                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       941124                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  42837423595                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  42837423595                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     60564964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     60564964                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.015539                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.015539                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 45517.300159                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 45517.300159                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         8448                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         8448                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       932676                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       932676                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  41762316174                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  41762316174                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.015400                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.015400                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 44776.874471                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 44776.874471                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.978599                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            251622078                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           14286593                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.612462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.978599                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999958                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          139                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          165                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          207                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2183376809                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2183376809                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                248731835                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             820167791                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 227499721                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              14721768                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                4448702                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             92106888                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                724248                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1599800414                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               3902849                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts          1508058861                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        188575163                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       232507890                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts       66301354                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.064177                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      875194337                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     541867086                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        7792857                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       4218099                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1749031967                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1078070916                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         298809244                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    673902438                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          864                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          110894294                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                    1043141153                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                10334392                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        463                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles               128987                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles        778290                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         3775                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 103397287                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2025531                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        2                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples         1315569817                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.246449                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.718804                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0               1055299518     80.22%     80.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 16260720      1.24%     81.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 13170603      1.00%     82.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 17144926      1.30%     83.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 14973946      1.14%     84.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 18723734      1.42%     86.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 16878648      1.28%     87.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 13974662      1.06%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                149143060     11.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total           1315569817                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             827235456                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.583747                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          210003141                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.148191                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    266349953                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       95796601                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          95796601                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      95796601                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         95796601                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst      7600669                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         7600669                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst      7600669                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        7600669                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst 168252300950                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total 168252300950                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst 168252300950                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total 168252300950                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    103397270                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     103397270                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    103397270                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    103397270                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.073509                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.073509                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.073509                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.073509                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 22136.512056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 22136.512056                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 22136.512056                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 22136.512056                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        65730                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         3024                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      21.736111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks      7230250                       # number of writebacks (Count)
system.cpu.icache.writebacks::total           7230250                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst       360016                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total        360016                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst       360016                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total       360016                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst      7240653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      7240653                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst      7240653                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      7240653                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst 153229569462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total 153229569462                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst 153229569462                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total 153229569462                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.070028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.070028                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.070028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.070028                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 21162.396466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 21162.396466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 21162.396466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 21162.396466                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                7230250                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     95796601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        95796601                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst      7600669                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       7600669                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst 168252300950                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total 168252300950                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    103397270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    103397270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.073509                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.073509                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 22136.512056                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 22136.512056                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst       360016                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total       360016                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst      7240653                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      7240653                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst 153229569462                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total 153229569462                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.070028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.070028                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 21162.396466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 21162.396466                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.776826                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            103037254                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            7240653                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              14.230381                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.776826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          193                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          219                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          834418813                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         834418813                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   4448702                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   26875373                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  5141299                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1558946017                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               336753                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                240891033                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                69038963                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 23653                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     55445                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  5047974                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          55178                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        2012481                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      3086796                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              5099277                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1503849701                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1501617932                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1124868835                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1754241070                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.059632                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.641228                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    20335122                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                28133270                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                34519                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               55178                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                8480152                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                22179                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 484771                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          212757754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             21.106033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            53.150257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              181385285     85.25%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               586842      0.28%     85.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              7260814      3.41%     88.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               887230      0.42%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                62329      0.03%     89.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                45659      0.02%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                30891      0.01%     89.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                26217      0.01%     89.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                95796      0.05%     89.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               101325      0.05%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             211987      0.10%     89.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             212176      0.10%     89.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             193345      0.09%     89.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             772090      0.36%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149           12359948      5.81%     95.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159            1437767      0.68%     96.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             936939      0.44%     97.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179            2149259      1.01%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             663657      0.31%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199             575625      0.27%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209            1457723      0.69%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219             455570      0.21%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229             259666      0.12%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              80123      0.04%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               6569      0.00%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               7995      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               9197      0.00%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              11857      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              32205      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              21612      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           420056      0.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1231                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            212757754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               231297470                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                66323476                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                   4317163                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    384017                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               103525613                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                   2176946                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                4448702                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                257053758                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                52083063                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          24857                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 233191690                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             768767747                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1584630213                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               2903813                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents               55992060                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               22646038                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents       742755382                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2748586061                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  5487853550                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1859040009                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   8867502                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2410042728                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                338543133                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1046                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1038                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  82489280                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2729279793                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3143486519                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                700000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1382784764                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   231                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                6338765                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                5032166                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  11370931                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst               6338765                       # number of overall hits (Count)
system.l2.overallHits::cpu.data               5032166                       # number of overall hits (Count)
system.l2.overallHits::total                 11370931                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst               883869                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              9254427                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                10138296                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst              883869                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             9254427                       # number of overall misses (Count)
system.l2.overallMisses::total               10138296                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst     74840412500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    762975940500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       837816353000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst    74840412500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   762975940500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      837816353000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst            7222634                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           14286593                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              21509227                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst           7222634                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          14286593                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             21509227                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.122375                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.647770                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.471346                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.122375                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.647770                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.471346                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84673.647905                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82444.428002                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82638.774110                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84673.647905                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82444.428002                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82638.774110                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               647476                       # number of writebacks (Count)
system.l2.writebacks::total                    647476                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.inst                875                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   880                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.inst               875                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  880                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst           882994                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          9254422                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            10137416                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst          882994                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         9254422                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           10137416                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst  65964412516                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 670431316001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   736395728517                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst  65964412516                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 670431316001                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  736395728517                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.122254                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.647770                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.471305                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.122254                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.647770                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.471305                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74705.391561                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72444.428836                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72641.364280                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74705.391561                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72444.428836                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72641.364280                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       10912695                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        40027                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          40027                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst         6338765                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total            6338765                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst        883869                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total           883869                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst  74840412500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  74840412500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst      7222634                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        7222634                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.122375                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.122375                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84673.647905                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84673.647905                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu.inst          875                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            875                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu.inst       882994                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total       882994                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst  65964412516                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  65964412516                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.122254                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.122254                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74705.391561                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74705.391561                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             475008                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                475008                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           446447                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              446447                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  35143830000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    35143830000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         921455                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            921455                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.484502                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.484502                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 78718.929683                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78718.929683                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrHits::cpu.data              1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrHits::total                 1                       # number of ReadExReq MSHR hits (Count)
system.l2.ReadExReq.mshrMisses::cpu.data       446446                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          446446                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  30679347000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  30679347000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.484501                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.484501                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 68719.054488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68719.054488                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data        4557158                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           4557158                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      8807980                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         8807980                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 727832110500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 727832110500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     13365138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      13365138                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.659026                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.659026                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82633.261031                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82633.261031                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      8807976                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      8807976                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 639751969001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 639751969001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.659026                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.659026                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72633.255245                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72633.255245                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data             11191                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                11191                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu.data             517                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                517                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data     14193000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total      14193000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data         11708                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            11708                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data      0.044158                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.044158                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data 27452.611219                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 27452.611219                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          517                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            517                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      9944500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      9944500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data     0.044158                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.044158                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 19235.009671                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19235.009671                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks      7215066                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total          7215066                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks      7215066                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total      7215066                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2330328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2330328                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2330328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2330328                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.230450                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     42685044                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   10916791                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.910036                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     359.155769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       439.061405                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3297.013276                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.087685                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.107193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.804935                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999812                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   44                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  609                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3443                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  352724647                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 352724647                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    645273.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples    882906.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   9196206.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001589432250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        39733                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        39733                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            20285636                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             606144                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    10136706                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     647476                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  10136706                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   647476                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  57594                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  2203                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              10136706                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               647476                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 6075955                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                 2279772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                 1236049                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  480874                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    5621                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     798                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   4136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  35893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  39412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  39831                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  39874                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  39850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  39846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  39871                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  39901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  39946                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  40287                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  40285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  40642                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  41073                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  39977                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  39924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  39745                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        39733                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     253.660056                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    149.174937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    482.188536                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         36483     91.82%     91.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023         1956      4.92%     96.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535          576      1.45%     98.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047          243      0.61%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559          164      0.41%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071          107      0.27%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583           57      0.14%     99.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095           29      0.07%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607           15      0.04%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119           18      0.05%     99.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631           14      0.04%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143           23      0.06%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655           17      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            5      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            4      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            4      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10752-11263            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         39733                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        39733                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.239725                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.226848                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.669322                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            34929     87.91%     87.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              588      1.48%     89.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3764      9.47%     98.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              399      1.00%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               53      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         39733                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 3686016                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               648749184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             41438464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              915592730.20236075                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              58482935.04620769                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  708555049000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      65703.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst     56505984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    588557184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     41296192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 79748028.112095341086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 830642553.808242201805                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 58282143.720185227692                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst       882994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      9253712                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       647476                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst  29555208750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 287118125000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 17204874110000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33471.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31027.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  26572219.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst     56511616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    592237568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      648749184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst     56511616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     56511616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     41438464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     41438464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst       882994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      9253712                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        10136706                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       647476                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         647476                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       79755977                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      835836754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         915592730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     79755977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      79755977                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     58482935                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         58482935                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     58482935                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      79755977                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     835836754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        974075665                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             10079112                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              645253                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       613572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       566048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       673611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       476086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       659123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       567120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       698191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       669216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       712465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       597035                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       735160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       772265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       466161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       534335                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       675274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       663450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        93741                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        51487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        36420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        25963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        21637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        28234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        38740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        26012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        31186                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        30777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        47397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        28736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        43045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        32215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        29671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        79992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            127689983750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           50395560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       316673333750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12668.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31418.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             7745898                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             368063                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            76.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           57.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      2610395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   262.932529                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   163.805977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   282.232127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127      1005308     38.51%     38.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       697095     26.70%     65.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383       289517     11.09%     76.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511       174403      6.68%     82.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639       102878      3.94%     86.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        68954      2.64%     89.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        59668      2.29%     91.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        38512      1.48%     93.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       174060      6.67%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      2610395                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         645063168                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       41296192                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              910.390582                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               58.282144                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    7.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      9417060240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      5005267245                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy    35149984380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1682061480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 55932240000.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 292147315500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  26066905920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  425400834765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   600.376727                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  65204109750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23660000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 619692394250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      9221224320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      4901181780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy    36814875300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1686159180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 55932240000.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 300803434110                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  18777542880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  428136657570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   604.237849                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  46163845750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23660000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 638732658250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             9690970                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        647476                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           9484471                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1227                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             445736                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            445736                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        9690970                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     30406586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     30406586                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                30406586                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    690187648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    690187648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                690187648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           10137933                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 10137933    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             10137933                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         25719795000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        53460376500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       20269880                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     10134835                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           20605791                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2977804                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean      7230250                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         22220972                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            11708                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           11708                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            921455                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           921455                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        7240653                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      13365138                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21693537                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     42882683                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               64576220                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    924984576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1063482944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1988467520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        10930714                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  42591680                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          32451649                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.049604                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.217772                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                30846488     95.05%     95.05% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1600597      4.93%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    4564      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            32451649                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 708556504000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        31088253933                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy       10867148637                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       21439751967                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      43055285                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     21519252                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       547107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1058016                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1053452                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         4564                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
