// Seed: 800912469
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2
);
  assign module_1.id_3 = 0;
  reg id_4, id_5;
  supply1 id_6 = id_2 + id_6;
  final begin : LABEL_0
    if (1'd0) id_4 <= 1 - id_4;
  end
  always
    if (id_6)
      if (1 - id_2) {{id_4}} <= id_5 && id_4;
      else id_1 = -1 * 1'h0 | {id_6};
  assign id_5 = -1;
  wire id_7;
endmodule
module module_1 (
    input  wand  id_0,
    output wor   id_1,
    input  tri0  id_2,
    input  logic id_3,
    output logic id_4
);
  always id_4 <= id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
endmodule
