
---------- Begin Simulation Statistics ----------
final_tick                               192878012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 822533                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671560                       # Number of bytes of host memory used
host_op_rate                                  1063974                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   121.58                       # Real time elapsed on the host
host_tick_rate                             1586483693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129353490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.192878                       # Number of seconds simulated
sim_ticks                                192878012000                       # Number of ticks simulated
system.cpu.Branches                           5555718                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129353490                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        385756024                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  385756024                       # Number of busy cycles
system.cpu.num_cc_register_reads             37536336                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52077182                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5078798                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5734498                       # Number of float alu accesses
system.cpu.num_fp_insts                       5734498                       # number of float instructions
system.cpu.num_fp_register_reads              4648737                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4867956                       # number of times the floating registers were written
system.cpu.num_func_calls                      317051                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125241022                       # Number of integer alu accesses
system.cpu.num_int_insts                    125241022                       # number of integer instructions
system.cpu.num_int_register_reads           293410038                       # number of times the integer registers were read
system.cpu.num_int_register_writes          113873586                       # number of times the integer registers were written
system.cpu.num_load_insts                    43555354                       # Number of load instructions
system.cpu.num_mem_refs                      50714744                       # number of memory refs
system.cpu.num_store_insts                    7159390                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                550507      0.43%      0.43% # Class of executed instruction
system.cpu.op_class::IntAlu                  73097378     56.50%     56.92% # Class of executed instruction
system.cpu.op_class::IntMult                   132844      0.10%     57.02% # Class of executed instruction
system.cpu.op_class::IntDiv                   1253858      0.97%     57.99% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1903691      1.47%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.46% # Class of executed instruction
system.cpu.op_class::SimdAdd                      494      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.47% # Class of executed instruction
system.cpu.op_class::SimdAlu                   218994      0.17%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCmp                      180      0.00%     59.63% # Class of executed instruction
system.cpu.op_class::SimdCvt                   180632      0.14%     59.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                  402789      0.31%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShift                     34      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              322927      0.25%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              493438      0.38%     60.72% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               62796      0.05%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              49007      0.04%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.80% # Class of executed instruction
system.cpu.op_class::MemRead                 42068750     32.51%     93.32% # Class of executed instruction
system.cpu.op_class::MemWrite                 6726912      5.20%     98.52% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1486604      1.15%     99.67% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             432478      0.33%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129384313                       # Class of executed instruction
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        54556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        34815                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       115391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          34815                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     50918415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50918415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50929632                       # number of overall hits
system.cpu.dcache.overall_hits::total        50929632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        54244                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          54244                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        58381                       # number of overall misses
system.cpu.dcache.overall_misses::total         58381                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1987282000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1987282000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1987282000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1987282000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50972659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50972659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50988013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50988013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001064                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001064                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36635.978173                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36635.978173                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34039.875987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34039.875987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51113                       # number of writebacks
system.cpu.dcache.writebacks::total             51113                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        54244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54244                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        58321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        58321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1933038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1933038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2040742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2040742000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001064                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001064                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35635.978173                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35635.978173                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34991.546784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34991.546784                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43834033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43834033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9948                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    315758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    315758000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43843981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43843981                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000227                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31740.852433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31740.852433                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         9948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    305810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    305810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30740.852433                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30740.852433                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7084382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7084382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        44296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1671524000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1671524000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7128678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7128678                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37735.325989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37735.325989                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        44296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44296                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1627228000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1627228000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006214                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36735.325989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36735.325989                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11217                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11217                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         4137                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4137                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        15354                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.269441                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.269441                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4077                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4077                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    107704000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    107704000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.265533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.265533                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26417.463821                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26417.463821                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4052.062128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50987953                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             58321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            874.264039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4052.062128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          308                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         3788                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3263291153                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3263291153                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43859336                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7159465                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           114                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           271                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    139916546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139916546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139916546                       # number of overall hits
system.cpu.icache.overall_hits::total       139916546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2514                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2514                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2514                       # number of overall misses
system.cpu.icache.overall_misses::total          2514                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    192457500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192457500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192457500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192457500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139919060                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139919060                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139919060                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139919060                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76554.295943                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76554.295943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76554.295943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76554.295943                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          331                       # number of writebacks
system.cpu.icache.writebacks::total               331                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2514                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    189943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    189943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    189943500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    189943500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75554.295943                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75554.295943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75554.295943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75554.295943                       # average overall mshr miss latency
system.cpu.icache.replacements                    331                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139916546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139916546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2514                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2514                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139919060                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76554.295943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76554.295943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    189943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    189943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75554.295943                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75554.295943                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2164.112896                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139919060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2514                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          55655.950676                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2164.112896                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.528348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.528348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         2183                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.532959                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         279840634                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        279840634                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139919060                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 192878012000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38727                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38749                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data               38727                       # number of overall hits
system.l2.overall_hits::total                   38749                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19594                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22086                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2492                       # number of overall misses
system.l2.overall_misses::.cpu.data             19594                       # number of overall misses
system.l2.overall_misses::total                 22086                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    185941500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1546627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1732568500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    185941500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1546627000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1732568500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            58321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60835                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           58321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60835                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991249                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.335968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.363048                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991249                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.335968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.363048                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74615.369181                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78933.704195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78446.459295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74615.369181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78933.704195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78446.459295                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               11458                       # number of writebacks
system.l2.writebacks::total                     11458                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22086                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22086                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    161021500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1350687000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1511708500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    161021500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1350687000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1511708500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.335968                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.363048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.335968                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.363048                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64615.369181                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68933.704195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68446.459295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64615.369181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68933.704195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68446.459295                       # average overall mshr miss latency
system.l2.replacements                          47089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          331                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              331                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          331                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          331                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2243                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             28370                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28370                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           15926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15926                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1262899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1262899000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         44296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.359536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.359536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79297.940475                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79297.940475                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        15926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          15926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1103639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1103639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.359536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359536                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69297.940475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69297.940475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    185941500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    185941500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74615.369181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74615.369181                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2492                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    161021500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    161021500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64615.369181                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64615.369181                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3668                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    283728000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    283728000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.261533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.261533                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77352.235551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77352.235551                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    247048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    247048000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.261533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.261533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67352.235551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67352.235551                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4074.215294                       # Cycle average of tags in use
system.l2.tags.total_refs                      113148                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     51185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.210570                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    2507.601086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        43.037907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1523.576302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.612207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.371967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994681                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          331                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3765                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    281967                       # Number of tag accesses
system.l2.tags.data_accesses                   281967                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      7411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     19325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.078985562500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104289                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6961                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11458                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22086                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11458                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    269                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4047                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 22086                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                11458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.974239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    378.768032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           424     99.30%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.47%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-7935            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.290398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.257662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.059266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              165     38.64%     38.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.47%     39.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              232     54.33%     93.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      6.32%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   17216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  706752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               366656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      3.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  191342086500                       # Total gap between requests
system.mem_ctrls.avgGap                    5704211.98                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        79744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       618400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       236256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 413442.668623108824                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 3206171.577504646033                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1224898.564383793157                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2492                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        19594                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        11458                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59324750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    553195250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3970264683000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23806.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28232.89                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 346505907.05                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        79744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       627008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        706752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        79744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        79744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       366656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       366656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2492                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        19594                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        11458                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         11458                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       413443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      3250801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          3664243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       413443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       413443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1900974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1900974                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1900974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       413443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      3250801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         5565217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                21817                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7383                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1929                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1299                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1347                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          528                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          610                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          430                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               203451250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             109085000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          612520000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9325.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28075.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               15439                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6295                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            70.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           85.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         7466                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.308063                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   152.783713                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.859570                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2742     36.73%     36.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2600     34.82%     71.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          691      9.26%     80.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          218      2.92%     83.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          190      2.54%     86.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          164      2.20%     88.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          117      1.57%     90.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           94      1.26%     91.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          650      8.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         7466                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1396288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             472512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                7.239228                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.449797                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.08                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        29795220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        15836535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       87672060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      22519080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15225247440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   8212578240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  67149301440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   90742950015                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.468091                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 174492364000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6440460000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11945188000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        23512020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        12496935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       68101320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      16020180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15225247440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7239936510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  67968368160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   90553682565                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.486810                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 176633073000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6440460000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9804479000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6160                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11458                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3059                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15926                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15926                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        58689                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        58689                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  58689                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1073408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1073408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1073408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22086                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22086    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22086                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60027500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73353000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             16539                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          331                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44296                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44296                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14025                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5359                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       170867                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                176226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        91040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3501888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3592928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           47089                       # Total snoops (count)
system.tol2bus.snoopTraffic                    366656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           107924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.467469                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  73109     67.74%     67.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  34815     32.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             107924                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 192878012000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           83417500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2514000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          58321000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
