Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,42
design__inferred_latch__count,0
design__instance__count,21335
design__instance__area,167187
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,41
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,123
design__max_cap_violation__count__corner:nom_tt_025C_1v80,7
power__internal__total,0.008204726502299309
power__switching__total,0.005490119569003582
power__leakage__total,1.9710545018369885E-7
power__total,0.01369504351168871
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5392578758390927
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3948475824726422
timing__hold__ws__corner:nom_tt_025C_1v80,0.30017589263876593
timing__setup__ws__corner:nom_tt_025C_1v80,4.07570344565497
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.300176
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.084832
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,628
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,123
design__max_cap_violation__count__corner:nom_ss_100C_1v60,13
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7013054779848874
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.4655551353978079
timing__hold__ws__corner:nom_ss_100C_1v60,0.8362730744596628
timing__setup__ws__corner:nom_ss_100C_1v60,2.78602659939011
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.836273
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.731000
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,123
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,7
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4352125172320496
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3599405042566507
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10517298440947069
timing__setup__ws__corner:nom_ff_n40C_1v95,4.581607223288838
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.105173
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.387857
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,734
design__max_fanout_violation__count,123
design__max_cap_violation__count,16
clock__skew__worst_hold,-0.4208251366490293
clock__skew__worst_setup,0.3454065742302352
timing__hold__ws,0.09854983774645147
timing__setup__ws,2.6809870637919735
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098550
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,4.594783
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,21335
design__instance__area__stdcell,167187
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.552829
design__instance__utilization__stdcell,0.552829
design__instance__count__class:buffer,13
design__instance__count__class:inverter,325
design__instance__count__class:sequential_cell,2398
design__instance__count__class:multi_input_combinational_cell,11233
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,19744
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,558638
design__violations,0
design__instance__count__class:timing_repair_buffer,2593
design__instance__count__class:clock_buffer,135
design__instance__count__class:clock_inverter,35
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1300
antenna__violating__nets,49
antenna__violating__pins,65
route__antenna_violation__count,49
antenna_diodes_count,204
design__instance__count__class:antenna_cell,204
route__net,16704
route__net__special,2
route__drc_errors__iter:1,13962
route__wirelength__iter:1,666205
route__drc_errors__iter:2,8241
route__wirelength__iter:2,660947
route__drc_errors__iter:3,7762
route__wirelength__iter:3,659833
route__drc_errors__iter:4,1292
route__wirelength__iter:4,658516
route__drc_errors__iter:5,176
route__wirelength__iter:5,658450
route__drc_errors__iter:6,62
route__wirelength__iter:6,658440
route__drc_errors__iter:7,26
route__wirelength__iter:7,658432
route__drc_errors__iter:8,1
route__wirelength__iter:8,658428
route__drc_errors__iter:9,0
route__wirelength__iter:9,658426
route__drc_errors,0
route__wirelength,658426
route__vias,132004
route__vias__singlecut,132004
route__vias__multicut,0
design__disconnected_pin__count,10
design__critical_disconnected_pin__count,0
route__wirelength__max,1193.78
timing__unannotated_net__count__corner:nom_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,32
design__max_fanout_violation__count__corner:min_tt_025C_1v80,123
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5134741666082875
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.37485213216672575
timing__hold__ws__corner:min_tt_025C_1v80,0.2948437133452919
timing__setup__ws__corner:min_tt_025C_1v80,4.160512052637007
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.294844
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9.062781
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,426
design__max_fanout_violation__count__corner:min_ss_100C_1v60,123
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6507738976345476
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.43950286320975035
timing__hold__ws__corner:min_ss_100C_1v60,0.8273637564796781
timing__setup__ws__corner:min_ss_100C_1v60,2.9249750116545665
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.827364
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.893368
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,123
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4208251366490293
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3454065742302352
timing__hold__ws__corner:min_ff_n40C_1v95,0.10628920266999763
timing__setup__ws__corner:min_ff_n40C_1v95,4.646616556378959
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106289
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.376442
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,85
design__max_fanout_violation__count__corner:max_tt_025C_1v80,123
design__max_cap_violation__count__corner:max_tt_025C_1v80,9
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5513714085810695
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4226819847102301
timing__hold__ws__corner:max_tt_025C_1v80,0.3043598792476995
timing__setup__ws__corner:max_tt_025C_1v80,4.003132161285656
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.304360
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.092034
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,58
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,734
design__max_fanout_violation__count__corner:max_ss_100C_1v60,123
design__max_cap_violation__count__corner:max_ss_100C_1v60,16
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7324538960447082
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5019609314727032
timing__hold__ws__corner:max_ss_100C_1v60,0.8439769122454162
timing__setup__ws__corner:max_ss_100C_1v60,2.6809870637919735
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.843977
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.594783
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,58
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,123
design__max_cap_violation__count__corner:max_ff_n40C_1v95,9
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4395299526523173
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.382040493387567
timing__hold__ws__corner:max_ff_n40C_1v95,0.09854983774645147
timing__setup__ws__corner:max_ff_n40C_1v95,4.521998015143221
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.098550
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,9.388368
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,58
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,58
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79984
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000155287
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000118256
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000128837
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000118256
design_powergrid__voltage__worst,0.000118256
design_powergrid__voltage__worst__net:VPWR,1.79984
design_powergrid__drop__worst,0.000155287
design_powergrid__drop__worst__net:VPWR,0.000155287
design_powergrid__voltage__worst__net:VGND,0.000118256
design_powergrid__drop__worst__net:VGND,0.000118256
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001239999999999999986239306026813977723577409051358699798583984375
ir__drop__worst,0.00015499999999999999997397914786034789358382113277912139892578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
