{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 13:52:59 2019 " "Info: Processing started: Thu Mar 07 13:52:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register r3\[2\] r3\[2\] 340.02 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 340.02 MHz between source register \"r3\[2\]\" and destination register \"r3\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.611 ns + Longest register register " "Info: + Longest register to register delay is 2.611 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r3\[2\] 1 REG LCFF_X27_Y5_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N5; Fanout = 2; REG Node = 'r3\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.650 ns) 1.460 ns bus_Reg~51 2 COMB LCCOMB_X26_Y5_N20 5 " "Info: 2: + IC(0.810 ns) + CELL(0.650 ns) = 1.460 ns; Loc. = LCCOMB_X26_Y5_N20; Fanout = 5; COMB Node = 'bus_Reg~51'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { r3[2] bus_Reg~51 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.460 ns) 2.611 ns r3\[2\] 3 REG LCFF_X27_Y5_N5 2 " "Info: 3: + IC(0.691 ns) + CELL(0.460 ns) = 2.611 ns; Loc. = LCFF_X27_Y5_N5; Fanout = 2; REG Node = 'r3\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { bus_Reg~51 r3[2] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.110 ns ( 42.51 % ) " "Info: Total cell delay = 1.110 ns ( 42.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.501 ns ( 57.49 % ) " "Info: Total interconnect delay = 1.501 ns ( 57.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { r3[2] bus_Reg~51 r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { r3[2] {} bus_Reg~51 {} r3[2] {} } { 0.000ns 0.810ns 0.691ns } { 0.000ns 0.650ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.762 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns r3\[2\] 3 REG LCFF_X27_Y5_N5 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X27_Y5_N5; Fanout = 2; REG Node = 'r3\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clk~clkctrl r3[2] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.762 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns r3\[2\] 3 REG LCFF_X27_Y5_N5 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X27_Y5_N5; Fanout = 2; REG Node = 'r3\[2\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clk~clkctrl r3[2] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { r3[2] bus_Reg~51 r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.611 ns" { r3[2] {} bus_Reg~51 {} r3[2] {} } { 0.000ns 0.810ns 0.691ns } { 0.000ns 0.650ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[2] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[2] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { r3[2] {} } {  } {  } "" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r1\[3\] sw_bus Clk 8.250 ns register " "Info: tsu for register \"r1\[3\]\" (data pin = \"sw_bus\", clock pin = \"Clk\") is 8.250 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.052 ns + Longest pin register " "Info: + Longest pin to register delay is 11.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns sw_bus 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'sw_bus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.777 ns) + CELL(0.650 ns) 7.361 ns bus_Reg~43 2 COMB LCCOMB_X26_Y2_N24 8 " "Info: 2: + IC(5.777 ns) + CELL(0.650 ns) = 7.361 ns; Loc. = LCCOMB_X26_Y2_N24; Fanout = 8; COMB Node = 'bus_Reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { sw_bus bus_Reg~43 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.899 ns) + CELL(0.650 ns) 9.910 ns bus_Reg~53 3 COMB LCCOMB_X26_Y5_N22 5 " "Info: 3: + IC(1.899 ns) + CELL(0.650 ns) = 9.910 ns; Loc. = LCCOMB_X26_Y5_N22; Fanout = 5; COMB Node = 'bus_Reg~53'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.549 ns" { bus_Reg~43 bus_Reg~53 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.460 ns) 11.052 ns r1\[3\] 4 REG LCFF_X26_Y5_N7 2 " "Info: 4: + IC(0.682 ns) + CELL(0.460 ns) = 11.052 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 2; REG Node = 'r1\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { bus_Reg~53 r1[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 24.38 % ) " "Info: Total cell delay = 2.694 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.358 ns ( 75.62 % ) " "Info: Total interconnect delay = 8.358 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.052 ns" { sw_bus bus_Reg~43 bus_Reg~53 r1[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.052 ns" { sw_bus {} sw_bus~combout {} bus_Reg~43 {} bus_Reg~53 {} r1[3] {} } { 0.000ns 0.000ns 5.777ns 1.899ns 0.682ns } { 0.000ns 0.934ns 0.650ns 0.650ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.762 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns r1\[3\] 3 REG LCFF_X26_Y5_N7 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X26_Y5_N7; Fanout = 2; REG Node = 'r1\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clk~clkctrl r1[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r1[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.052 ns" { sw_bus bus_Reg~43 bus_Reg~53 r1[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.052 ns" { sw_bus {} sw_bus~combout {} bus_Reg~43 {} bus_Reg~53 {} r1[3] {} } { 0.000ns 0.000ns 5.777ns 1.899ns 0.682ns } { 0.000ns 0.934ns 0.650ns 0.650ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r1[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[3] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk l\[6\] r3\[6\] 12.255 ns register " "Info: tco from clock \"Clk\" to destination pin \"l\[6\]\" through register \"r3\[6\]\" is 12.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.762 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns r3\[6\] 3 REG LCFF_X27_Y5_N29 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X27_Y5_N29; Fanout = 2; REG Node = 'r3\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clk~clkctrl r3[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r3[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.189 ns + Longest register pin " "Info: + Longest register to pin delay is 9.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r3\[6\] 1 REG LCFF_X27_Y5_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y5_N29; Fanout = 2; REG Node = 'r3\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r3[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.624 ns) 1.377 ns bus_Reg~59 2 COMB LCCOMB_X26_Y5_N4 5 " "Info: 2: + IC(0.753 ns) + CELL(0.624 ns) = 1.377 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 5; COMB Node = 'bus_Reg~59'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { r3[6] bus_Reg~59 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.756 ns) + CELL(3.056 ns) 9.189 ns l\[6\] 3 PIN PIN_8 0 " "Info: 3: + IC(4.756 ns) + CELL(3.056 ns) = 9.189 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'l\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.812 ns" { bus_Reg~59 l[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.680 ns ( 40.05 % ) " "Info: Total cell delay = 3.680 ns ( 40.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.509 ns ( 59.95 % ) " "Info: Total interconnect delay = 5.509 ns ( 59.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.189 ns" { r3[6] bus_Reg~59 l[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.189 ns" { r3[6] {} bus_Reg~59 {} l[6] {} } { 0.000ns 0.753ns 4.756ns } { 0.000ns 0.624ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r3[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r3[6] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.189 ns" { r3[6] bus_Reg~59 l[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.189 ns" { r3[6] {} bus_Reg~59 {} l[6] {} } { 0.000ns 0.753ns 4.756ns } { 0.000ns 0.624ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_bus l\[6\] 17.717 ns Longest " "Info: Longest tpd from source pin \"sw_bus\" to destination pin \"l\[6\]\" is 17.717 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns sw_bus 1 PIN PIN_67 4 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_67; Fanout = 4; PIN Node = 'sw_bus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.777 ns) + CELL(0.650 ns) 7.361 ns bus_Reg~43 2 COMB LCCOMB_X26_Y2_N24 8 " "Info: 2: + IC(5.777 ns) + CELL(0.650 ns) = 7.361 ns; Loc. = LCCOMB_X26_Y2_N24; Fanout = 8; COMB Node = 'bus_Reg~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.427 ns" { sw_bus bus_Reg~43 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.894 ns) + CELL(0.650 ns) 9.905 ns bus_Reg~59 3 COMB LCCOMB_X26_Y5_N4 5 " "Info: 3: + IC(1.894 ns) + CELL(0.650 ns) = 9.905 ns; Loc. = LCCOMB_X26_Y5_N4; Fanout = 5; COMB Node = 'bus_Reg~59'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { bus_Reg~43 bus_Reg~59 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.756 ns) + CELL(3.056 ns) 17.717 ns l\[6\] 4 PIN PIN_8 0 " "Info: 4: + IC(4.756 ns) + CELL(3.056 ns) = 17.717 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'l\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.812 ns" { bus_Reg~59 l[6] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.290 ns ( 29.86 % ) " "Info: Total cell delay = 5.290 ns ( 29.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.427 ns ( 70.14 % ) " "Info: Total interconnect delay = 12.427 ns ( 70.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.717 ns" { sw_bus bus_Reg~43 bus_Reg~59 l[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.717 ns" { sw_bus {} sw_bus~combout {} bus_Reg~43 {} bus_Reg~59 {} l[6] {} } { 0.000ns 0.000ns 5.777ns 1.894ns 4.756ns } { 0.000ns 0.934ns 0.650ns 0.650ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r1\[0\] lddr\[1\] Clk -5.256 ns register " "Info: th for register \"r1\[0\]\" (data pin = \"lddr\[1\]\", clock pin = \"Clk\") is -5.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.762 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns Clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.762 ns r1\[0\] 3 REG LCFF_X26_Y5_N25 2 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 2; REG Node = 'r1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { Clk~clkctrl r1[0] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.30 % ) " "Info: Total cell delay = 1.776 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.70 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.324 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns lddr\[1\] 1 PIN PIN_63 10 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_63; Fanout = 10; PIN Node = 'lddr\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr[1] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.525 ns) + CELL(0.855 ns) 8.324 ns r1\[0\] 2 REG LCFF_X26_Y5_N25 2 " "Info: 2: + IC(6.525 ns) + CELL(0.855 ns) = 8.324 ns; Loc. = LCFF_X26_Y5_N25; Fanout = 2; REG Node = 'r1\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.380 ns" { lddr[1] r1[0] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "D:/My-Quartus/模型机/exp_bus.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 21.61 % ) " "Info: Total cell delay = 1.799 ns ( 21.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 78.39 % ) " "Info: Total interconnect delay = 6.525 ns ( 78.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.324 ns" { lddr[1] r1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.324 ns" { lddr[1] {} lddr[1]~combout {} r1[0] {} } { 0.000ns 0.000ns 6.525ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { Clk Clk~clkctrl r1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.762 ns" { Clk {} Clk~combout {} Clk~clkctrl {} r1[0] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.324 ns" { lddr[1] r1[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.324 ns" { lddr[1] {} lddr[1]~combout {} r1[0] {} } { 0.000ns 0.000ns 6.525ns } { 0.000ns 0.944ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 13:53:00 2019 " "Info: Processing ended: Thu Mar 07 13:53:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
