,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/pulp-platform/axi.git,2018-04-12 09:47:20+00:00,AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication,237,pulp-platform/axi,129229399,SystemVerilog,axi,8213,915,2024-04-13 14:23:41+00:00,"['axi', 'axi4', 'axi4-lite', 'systemverilog', 'hardware', 'network-on-chip', 'asic', 'fpga', 'rtl', 'ip']",
1,https://github.com/hwayne/lets-prove-leftpad.git,2018-05-07 23:48:37+00:00,Proving leftpad correct in a dozen different ways,58,hwayne/lets-prove-leftpad,132528683,SystemVerilog,lets-prove-leftpad,474,614,2024-04-11 22:52:44+00:00,[],
2,https://github.com/pulp-platform/common_cells.git,2018-01-24 12:49:56+00:00,Common SystemVerilog components,130,pulp-platform/common_cells,118764818,SystemVerilog,common_cells,833,428,2024-04-07 13:42:12+00:00,[],
3,https://github.com/pulp-platform/pulp.git,2018-02-26 16:11:47+00:00,This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.,111,pulp-platform/pulp,122994841,SystemVerilog,pulp,8171,407,2024-04-11 15:17:16+00:00,[],
4,https://github.com/pulp-platform/pulpissimo.git,2018-02-09 10:24:02+00:00,"This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.",155,pulp-platform/pulpissimo,120891675,SystemVerilog,pulpissimo,9394,347,2024-04-12 22:06:28+00:00,[],
5,https://github.com/RHSResearchLLC/NiteFury-and-LiteFury.git,2018-04-21 13:48:05+00:00,Public repository for Litefury & Nitefury,63,RHSResearchLLC/NiteFury-and-LiteFury,130477905,SystemVerilog,NiteFury-and-LiteFury,188298,239,2024-04-05 19:04:05+00:00,[],None
6,https://github.com/taichi-ishitani/tnoc.git,2017-12-12 14:43:45+00:00,Network on Chip Implementation written in SytemVerilog,40,taichi-ishitani/tnoc,114001819,SystemVerilog,tnoc,416,130,2024-04-04 12:04:31+00:00,"['noc', 'network-on-chip', 'systemverilog', 'amba', 'amba-axi', 'axi', 'axi4', 'uvm']",https://api.github.com/licenses/apache-2.0
7,https://github.com/trivialmips/TrivialMIPS.git,2018-07-16 04:57:40+00:00,"MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support",30,trivialmips/TrivialMIPS,141088294,SystemVerilog,TrivialMIPS,88406,98,2024-03-28 12:23:22+00:00,"['systemverilog', 'mips', 'fpga', 'xilinx', 'cpu', 'fpga-soc']",None
8,https://github.com/gundy/tiny-synth.git,2018-07-30 12:45:02+00:00,Verilog code for a simple synth module; developed on TinyFPGA BX,9,gundy/tiny-synth,142874419,SystemVerilog,tiny-synth,376,94,2024-03-26 16:27:18+00:00,[],
9,https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator.git,2018-05-20 10:21:46+00:00,SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software,45,StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator,134140480,SystemVerilog,Deep-Neural-Network-Hardware-Accelerator,22545,93,2024-03-30 06:41:13+00:00,[],None
10,https://github.com/nelsoncsc/ISP_UVM.git,2017-11-26 15:05:22+00:00,A Framework for Design and Verification of Image Processing Applications using UVM,35,nelsoncsc/ISP_UVM,112092229,SystemVerilog,ISP_UVM,511,81,2024-03-21 13:43:31+00:00,"['functional-verification', 'systemverilog-hdl', 'uvm', 'systemc', 'image-processing', 'opencv', 'hardware-designs']",https://api.github.com/licenses/mit
11,https://github.com/unixb0y/SystemVerilogSHA256.git,2018-02-04 16:08:16+00:00,SHA256 in (System-) Verilog / Open Source FPGA Miner,25,unixb0y/SystemVerilogSHA256,120200371,SystemVerilog,SystemVerilogSHA256,152,71,2024-04-02 10:36:45+00:00,"['sha256', 'verilog', 'systemverilog', 'bitcoin', 'mining', 'icarus-verilog', 'fpga']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/pulp-platform/pulp_soc.git,2018-02-08 14:10:24+00:00,pulp_soc is the core building component of PULP based SoCs,77,pulp-platform/pulp_soc,120769627,SystemVerilog,pulp_soc,1033,67,2024-04-11 13:55:31+00:00,"['pulp', 'riscv', 'systemverilog']",
13,https://github.com/jerralph/riscv-vip.git,2018-05-23 23:26:26+00:00,"For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug",28,jerralph/riscv-vip,134635969,SystemVerilog,riscv-vip,376,50,2024-02-26 07:01:44+00:00,[],https://api.github.com/licenses/apache-2.0
14,https://github.com/hyperreality/ctf-writeups.git,2018-07-22 22:36:41+00:00,Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges,5,hyperreality/ctf-writeups,141935826,SystemVerilog,ctf-writeups,5080,50,2024-01-17 16:01:05+00:00,[],None
15,https://github.com/tymonx/virtio.git,2017-11-25 08:10:27+00:00,Virtio implementation in SystemVerilog,9,tymonx/virtio,111987504,SystemVerilog,virtio,46,44,2024-03-07 06:27:12+00:00,"['verilog', 'systemverilog', 'hdl', 'rtl', 'cmake', 'verilator', 'virtio', 'quartus', 'fpga', 'xilinx', 'vivado', 'model', 'systemc']",https://api.github.com/licenses/apache-2.0
16,https://github.com/sgherbst/svreal.git,2018-06-28 22:21:32+00:00,"Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats",5,sgherbst/svreal,139073788,SystemVerilog,svreal,259,41,2024-03-23 06:12:55+00:00,"['verilog', 'systemverilog', 'fixed-point', 'floating-point', 'synthesizable', 'synthesis', 'simulation', 'vivado', 'xcelium', 'icarus-verilog', 'iverilog', 'xrun', 'irun', 'ncsim', 'vcs', 'icarus', 'verilator']",https://api.github.com/licenses/mit
17,https://github.com/pulp-platform/pulp_cluster.git,2018-02-26 16:05:41+00:00,The multi-core cluster of a PULP system.,17,pulp-platform/pulp_cluster,122994097,SystemVerilog,pulp_cluster,5975,37,2024-04-12 17:42:23+00:00,[],
18,https://github.com/Harry-Chen/fpga-virtual-console.git,2018-06-05 09:42:24+00:00,VT220-compatible console on Cyclone IV EP4CE55F23I7,9,Harry-Chen/fpga-virtual-console,136155288,SystemVerilog,fpga-virtual-console,4411,37,2024-02-04 15:18:43+00:00,"['fpga', 'console', 'terminal', 'vt220', 'xterm-256color', 'systemverilog', 'terminal-emulator', 'vt100', 'vt102', 'vt200', 'keyboard']",https://api.github.com/licenses/gpl-3.0
19,https://github.com/gvekony/sv-1800-2012.git,2018-02-23 10:28:41+00:00,"IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code",11,gvekony/sv-1800-2012,122607123,SystemVerilog,sv-1800-2012,2262,31,2024-03-29 13:54:04+00:00,[],https://api.github.com/licenses/mit
20,https://github.com/pulp-platform/axi_mem_if.git,2018-02-05 11:52:18+00:00,Simple single-port AXI memory interface,23,pulp-platform/axi_mem_if,120298202,SystemVerilog,axi_mem_if,64,30,2024-03-31 14:12:10+00:00,"['axi', 'systemverilog-hdl', 'asic', 'fpga']",
21,https://github.com/pulp-platform/tech_cells_generic.git,2018-01-24 12:50:42+00:00,"Technology dependent cells instantiated in the design for generic process (simulation, FPGA)",26,pulp-platform/tech_cells_generic,118764920,SystemVerilog,tech_cells_generic,129,28,2024-03-31 14:12:09+00:00,[],
22,https://github.com/EEESlab/combinational-bnn.git,2018-07-06 06:39:32+00:00,System Verilog code describing a fully combinational binarized neural network.,15,EEESlab/combinational-bnn,139943677,SystemVerilog,combinational-bnn,119,27,2024-01-31 05:13:54+00:00,"['bnn', 'binary-neural-networks', 'combinational']",None
23,https://github.com/flyskywalker/ahb_sramc.git,2018-06-16 12:34:39+00:00,"ahb scram controller, design and verification",10,flyskywalker/ahb_sramc,137579410,SystemVerilog,ahb_sramc,9,24,2024-01-25 02:01:53+00:00,[],None
24,https://github.com/hellgate202/csi2_rx.git,2018-08-14 13:25:12+00:00,MIPI CSI-2 RX,9,hellgate202/csi2_rx,144723694,SystemVerilog,csi2_rx,10327,24,2023-12-08 10:43:04+00:00,[],https://api.github.com/licenses/gpl-3.0
25,https://github.com/pulp-platform/uvm-components.git,2018-02-05 11:46:43+00:00,"Contains commonly used UVM components (agents, environments and tests).",15,pulp-platform/uvm-components,120297727,SystemVerilog,uvm-components,463,24,2024-03-15 08:19:19+00:00,"['uvm', 'systemverilog-hdl']",
26,https://github.com/xerpi/tiny5.git,2018-03-28 09:29:29+00:00,"RISC-V Processor Implementation (RV32IM, TileLink-UL)",4,xerpi/tiny5,127116928,SystemVerilog,tiny5,122,21,2024-03-05 12:03:29+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/hildebrandmw/de10lite-hdl.git,2018-02-12 17:40:08+00:00,Verilog for interacting with components of the DE10-Lite board.,4,hildebrandmw/de10lite-hdl,121279686,SystemVerilog,de10lite-hdl,4835,21,2024-03-07 20:37:38+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/tianrenz2/Single-Cycle-Processor.git,2018-03-02 23:01:28+00:00,Single-Cycle RISC-V Processor in systemverylog,4,tianrenz2/Single-Cycle-Processor,123639817,SystemVerilog,Single-Cycle-Processor,1116,19,2024-03-06 07:01:58+00:00,"['systemverilog', 'modelsim', 'verification']",None
29,https://github.com/NetTLP/adapter.git,2018-06-18 03:08:23+00:00,An FPGA-based NetTLP adapter ,3,NetTLP/adapter,137705272,SystemVerilog,adapter,296,19,2023-11-23 19:54:27+00:00,[],None
30,https://github.com/fpga-soc/mil-std-1553b-soc.git,2018-01-21 11:19:52+00:00,development interface mil-std-1553b for system on chip,12,fpga-soc/mil-std-1553b-soc,118328019,SystemVerilog,mil-std-1553b-soc,518,18,2024-04-06 14:15:35+00:00,[],None
31,https://github.com/fpgasystems/dma-driver.git,2018-06-12 11:31:42+00:00,,8,fpgasystems/dma-driver,137062340,SystemVerilog,dma-driver,4809,17,2024-04-13 16:33:04+00:00,[],None
32,https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller.git,2018-03-24 09:05:50+00:00,The memory model was leveraged from micron. ,12,tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller,126582713,SystemVerilog,Design-and-Verification-of-DDR3-Memory-Controller,1123,17,2024-04-05 07:43:59+00:00,[],None
33,https://github.com/pulp-platform/hwpe-stream.git,2018-02-02 12:18:00+00:00,IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system,14,pulp-platform/hwpe-stream,119978080,SystemVerilog,hwpe-stream,2131,16,2024-03-06 18:23:57+00:00,[],
34,https://github.com/nelsoncsc/FFT.git,2018-02-28 17:36:37+00:00,Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm,3,nelsoncsc/FFT,123319293,SystemVerilog,FFT,4,15,2024-03-28 02:26:14+00:00,"['fft', 'ifft', 'hardware-designs', 'matlab', 'octave', 'systemverilog', 'recursive-algorithm']",None
35,https://github.com/ljhsiun2/EllipticCurves_SystemVerilog.git,2017-12-18 00:47:00+00:00,Elgamal's over Elliptic Curves,4,ljhsiun2/EllipticCurves_SystemVerilog,114580064,SystemVerilog,EllipticCurves_SystemVerilog,25666,14,2024-01-02 16:56:57+00:00,[],None
36,https://github.com/fpgasystems/DecisionTrees.git,2018-04-13 05:59:07+00:00,Decision Trees Inference,12,fpgasystems/DecisionTrees,129354901,SystemVerilog,DecisionTrees,41,14,2022-11-03 09:28:39+00:00,[],https://api.github.com/licenses/gpl-3.0
37,https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM.git,2018-07-06 23:42:54+00:00,"A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave’s test results.",2,alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM,140038650,SystemVerilog,A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM,45,14,2024-03-21 22:18:18+00:00,[],None
38,https://github.com/pulp-platform/trace_debugger.git,2018-06-21 17:23:15+00:00,Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.,6,pulp-platform/trace_debugger,138201504,SystemVerilog,trace_debugger,7199,13,2024-03-18 04:13:14+00:00,"['debugging-tool', 'risc-v', 'system-verilog', 'instruction-trace']",
39,https://github.com/MiSTer-devel/C16_MiSTer.git,2018-05-02 10:38:50+00:00,Commodore C16 and Plus/4 for MiSTer,10,MiSTer-devel/C16_MiSTer,131836293,SystemVerilog,C16_MiSTer,31053,13,2024-04-13 20:00:13+00:00,[],None
40,https://github.com/briandong/regModel.git,2018-03-13 01:24:55+00:00,"This script builds the UVM register model, based on pre-defined address map in markdown (mk) style",4,briandong/regModel,124973502,SystemVerilog,regModel,43,12,2023-08-02 05:56:50+00:00,"['ruby', 'markdown', 'uvm', 'register', 'model']",None
41,https://github.com/flasonil/Serial-Multiplier.git,2018-06-19 10:19:04+00:00,16 bit serial multiplier in SystemVerilog,5,flasonil/Serial-Multiplier,137875506,SystemVerilog,Serial-Multiplier,169,11,2024-03-11 09:56:36+00:00,"['verilog', 'verilog-project', 'systemverilog', 'system-verilog']",None
42,https://github.com/pulp-platform/apb.git,2018-04-12 09:53:25+00:00,APB Logic,8,pulp-platform/apb,129230228,SystemVerilog,apb,109,11,2024-04-05 18:49:36+00:00,[],
43,https://github.com/hotwolf/WbXbc.git,2018-07-31 20:50:56+00:00,HDL components to build a customized Wishbone crossbar switch ,2,hotwolf/WbXbc,143067258,SystemVerilog,WbXbc,1694,11,2024-01-19 06:10:29+00:00,"['verilog', 'hdl', 'wishbone', 'crossbar']",None
44,https://github.com/tom01h/zero-riscy.git,2017-11-29 15:30:46+00:00,zero-riscy CPU Core,3,tom01h/zero-riscy,112492818,SystemVerilog,zero-riscy,1304,10,2024-03-08 00:03:49+00:00,[],
45,https://github.com/mediaic/VLSI_Lab2.git,2018-07-02 09:04:24+00:00,RTL + Verfication + Synthesis + APR,0,mediaic/VLSI_Lab2,139418147,SystemVerilog,VLSI_Lab2,791,10,2023-08-23 20:18:35+00:00,[],None
46,https://github.com/stephanosio/BPSKModem.git,2018-06-25 02:24:44+00:00,Binary Phase Shift Keying (BPSK) Modem,1,stephanosio/BPSKModem,138533749,SystemVerilog,BPSKModem,22,10,2024-03-26 17:38:37+00:00,[],None
47,https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol.git,2018-06-13 14:31:40+00:00,Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator.,9,HunterBitos/Implementation-of-AMBA-AXI3-protocol,137227480,SystemVerilog,Implementation-of-AMBA-AXI3-protocol,4035,8,2024-03-20 01:24:35+00:00,[],None
48,https://github.com/pulp-platform/udma_core.git,2018-01-24 12:54:46+00:00,,14,pulp-platform/udma_core,118765423,SystemVerilog,udma_core,1078,8,2024-03-19 22:48:34+00:00,[],
49,https://github.com/pulp-platform/hwpe-mac-engine.git,2018-02-02 14:37:51+00:00,An example Hardware Processing Engine,12,pulp-platform/hwpe-mac-engine,119992463,SystemVerilog,hwpe-mac-engine,40,8,2023-07-25 14:14:43+00:00,[],
50,https://github.com/jeras/rp32.git,2018-08-15 13:03:30+00:00,RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).,3,jeras/rp32,144853832,SystemVerilog,rp32,926,8,2024-03-21 21:58:01+00:00,"['asic', 'fpga', 'risc-v', 'riscv', 'systemverilog']",https://api.github.com/licenses/apache-2.0
51,https://github.com/lewis262626/FPGABreakout.git,2018-01-10 23:04:01+00:00,ES3B2 Breakout/Pong clone,0,lewis262626/FPGABreakout,117021733,SystemVerilog,FPGABreakout,91,8,2019-07-16 19:59:11+00:00,[],https://api.github.com/licenses/gpl-2.0
52,https://github.com/flasonil/APB_PWM.git,2018-05-15 19:39:28+00:00,Pulse Width Modulator programmed through an Advanced Peripheral Bus interface,1,flasonil/APB_PWM,133564746,SystemVerilog,APB_PWM,3,7,2021-07-03 16:23:57+00:00,"['system-verilog', 'verilog']",None
53,https://github.com/sriramvb/DDR4-Memory-Controller.git,2018-03-22 01:55:20+00:00,,9,sriramvb/DDR4-Memory-Controller,126264646,SystemVerilog,DDR4-Memory-Controller,398,7,2023-05-20 08:01:49+00:00,[],None
54,https://github.com/SalomeDevkule7/Neural-Network-Layer-Generator.git,2018-06-07 19:49:46+00:00,Application Specific Integrated Circuit(ASIC),3,SalomeDevkule7/Neural-Network-Layer-Generator,136523930,SystemVerilog,Neural-Network-Layer-Generator,130,7,2022-06-02 07:51:55+00:00,"['systemverilog-hdl', 'vlsi', 'neural-networks', 'asic-verification']",None
55,https://github.com/cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased.git,2018-05-14 20:20:29+00:00,,2,cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased,133416794,SystemVerilog,4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased,3016,7,2023-05-14 09:48:47+00:00,[],None
56,https://github.com/afiskon/fpga-ssd1306-to-vga.git,2018-03-21 18:05:22+00:00,ICE40 FPGA configuration: SSD1306 to VGA converter,2,afiskon/fpga-ssd1306-to-vga,126220840,SystemVerilog,fpga-ssd1306-to-vga,20,6,2022-12-25 02:04:37+00:00,[],https://api.github.com/licenses/gpl-3.0
57,https://github.com/kariannekk/Portable-Stimulus.git,2018-06-08 07:51:04+00:00,,4,kariannekk/Portable-Stimulus,136585829,SystemVerilog,Portable-Stimulus,45,6,2024-02-16 07:01:21+00:00,[],None
58,https://github.com/Harrypotterrrr/mips-CPU54.git,2018-07-27 16:00:32+00:00,The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity,1,Harrypotterrrr/mips-CPU54,142597587,SystemVerilog,mips-CPU54,607,6,2023-07-29 11:52:41+00:00,[],None
59,https://github.com/GkyHub/fpga_cnn_train.git,2018-03-15 10:07:52+00:00,,4,GkyHub/fpga_cnn_train,125348244,SystemVerilog,fpga_cnn_train,880,6,2023-03-06 13:00:10+00:00,[],None
60,https://github.com/jomonkjoy/NAND-Flash-Controller.git,2017-11-20 17:38:41+00:00,"2, 4, 8Gb: x8/x16 Multiplexed NAND Flash Memory",2,jomonkjoy/NAND-Flash-Controller,111442632,SystemVerilog,NAND-Flash-Controller,22,6,2024-04-11 03:43:42+00:00,[],https://api.github.com/licenses/gpl-3.0
61,https://github.com/gyurco/ZX8X_MiST.git,2018-08-15 15:52:25+00:00,ZX80-ZX81 core for the MiST board,5,gyurco/ZX8X_MiST,144873329,SystemVerilog,ZX8X_MiST,729,6,2024-04-12 09:09:42+00:00,[],https://api.github.com/licenses/gpl-2.0
62,https://github.com/Csuk0914/dnn-rtl.git,2018-06-26 11:31:48+00:00,Verilog RTL Implementation of DNN,2,Csuk0914/dnn-rtl,138728755,SystemVerilog,dnn-rtl,126291,6,2023-10-03 17:47:37+00:00,[],None
63,https://github.com/victoresque/DCLab.git,2018-01-26 14:46:55+00:00,Digital Circuits Lab (2017 Spring) @ National Taiwan University,0,victoresque/DCLab,119063130,SystemVerilog,DCLab,4808,6,2023-05-14 08:34:46+00:00,[],None
64,https://github.com/rajkumarraval/i2c_wb_sv_uvm.git,2018-08-19 17:26:58+00:00,,4,rajkumarraval/i2c_wb_sv_uvm,145323811,SystemVerilog,i2c_wb_sv_uvm,35,6,2023-06-19 06:25:58+00:00,[],None
65,https://github.com/pulp-platform/hwpe-ctrl.git,2018-02-02 12:27:15+00:00,IPs for control-plane integration of Hardware Processing Engines (HWPEs) within a PULP system,14,pulp-platform/hwpe-ctrl,119978897,SystemVerilog,hwpe-ctrl,118,6,2024-02-04 21:28:03+00:00,[],
66,https://github.com/pulp-platform/udma_qspi.git,2018-01-24 12:55:27+00:00,,10,pulp-platform/udma_qspi,118765510,SystemVerilog,udma_qspi,147,5,2022-09-12 22:08:06+00:00,[],
67,https://github.com/jomonkjoy/CDC_FIFO_Design.git,2017-12-13 18:35:04+00:00,Multi-bit Synchronization across Clock Domains,3,jomonkjoy/CDC_FIFO_Design,114155727,SystemVerilog,CDC_FIFO_Design,44,5,2023-07-28 01:44:43+00:00,[],https://api.github.com/licenses/gpl-3.0
68,https://github.com/afiskon/fpga-vga.git,2018-02-24 12:24:33+00:00,Generating video signal over VGA using iCEstick,1,afiskon/fpga-vga,122738350,SystemVerilog,fpga-vga,5,5,2021-08-06 15:28:22+00:00,[],https://api.github.com/licenses/mit
69,https://github.com/basilwong/FPGA-ARC4-cracker.git,2018-05-22 01:36:48+00:00,ARC4 Encryption/Decryption Lab,4,basilwong/FPGA-ARC4-cracker,134344614,SystemVerilog,FPGA-ARC4-cracker,28996,5,2024-02-20 13:09:40+00:00,[],None
70,https://github.com/sanjeevs/srm_sap.git,2017-11-30 11:55:18+00:00,Simple as possible demo using simple_reg_model,3,sanjeevs/srm_sap,112605897,SystemVerilog,srm_sap,708,5,2022-06-08 02:40:05+00:00,[],https://api.github.com/licenses/mit
71,https://github.com/RW9UAO/zx-spectrum48-fpga-xilinx.git,2018-06-06 08:30:04+00:00,zx spectrum48 fpga xilinx,2,RW9UAO/zx-spectrum48-fpga-xilinx,136297759,SystemVerilog,zx-spectrum48-fpga-xilinx,20820,5,2022-12-01 15:58:16+00:00,[],None
72,https://github.com/PRETgroup/easy-rte.git,2018-06-22 02:46:30+00:00,Toolchain to automatically generate and verify HW or SW runtime enforcers from text-based framework,4,PRETgroup/easy-rte,138246449,SystemVerilog,easy-rte,1271,5,2024-03-12 13:32:59+00:00,[],https://api.github.com/licenses/mit
73,https://github.com/pulp-platform/axi2mem.git,2018-02-26 15:53:39+00:00,,6,pulp-platform/axi2mem,122992611,SystemVerilog,axi2mem,56,5,2023-10-08 09:03:42+00:00,[],
74,https://github.com/AdahilMuniz/SOIN-RV.git,2018-06-03 22:59:01+00:00,,0,AdahilMuniz/SOIN-RV,135947149,SystemVerilog,SOIN-RV,1647,5,2023-04-18 16:21:28+00:00,[],None
75,https://github.com/mafull/picomips-assignment.git,2018-03-26 16:00:46+00:00,ELEC6234 - Embedded Processor Synthesis assignment,1,mafull/picomips-assignment,126854062,SystemVerilog,picomips-assignment,24845,5,2024-04-11 10:30:55+00:00,[],None
76,https://github.com/pulp-platform/fpga-support.git,2018-07-24 11:20:38+00:00,"IP Blocks to Support Design, Prototyping, and Verification of PULP on FPGAs",9,pulp-platform/fpga-support,142148186,SystemVerilog,fpga-support,113,4,2023-07-25 14:18:43+00:00,[],
77,https://github.com/ibreakoutx/sv-uvm.git,2018-04-12 14:52:14+00:00,,1,ibreakoutx/sv-uvm,129267504,SystemVerilog,sv-uvm,3698,4,2023-03-14 01:40:09+00:00,[],None
78,https://github.com/Richard-Harvey-UCSD/FIR-Filter.git,2018-04-01 16:47:20+00:00,"Bandpass filter that passes 35-200Hz, which uses a MatLab script to determine the correct coefficients by writing two modules. One computes the FIR filter output and the other instantiates the FIR filter with SSE module.",0,Richard-Harvey-UCSD/FIR-Filter,127651110,SystemVerilog,FIR-Filter,73,4,2022-08-26 17:18:14+00:00,[],None
79,https://github.com/joselcuevam/timer.git,2018-07-06 00:28:50+00:00,Timer implemented in verilog,1,joselcuevam/timer,139913994,SystemVerilog,timer,751,4,2022-05-01 20:48:01+00:00,[],None
80,https://github.com/pulp-platform/apb_interrupt_cntrl.git,2018-01-24 12:49:07+00:00,Small and simple APB interrupt controller,7,pulp-platform/apb_interrupt_cntrl,118764719,SystemVerilog,apb_interrupt_cntrl,37,4,2023-11-05 05:11:37+00:00,[],
81,https://github.com/Terminatorjjjjj/NTUEE-DCLAB-Materials.git,2018-02-22 02:13:06+00:00,This repo is the lab materials for NTUEE DCLAB (http://dclab.ee.ntu.edu.tw).,5,Terminatorjjjjj/NTUEE-DCLAB-Materials,122419443,SystemVerilog,NTUEE-DCLAB-Materials,67,4,2023-04-02 20:54:35+00:00,['altera-fpga'],None
82,https://github.com/oliviercotte/Arbiter.git,2018-01-20 11:08:33+00:00,Round-robin arbiter verification in SystemVerilog,3,oliviercotte/Arbiter,118235252,SystemVerilog,Arbiter,9,4,2023-06-19 08:18:59+00:00,"['round-robin', 'round-robin-scheduler', 'arbiter', 'verification', 'universal-verification-methodology', 'open-verification-methodology']",https://api.github.com/licenses/mit
83,https://github.com/Alexnorvag/spi_vip_uvm.git,2018-01-10 00:00:42+00:00,,1,Alexnorvag/spi_vip_uvm,116885024,SystemVerilog,spi_vip_uvm,7,4,2022-10-11 13:31:43+00:00,[],None
84,https://github.com/pulp-platform/udma_sdio.git,2018-02-02 16:40:03+00:00,,7,pulp-platform/udma_sdio,120005812,SystemVerilog,udma_sdio,160,4,2024-01-17 06:19:30+00:00,[],
85,https://github.com/pulp-platform/axi_rab.git,2018-07-24 11:41:34+00:00,⛔ DEPRECATED ⛔ AXI Remapping Address Block: A software-managed I/O memory management unit for HERO,2,pulp-platform/axi_rab,142150318,SystemVerilog,axi_rab,693,4,2023-03-12 16:06:06+00:00,[],
86,https://github.com/WillQvQ/MIPS_V2.0.git,2018-05-06 14:47:56+00:00,Let's go on multicycle processor~,0,WillQvQ/MIPS_V2.0,132347864,SystemVerilog,MIPS_V2.0,1020,4,2022-05-01 05:27:22+00:00,[],None
87,https://github.com/robfpga/weighted_round_robin.git,2018-04-01 22:41:52+00:00,SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter,2,robfpga/weighted_round_robin,127677279,SystemVerilog,weighted_round_robin,34,4,2023-06-19 08:19:12+00:00,[],https://api.github.com/licenses/gpl-3.0
88,https://github.com/quinnwerks/JSONPacketParser.git,2018-07-06 18:13:46+00:00,,0,quinnwerks/JSONPacketParser,140017066,SystemVerilog,JSONPacketParser,191,4,2020-12-09 13:23:49+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/pulp-platform/udma_uart.git,2018-01-24 12:55:09+00:00,,10,pulp-platform/udma_uart,118765473,SystemVerilog,udma_uart,176,4,2024-02-13 03:43:12+00:00,[],
90,https://github.com/yifax/RISC-V-PipeLine.git,2018-03-23 23:10:26+00:00,SystemVerilog realization of RISC-V processor,4,yifax/RISC-V-PipeLine,126547521,SystemVerilog,RISC-V-PipeLine,2357,4,2023-06-15 16:51:48+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/alonsorb/ddr-ram-controller-mig.git,2018-06-15 16:12:29+00:00,DDR SDRAM Controller based on Xilinx MIG for Digilent Boards,2,alonsorb/ddr-ram-controller-mig,137508345,SystemVerilog,ddr-ram-controller-mig,1548,4,2021-10-27 12:05:05+00:00,[],https://api.github.com/licenses/gpl-3.0
92,https://github.com/WillQvQ/MIPS_V3.1.git,2018-05-22 03:42:28+00:00,Pipeline MIPS64,1,WillQvQ/MIPS_V3.1,134356923,SystemVerilog,MIPS_V3.1,2713,4,2022-04-12 12:27:54+00:00,[],None
93,https://github.com/pulp-platform/udma_i2s.git,2018-01-24 12:56:21+00:00,,11,pulp-platform/udma_i2s,118765612,SystemVerilog,udma_i2s,105,4,2023-08-28 06:58:56+00:00,[],
94,https://github.com/Aceralon/ClockOnBasys3.git,2017-12-14 04:34:48+00:00,Clock On Basys3 with multiple functions,0,Aceralon/ClockOnBasys3,114202839,SystemVerilog,ClockOnBasys3,19,3,2021-11-02 08:20:55+00:00,[],None
95,https://github.com/mitvmorabia/DDR3-Memory-Controller.git,2018-04-09 21:50:38+00:00,Design of memory controller for 1 GB DDR3 SDRAM based on specifications provided in Micron Specification Sheet,2,mitvmorabia/DDR3-Memory-Controller,128837922,SystemVerilog,DDR3-Memory-Controller,7,3,2021-05-16 23:22:03+00:00,[],None
96,https://github.com/pulp-platform/udma_camera.git,2018-01-24 12:56:37+00:00,,7,pulp-platform/udma_camera,118765640,SystemVerilog,udma_camera,135,3,2023-07-25 14:14:30+00:00,[],
97,https://github.com/pulp-platform/udma_filter.git,2018-06-28 08:14:08+00:00,A uDMA peripheral to allow memory to memory transfers and linear algebra operations,7,pulp-platform/udma_filter,138987700,SystemVerilog,udma_filter,46,3,2023-07-25 14:18:09+00:00,[],None
98,https://github.com/charlierkj/Advanced-Digital-Design.git,2018-05-18 08:13:16+00:00,Bitcoin Hashing (course projects for UCSD-ECE111),1,charlierkj/Advanced-Digital-Design,133924379,SystemVerilog,Advanced-Digital-Design,1179485,3,2024-01-25 09:23:27+00:00,[],None
99,https://github.com/jpdoane/jpu.git,2018-01-20 01:57:34+00:00,32bit CPU,0,jpdoane/jpu,118199104,SystemVerilog,jpu,445,3,2023-07-25 07:09:35+00:00,[],None
100,https://github.com/m1a1x1/bloom-filter.git,2018-04-07 12:23:34+00:00,SystemVerilog IP-core of highly parametrized Bloom-filter implementation on internal memory,0,m1a1x1/bloom-filter,128525865,SystemVerilog,bloom-filter,89,3,2023-07-31 15:12:46+00:00,['fpga'],None
101,https://github.com/tudortimi/constraints.git,2018-04-01 09:44:17+00:00,Reusable constraints,1,tudortimi/constraints,127616409,SystemVerilog,constraints,26,3,2023-08-28 17:30:08+00:00,[],https://api.github.com/licenses/apache-2.0
102,https://github.com/lvandam/posit_arith_hdl.git,2018-06-28 11:23:28+00:00,Posit HDL Arithmetic Framework optimized for Decimal Accuracy,1,lvandam/posit_arith_hdl,139008644,SystemVerilog,posit_arith_hdl,9504,3,2024-03-15 02:56:53+00:00,[],https://api.github.com/licenses/apache-2.0
103,https://github.com/yangm2/verilator-example.git,2017-12-03 04:41:42+00:00,Example of using various technologies together in a Verilator simulation,1,yangm2/verilator-example,112900488,SystemVerilog,verilator-example,24,3,2023-12-06 06:39:07+00:00,[],None
104,https://github.com/SvrAdityaReddy/Inter_Device_Communication_Protocols.git,2018-02-03 18:31:08+00:00,Verilog Codes of various Inter Device Communication Protocols,1,SvrAdityaReddy/Inter_Device_Communication_Protocols,120118292,SystemVerilog,Inter_Device_Communication_Protocols,386,3,2022-03-31 18:07:04+00:00,"['systemverilog-hdl', 'verilog-hdl']",None
105,https://github.com/taoliug/riscv-dv.git,2018-07-14 03:35:40+00:00,,0,taoliug/riscv-dv,140913187,SystemVerilog,riscv-dv,730,3,2024-01-13 22:09:14+00:00,[],https://api.github.com/licenses/apache-2.0
106,https://github.com/manoharbandaru/arbiter_testbench.git,2018-06-27 01:53:26+00:00,UVM testbench for a simple arbiter,0,manoharbandaru/arbiter_testbench,138815788,SystemVerilog,arbiter_testbench,11,3,2023-09-13 06:38:58+00:00,[],None
107,https://github.com/jiegec/learn-verilog.git,2018-06-21 14:50:56+00:00,,0,jiegec/learn-verilog,138184512,SystemVerilog,learn-verilog,1425,3,2022-10-27 08:55:09+00:00,[],None
108,https://github.com/naisila/GameOfCodes.git,2018-04-02 17:19:01+00:00,Find the correct sequence of characters by looking at stepper motor moves!,0,naisila/GameOfCodes,127788021,SystemVerilog,GameOfCodes,4138,3,2020-11-18 09:14:46+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/pulp-platform/axi2per.git,2018-02-05 12:03:30+00:00,AXI to Peripheral Interconnect,1,pulp-platform/axi2per,120299310,SystemVerilog,axi2per,37,3,2024-01-19 19:24:00+00:00,"['axi', 'systemverilog-hdl', 'fpga', 'asic']",
110,https://github.com/pulp-platform/scm.git,2018-01-24 12:53:08+00:00,,5,pulp-platform/scm,118765233,SystemVerilog,scm,75,3,2024-03-31 14:12:10+00:00,[],
111,https://github.com/cristian-mattarei/CoSA-models.git,2018-05-10 17:03:14+00:00,,0,cristian-mattarei/CoSA-models,132930549,SystemVerilog,CoSA-models,7897,3,2021-11-30 18:11:22+00:00,[],None
112,https://github.com/salilkapur/AES.git,2018-01-30 05:52:35+00:00,AES implementation in Verilog,1,salilkapur/AES,119489207,SystemVerilog,AES,938,2,2020-01-04 23:45:02+00:00,[],None
113,https://github.com/tudortimi/tgen.git,2018-01-10 21:01:30+00:00,Test list generator,1,tudortimi/tgen,117010366,SystemVerilog,tgen,94,2,2022-04-09 15:22:56+00:00,[],https://api.github.com/licenses/apache-2.0
114,https://github.com/pulp-platform/icache-intc.git,2018-02-26 16:03:22+00:00,,2,pulp-platform/icache-intc,122993809,SystemVerilog,icache-intc,19,2,2023-10-31 20:42:52+00:00,[],
115,https://github.com/Karthik4293/Design-and-Implementation-of-CELL-SPU-lite-processor.git,2018-06-15 01:52:45+00:00,This project implements the behavioral model SPU-lite multimedia processor in System Verilog.,0,Karthik4293/Design-and-Implementation-of-CELL-SPU-lite-processor,137428609,SystemVerilog,Design-and-Implementation-of-CELL-SPU-lite-processor,3226,2,2023-11-18 02:49:49+00:00,[],None
116,https://github.com/mhazizian/Computer-Architecture-CA-2.git,2018-03-28 06:16:05+00:00,,0,mhazizian/Computer-Architecture-CA-2,127092821,SystemVerilog,Computer-Architecture-CA-2,94,2,2018-05-25 16:46:15+00:00,"['verilog', 'mips', 'mips-architecture']",None
117,https://github.com/suhasr1991/Veriification-of-LCD-Controller-Design.git,2018-03-05 04:38:15+00:00,A project on UVM to verify the functionality of LCD controller design. A UVM testbench was created from scratch. AHB master/slave agents created to get the data in memory for LCD controller to access the data. Monitors and scoreboards were created to compare the data from LCDVD output to expected output in a file. Also wrote a logic to compare the number of cycles between two frame pulses with the expected number of cycles in a file. This was done such that the frame is received in the two frame pulses.,0,suhasr1991/Veriification-of-LCD-Controller-Design,123865345,SystemVerilog,Veriification-of-LCD-Controller-Design,6210,2,2022-02-18 15:47:33+00:00,[],None
118,https://github.com/systemVerilogExtractor/exampleProjects.git,2018-03-30 00:30:06+00:00,,0,systemVerilogExtractor/exampleProjects,127361292,SystemVerilog,exampleProjects,10140,2,2022-03-03 12:56:50+00:00,[],None
119,https://github.com/amamory-verification/vfsd-utopia.git,2018-05-08 14:58:36+00:00,ATM-Utopia module and testbench.,5,amamory-verification/vfsd-utopia,132625040,SystemVerilog,vfsd-utopia,42008,2,2022-12-16 11:31:16+00:00,"['verification-methodologies', 'systemverilog', 'uvm', 'utopia']",https://api.github.com/licenses/mit
120,https://github.com/afiskon/tinyfpga-b2-first-project.git,2017-12-15 19:43:09+00:00,First project based on TinyFPGA B2,2,afiskon/tinyfpga-b2-first-project,114405695,SystemVerilog,tinyfpga-b2-first-project,4,2,2018-05-21 05:10:43+00:00,[],https://api.github.com/licenses/mit
121,https://github.com/halferty/my_awesome_6800.git,2018-06-02 03:56:07+00:00,A CPU in Verilog which can run Motorola MC6800 instructions,1,halferty/my_awesome_6800,135785506,SystemVerilog,my_awesome_6800,26,2,2021-11-04 23:27:55+00:00,[],https://api.github.com/licenses/gpl-3.0
122,https://github.com/suyashmahar/urisc.git,2018-02-23 05:39:21+00:00,Single instruction processor and toolchain,0,suyashmahar/urisc,122578220,SystemVerilog,urisc,93,2,2022-09-02 23:27:33+00:00,"['urisc', 'systemverilog', 'processor-architecture', 'fpga']",None
123,https://github.com/lexgolovchenko/avmm-lvds-bridge.git,2018-05-05 13:08:06+00:00,Cores for transfer Avalon-MM transaction through LVDS SERDES interface,0,lexgolovchenko/avmm-lvds-bridge,132248892,SystemVerilog,avmm-lvds-bridge,116,2,2023-10-20 08:30:50+00:00,[],None
124,https://github.com/alrubha/VLSI.git,2018-06-13 23:44:21+00:00,System verilog assignments for vlsi design class at Oregon State University,0,alrubha/VLSI,137283220,SystemVerilog,VLSI,16,2,2023-07-25 08:21:11+00:00,[],None
125,https://github.com/JP3BGY/Crypto_in_FPGA.git,2018-08-02 02:15:26+00:00,,1,JP3BGY/Crypto_in_FPGA,143230497,SystemVerilog,Crypto_in_FPGA,73,2,2020-04-17 06:01:55+00:00,[],https://api.github.com/licenses/gpl-3.0
126,https://github.com/zxbdlv/Volunteer2.git,2017-12-28 01:30:04+00:00,DDR3 controller,4,zxbdlv/Volunteer2,115571846,SystemVerilog,Volunteer2,232,2,2021-09-22 06:31:27+00:00,[],None
127,https://github.com/cevero/cevero.git,2018-03-05 18:24:01+00:00,Chip multi-procEssor for Very Energy-efficient aeRospace missiOns,1,cevero/cevero,123960431,SystemVerilog,cevero,466,2,2021-11-30 18:50:38+00:00,[],None
128,https://github.com/afiskon/blackice-ii-alinx-an108.git,2018-07-01 10:50:47+00:00,Alinx AN108 AD/DA board usage example,0,afiskon/blackice-ii-alinx-an108,139321060,SystemVerilog,blackice-ii-alinx-an108,4,2,2024-03-09 19:58:48+00:00,[],https://api.github.com/licenses/mit
129,https://github.com/pulp-platform/event_unit_flex.git,2018-02-26 16:01:08+00:00,,4,pulp-platform/event_unit_flex,122993535,SystemVerilog,event_unit_flex,823,2,2023-07-25 14:15:19+00:00,[],
130,https://github.com/melt-umn/silver-ableC.git,2018-05-10 03:56:54+00:00,Silver extension providing inlining of ableC literals for more natural AST construction,0,melt-umn/silver-ableC,132846275,SystemVerilog,silver-ableC,169,2,2022-03-25 10:44:09+00:00,[],https://api.github.com/licenses/lgpl-3.0
131,https://github.com/pulp-platform/L2_tcdm_hybrid_interco.git,2018-01-24 12:47:52+00:00,,8,pulp-platform/L2_tcdm_hybrid_interco,118764591,SystemVerilog,L2_tcdm_hybrid_interco,276,2,2023-12-20 08:25:08+00:00,[],
132,https://github.com/hypernyan/modbus_rtu_slave_hdl.git,2018-05-23 13:20:18+00:00,A SystemVerilog implementation of Modbus RTU Slave ,0,hypernyan/modbus_rtu_slave_hdl,134572689,SystemVerilog,modbus_rtu_slave_hdl,26,2,2022-02-17 21:49:08+00:00,[],https://api.github.com/licenses/gpl-3.0
133,https://github.com/joshchengwk/sync_fifo.git,2017-12-19 03:55:48+00:00,Synchronous FIFO,3,joshchengwk/sync_fifo,114716998,SystemVerilog,sync_fifo,49,2,2024-01-11 01:37:28+00:00,[],https://api.github.com/licenses/gpl-3.0
134,https://github.com/jomonkjoy/OCP-Repo.git,2018-05-04 15:20:59+00:00,Open Core Protocol,1,jomonkjoy/OCP-Repo,132156825,SystemVerilog,OCP-Repo,24,2,2021-03-02 17:21:10+00:00,[],None
135,https://github.com/pConst/xilinx_max_power.git,2018-04-07 22:51:31+00:00,Stress test power subsystem of your Xilinx FPGA board,1,pConst/xilinx_max_power,128575100,SystemVerilog,xilinx_max_power,89,2,2024-01-18 08:50:41+00:00,"['xilinx', 'fpga', 'soc', 'arty', 'digilent', 'zinq', 'power', 'test', 'verilog', 'systemverilog', 'board', 'development', 'cooling', 'shift-register', 'ultrascale']",None
136,https://github.com/afiskon/fpga-clock.git,2017-12-02 18:35:54+00:00,Simple clock based on iCEstick board,0,afiskon/fpga-clock,112866927,SystemVerilog,fpga-clock,7,2,2022-08-30 08:45:14+00:00,[],https://api.github.com/licenses/mit
137,https://github.com/ZachStephens/verilog_FFT.git,2018-02-03 16:44:14+00:00,Fast Fourier Transform implementation for an ASIC Design Lab project. ,1,ZachStephens/verilog_FFT,120109704,SystemVerilog,verilog_FFT,22,2,2022-05-20 08:21:05+00:00,[],None
138,https://github.com/SymbolZ/Multicycle_CPU_54Instruction.git,2017-12-05 10:25:37+00:00,A Simple Multicycle CPU With 54 MIPS Instructions,1,SymbolZ/Multicycle_CPU_54Instruction,113167455,SystemVerilog,Multicycle_CPU_54Instruction,100,2,2021-09-27 02:47:26+00:00,[],https://api.github.com/licenses/gpl-3.0
139,https://github.com/robfpga/dcache_blocking.git,2018-04-01 22:37:57+00:00,An implementation of a blocking data cache for a 5-staged CPU.,0,robfpga/dcache_blocking,127677042,SystemVerilog,dcache_blocking,42,2,2023-08-23 17:27:29+00:00,[],None
140,https://github.com/pulp-platform/icache_mp_128_pf.git,2018-02-26 16:03:58+00:00,,4,pulp-platform/icache_mp_128_pf,122993886,SystemVerilog,icache_mp_128_pf,56,2,2023-03-08 05:00:53+00:00,[],
141,https://github.com/sgalal/DigitalClock.git,2018-05-15 12:55:09+00:00,Digital clock in SystemVerilog on FPGA,0,sgalal/DigitalClock,133515980,SystemVerilog,DigitalClock,35535,2,2023-01-28 19:39:34+00:00,[],https://api.github.com/licenses/mit
142,https://github.com/UofT-HPRC/ece532-tutorials.git,2018-05-08 20:33:33+00:00,Tutorials for ECE532 at UofT,0,UofT-HPRC/ece532-tutorials,132661732,SystemVerilog,ece532-tutorials,43336,2,2022-09-12 16:19:47+00:00,[],None
143,https://github.com/jomonkjoy/MxN-cross-bar-switch.git,2017-12-07 15:07:04+00:00,Axis based MxN cross bar switch implementation,1,jomonkjoy/MxN-cross-bar-switch,113465085,SystemVerilog,MxN-cross-bar-switch,22,2,2018-10-29 00:32:04+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/praveenkhemalapure/LCD_CONTROLLER_UVM_ENV.git,2018-04-01 01:06:21+00:00,lpcxx24 uvm verification environement,0,praveenkhemalapure/LCD_CONTROLLER_UVM_ENV,127584574,SystemVerilog,LCD_CONTROLLER_UVM_ENV,4126,2,2022-02-01 05:12:39+00:00,[],None
145,https://github.com/eason-shsf/producer-consumer.git,2018-08-05 13:12:57+00:00,something about procucer consumer in python,0,eason-shsf/producer-consumer,143613979,SystemVerilog,producer-consumer,799,2,2019-02-17 03:10:25+00:00,[],None
146,https://github.com/aurelhoxha/TrafficLightSystemVerilog.git,2018-04-09 16:22:24+00:00,Implementation of a Traffic Lights using FSM in Verilog,0,aurelhoxha/TrafficLightSystemVerilog,128800923,SystemVerilog,TrafficLightSystemVerilog,2,2,2023-12-26 02:37:23+00:00,[],None
147,https://github.com/shmandy/AHB_Lite_Verification.git,2018-03-14 23:31:10+00:00,ECE571 Winter 2018 Class Project - Validation of AHB_Lite Peripheral (dual-port RAM),0,shmandy/AHB_Lite_Verification,125286819,SystemVerilog,AHB_Lite_Verification,37,2,2022-05-19 12:40:41+00:00,[],None
148,https://github.com/pulp-platform/tbtools.git,2018-06-11 10:01:19+00:00,DPI models for RTL platform,2,pulp-platform/tbtools,136908072,SystemVerilog,tbtools,28,2,2022-12-14 14:20:11+00:00,[],None
149,https://github.com/kirtanmehta/PDP8-simulator-with-Floating-Point-extension.git,2018-06-10 06:21:29+00:00,,0,kirtanmehta/PDP8-simulator-with-Floating-Point-extension,136784708,SystemVerilog,PDP8-simulator-with-Floating-Point-extension,2320,2,2024-04-10 17:37:07+00:00,[],None
150,https://github.com/luke-jiang/EE_271.git,2018-05-16 19:16:52+00:00,UW EE 271 Winter 2018 Projects,0,luke-jiang/EE_271,133712709,SystemVerilog,EE_271,2671,2,2023-01-29 12:04:02+00:00,[],None
151,https://github.com/zcold/prioritized_arbiter.git,2018-05-24 07:15:39+00:00,prioritized_arbiter in systemverilog,0,zcold/prioritized_arbiter,134676491,SystemVerilog,prioritized_arbiter,70,2,2021-05-16 23:23:50+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/pulp-platform/timer_unit.git,2018-02-02 16:40:18+00:00,,4,pulp-platform/timer_unit,120005842,SystemVerilog,timer_unit,326,2,2023-07-12 22:40:07+00:00,[],
153,https://github.com/WillQvQ/MIPS_V3.2.git,2018-06-18 11:17:50+00:00,mips + cache,0,WillQvQ/MIPS_V3.2,137742636,SystemVerilog,MIPS_V3.2,9883,2,2020-09-10 23:50:02+00:00,[],None
154,https://github.com/chadnkit/uvm_testbench.git,2018-02-25 03:43:29+00:00,UVM Testbench coded following tutorial from Verification Guide,0,chadnkit/uvm_testbench,122802666,SystemVerilog,uvm_testbench,7,1,2023-08-19 18:51:10+00:00,[],None
155,https://github.com/msvisser/RISC-V.git,2018-03-03 19:53:59+00:00,Pipelined RISC-V RV32IM implementation,1,msvisser/RISC-V,123726244,SystemVerilog,RISC-V,83,1,2018-10-22 12:19:33+00:00,"['riscv', 'fpga']",None
156,https://github.com/jomonkjoy/FFT-Computation.git,2017-11-22 17:56:20+00:00,"Fast Fourier Transform (FFT) algorithm computes the discrete Fourier transform (DFT) of a sequence, or its inverse (IFFT)",1,jomonkjoy/FFT-Computation,111716029,SystemVerilog,FFT-Computation,62,1,2018-06-06 17:01:00+00:00,[],https://api.github.com/licenses/gpl-3.0
157,https://github.com/anaamansari/Selective_DRAM.git,2018-07-16 00:06:49+00:00,SIPS2018,0,anaamansari/Selective_DRAM,141067244,SystemVerilog,Selective_DRAM,38156,1,2021-09-29 05:11:09+00:00,[],https://api.github.com/licenses/gpl-3.0
158,https://github.com/rishabhjain7b/DKOP.git,2018-03-29 18:01:01+00:00,This repository contains all the Verilog and System Verilog codes made during training at DKOP.,1,rishabhjain7b/DKOP,127328485,SystemVerilog,DKOP,1293,1,2020-06-19 06:19:21+00:00,[],None
159,https://github.com/kyle-sit/Sum-of-Squared-Error.git,2017-11-20 01:08:53+00:00,Sum of squared error algorithm implemented through floating point hardware,0,kyle-sit/Sum-of-Squared-Error,111346111,SystemVerilog,Sum-of-Squared-Error,8,1,2022-05-06 04:30:46+00:00,[],None
160,https://github.com/SmartyMJ/MIPS-chicken.git,2018-05-09 22:16:02+00:00,Full single-cycle MIPS processor written in System Verilog with Chicken (a video game created by me) written in MIPS assembly language,0,SmartyMJ/MIPS-chicken,132818394,SystemVerilog,MIPS-chicken,3939,1,2018-05-10 17:21:45+00:00,[],None
161,https://github.com/haykp/AXI_Stream.git,2018-06-26 13:58:01+00:00,AXI Stream,0,haykp/AXI_Stream,138745880,SystemVerilog,AXI_Stream,368,1,2020-03-29 11:59:42+00:00,[],https://api.github.com/licenses/mit
162,https://github.com/xmxn3559/doc.git,2018-07-06 07:53:34+00:00,,0,xmxn3559/doc,139951906,SystemVerilog,doc,2026,1,2018-07-06 09:21:06+00:00,[],None
163,https://github.com/ammar95/ECE551.git,2018-05-13 22:58:45+00:00,FPGA implementation of a NN for Character Recognition,0,ammar95/ECE551,133280785,SystemVerilog,ECE551,265,1,2021-12-09 13:15:06+00:00,[],None
164,https://github.com/Jaypatel6/Risc-V-Single-cycle-processor.git,2018-05-10 19:51:11+00:00,Simple Single Cycle Processor,1,Jaypatel6/Risc-V-Single-cycle-processor,132947516,SystemVerilog,Risc-V-Single-cycle-processor,14785,1,2022-11-18 02:05:25+00:00,[],None
165,https://github.com/Mario-Zuniga/Sequential-Multiplier.git,2018-04-14 05:37:29+00:00,Sequential Multiplier made with structural System Verilog.,0,Mario-Zuniga/Sequential-Multiplier,129485496,SystemVerilog,Sequential-Multiplier,10,1,2021-08-27 07:01:07+00:00,[],None
166,https://github.com/wallento/fusesoc-templates-demo.git,2018-01-15 19:59:36+00:00,Demo files for FuseSoC templates,0,wallento/fusesoc-templates-demo,117589578,SystemVerilog,fusesoc-templates-demo,1,1,2022-05-05 06:25:32+00:00,[],None
167,https://github.com/robfpga/linked_list_queue.git,2018-04-01 22:38:21+00:00,"An implementation of a multi-context, linked list queue data structure.",1,robfpga/linked_list_queue,127677069,SystemVerilog,linked_list_queue,55,1,2022-07-08 17:10:25+00:00,[],https://api.github.com/licenses/gpl-3.0
168,https://github.com/nsailor/Feather.git,2018-07-30 22:42:48+00:00,A single cycle processor implementing a subset of the ARMv7 ISA.,1,nsailor/Feather,142935371,SystemVerilog,Feather,151,1,2018-12-27 18:51:23+00:00,"['systemverilog', 'verilator', 'digital-design', 'computer-architecture', 'armv7']",None
169,https://github.com/abelardojarab/opencl-bsp.git,2018-05-02 00:24:37+00:00,,2,abelardojarab/opencl-bsp,131777154,SystemVerilog,opencl-bsp,8514,1,2020-10-20 16:02:39+00:00,[],None
170,https://github.com/psrivatsa/Digital-Design.git,2018-02-07 09:25:02+00:00,Digital Design,0,psrivatsa/Digital-Design,120592839,SystemVerilog,Digital-Design,2,1,2022-09-24 12:47:18+00:00,[],None
171,https://github.com/pulp-platform/cluster_peripherals.git,2018-02-26 16:27:12+00:00,,4,pulp-platform/cluster_peripherals,122996837,SystemVerilog,cluster_peripherals,106,1,2023-06-08 12:17:59+00:00,[],
172,https://github.com/matthuszagh/ece5760-lab2.git,2018-03-03 13:55:12+00:00,https://people.ece.cornell.edu/land/courses/ece5760/LABS/s2017/lab2_DDA.html,0,matthuszagh/ece5760-lab2,123696497,SystemVerilog,ece5760-lab2,291395,1,2018-12-07 18:44:02+00:00,[],None
173,https://github.com/AnhHoang2410/-Anh-Hoang-_finalproject.git,2018-08-09 18:31:11+00:00,SHA256 to generate Bitcoin Hash using system Verilog,0,AnhHoang2410/-Anh-Hoang-_finalproject,144189737,SystemVerilog,-Anh-Hoang-_finalproject,68,1,2022-05-31 12:13:06+00:00,[],None
174,https://github.com/0x544D/HX8357_Display_Driver.git,2018-07-08 09:48:53+00:00,FPGA implementation to drive HX8357 display,0,0x544D/HX8357_Display_Driver,140155616,SystemVerilog,HX8357_Display_Driver,2743,1,2021-05-25 13:41:47+00:00,[],None
175,https://github.com/tallerDisenoDigital/vallhalla-armv4.git,2018-05-24 19:12:01+00:00,,0,tallerDisenoDigital/vallhalla-armv4,134758335,SystemVerilog,vallhalla-armv4,37,1,2018-07-21 07:55:54+00:00,[],None
176,https://github.com/saitej25/DDR-3-Controller.git,2018-06-01 05:59:19+00:00,,1,saitej25/DDR-3-Controller,135674091,SystemVerilog,DDR-3-Controller,8265,1,2020-11-14 20:55:18+00:00,[],None
177,https://github.com/pulp-platform/udma_i2c.git,2018-01-24 12:56:06+00:00,,7,pulp-platform/udma_i2c,118765588,SystemVerilog,udma_i2c,124,1,2022-09-12 22:07:40+00:00,[],
178,https://github.com/SomaSaiCharitha/AMBA-AXI3.git,2018-02-17 04:39:30+00:00,,0,SomaSaiCharitha/AMBA-AXI3,121827782,SystemVerilog,AMBA-AXI3,4062,1,2020-11-09 07:59:34+00:00,[],None
179,https://github.com/AndrewHuynh97/Single_Cycle_Processor.git,2018-03-05 15:19:14+00:00,This is a single cycle processor using SystemVerilog ,1,AndrewHuynh97/Single_Cycle_Processor,123938228,SystemVerilog,Single_Cycle_Processor,289,1,2020-12-19 18:44:11+00:00,[],None
180,https://github.com/praveenkhemalapure/AHB_MULTI_MASTER.git,2018-04-01 05:54:03+00:00,,0,praveenkhemalapure/AHB_MULTI_MASTER,127601565,SystemVerilog,AHB_MULTI_MASTER,10,1,2019-12-31 16:24:43+00:00,[],None
181,https://github.com/jmolinacalzia/simulationPic16F887a.git,2018-04-28 03:32:34+00:00,This project simules the basic functions of PIC16F84a. ,0,jmolinacalzia/simulationPic16F887a,131369157,SystemVerilog,simulationPic16F887a,2,1,2023-01-28 15:45:31+00:00,"['vhdl', 'vhdl-modules', 'icarus-verilog', 'pic16f84a']",https://api.github.com/licenses/mit
182,https://github.com/clowak/Mayur_UVM.git,2018-07-16 22:41:54+00:00,,0,clowak/Mayur_UVM,141202386,SystemVerilog,Mayur_UVM,115,1,2021-07-20 17:47:37+00:00,[],https://api.github.com/licenses/apache-2.0
183,https://github.com/aurelhoxha/VendingMachineSystemVerilog.git,2018-04-09 16:27:07+00:00,Implementation of a Vending Machine using Mealy and Moore in System Verilog,1,aurelhoxha/VendingMachineSystemVerilog,128801660,SystemVerilog,VendingMachineSystemVerilog,3,1,2021-11-19 14:29:37+00:00,[],None
184,https://github.com/Mario-Zuniga/MxV.git,2018-05-30 19:38:28+00:00,"Operational MxV recieving data from UART communication and sending back, up to a 8x8 Matrix.",0,Mario-Zuniga/MxV,135489364,SystemVerilog,MxV,32,1,2021-08-27 07:01:33+00:00,[],None
185,https://github.com/clowak/Ramdas_SystemVerilogReference.git,2018-07-16 22:39:51+00:00,,0,clowak/Ramdas_SystemVerilogReference,141202237,SystemVerilog,Ramdas_SystemVerilogReference,47,1,2021-07-20 17:46:31+00:00,[],None
186,https://github.com/jflazaro/CSE132L-Pipeline-Processor.git,2018-03-19 02:50:28+00:00,32 bit RISC-V Pipelined Processor,0,jflazaro/CSE132L-Pipeline-Processor,125792776,SystemVerilog,CSE132L-Pipeline-Processor,629,1,2023-12-08 16:11:35+00:00,[],None
187,https://github.com/tianrenz2/Pipeline-Processor.git,2018-03-28 11:16:31+00:00,"Pipeline Processor based on RISC-V, implemented forwarding and hazard detection units",0,tianrenz2/Pipeline-Processor,127128880,SystemVerilog,Pipeline-Processor,1014,1,2024-02-11 04:19:35+00:00,"['modelsim', 'systemverilog', 'verification']",None
188,https://github.com/melt-umn/ableC-nondeterministic-search.git,2018-02-04 22:59:11+00:00,Extension to C providing an embedded domain-specific language for parallel nondeterministic programming,0,melt-umn/ableC-nondeterministic-search,120231004,SystemVerilog,ableC-nondeterministic-search,162,1,2022-01-19 02:23:18+00:00,[],https://api.github.com/licenses/lgpl-3.0
189,https://github.com/siberiy4/cpu.git,2017-12-07 11:04:21+00:00,木曜日のCPU,0,siberiy4/cpu,113440323,SystemVerilog,cpu,42,1,2018-05-11 01:27:33+00:00,[],None
190,https://github.com/rajeshkmeena/cdc_mcp.git,2018-03-08 09:42:40+00:00,Multi-Cycle Path (MCP) formulation for CDC(Clock Domain Crossing) Problem  ,1,rajeshkmeena/cdc_mcp,124370347,SystemVerilog,cdc_mcp,4,1,2023-02-22 01:28:32+00:00,[],None
191,https://github.com/AishwaryaGandhi/Advanced-Digital-System-Design-Generation.git,2018-02-22 17:41:35+00:00,This repository contains my digital system design projects. Each folder contains the problem statement and the reports for the projects. The hardware description language used is System Verilog.,1,AishwaryaGandhi/Advanced-Digital-System-Design-Generation,122513025,SystemVerilog,Advanced-Digital-System-Design-Generation,2498,1,2019-01-31 04:55:32+00:00,[],None
192,https://github.com/tahmidk/EnDMe-Processor.git,2018-05-19 23:13:09+00:00,A microprocessor built written in System Verilog that encrypts and decrypts a given message,0,tahmidk/EnDMe-Processor,134104511,SystemVerilog,EnDMe-Processor,165613,1,2020-07-19 18:44:54+00:00,[],None
193,https://github.com/Mario-Zuniga/Multiplier-Divisor-Square_Root.git,2018-04-14 05:42:46+00:00,"MDR designed with structural System Verilog, all operations are beign done with one Add-Subtract module, and sended to a 32 bit BCD to be displayed on digital segments.",1,Mario-Zuniga/Multiplier-Divisor-Square_Root,129485804,SystemVerilog,Multiplier-Divisor-Square_Root,18,1,2021-08-27 07:01:54+00:00,[],None
194,https://github.com/banerjeeavik28/32bitALU-Function_Implementation.git,2017-11-25 01:33:14+00:00,"Applied 12 rudimentary functions to a 32-bit ALU processor which takes in two 32-bit input values and applies said functions to them. The functions created are:  Add, Subtract, Increment, Decrement, Move (copies the value of an input to the other input), Bit-wise Shift Left, SIMD Add (essentially Add but on multiple sets of bits at a time), Bitwise AND, Bitwise OR, Bitwise Exclusive OR, Compliment, and 2's Compliment.  Flags are implemented to detect for carry bits, possible overflow, sign changes, and resulting zero values. The program is written in System Verilog but for easier access has been converted to pdf.",0,banerjeeavik28/32bitALU-Function_Implementation,111967803,SystemVerilog,32bitALU-Function_Implementation,1064,1,2018-04-29 00:15:25+00:00,[],None
195,https://github.com/pulp-platform/apb_adv_timer.git,2018-01-24 12:46:19+00:00,Advanced timer with APB interface,5,pulp-platform/apb_adv_timer,118764403,SystemVerilog,apb_adv_timer,110,1,2022-07-29 09:19:02+00:00,[],
196,https://github.com/sand96/Computer_Architecture.git,2018-06-13 11:49:07+00:00,,0,sand96/Computer_Architecture,137208468,SystemVerilog,Computer_Architecture,434,1,2019-11-06 20:09:04+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/eliza0x/fost.git,2018-01-23 05:53:10+00:00,simple pipeline cpu,0,eliza0x/fost,118564388,SystemVerilog,fost,149,1,2018-01-24 13:51:48+00:00,"['cpu', 'systemverilog']",None
198,https://github.com/ecqin/SIMD-Architecture.git,2018-02-14 18:30:32+00:00,,0,ecqin/SIMD-Architecture,121546029,SystemVerilog,SIMD-Architecture,3033,1,2018-03-05 23:50:53+00:00,[],None
199,https://github.com/jakemckenzie/Digital-System-Design.git,2018-04-04 04:04:29+00:00,This was my homework for Digital System Design course in SystemVerilog,0,jakemckenzie/Digital-System-Design,128005151,SystemVerilog,Digital-System-Design,124290,1,2018-06-01 07:33:06+00:00,[],None
200,https://github.com/pulp-platform/cfmath.git,2018-07-24 11:25:45+00:00,Package with Constant Function implementations of mathematical functions for HDL elaboration,1,pulp-platform/cfmath,142148716,SystemVerilog,cfmath,17,1,2023-01-28 12:03:44+00:00,[],
201,https://github.com/johan92/fpga-for-beginners.git,2018-07-08 15:07:27+00:00,Repo with FPGA/Verilog/RTL examples. I use it in articles for demonstration.,0,johan92/fpga-for-beginners,140178234,SystemVerilog,fpga-for-beginners,56,1,2019-04-07 15:29:17+00:00,[],https://api.github.com/licenses/mit
202,https://github.com/kyle-sit/Finite-Impulse-Response-Filter.git,2017-12-05 00:40:09+00:00,FIR filter built in system verilog along with a matlab script,0,kyle-sit/Finite-Impulse-Response-Filter,113111769,SystemVerilog,Finite-Impulse-Response-Filter,221,1,2019-09-01 06:20:12+00:00,[],None
203,https://github.com/matthewelse/fpga-starter.git,2017-12-20 21:05:28+00:00,Starting point for Altera Cyclone V Applications using the ARM core and FPGA,1,matthewelse/fpga-starter,114931117,SystemVerilog,fpga-starter,40,1,2018-02-02 12:02:47+00:00,[],https://api.github.com/licenses/mit
204,https://github.com/kjiwa/ee271-flappy-bird.git,2018-03-08 19:23:56+00:00,EE 271 final lab---a Flappy Bird clone for the Altera DE1 FPGA development board.,1,kjiwa/ee271-flappy-bird,124437530,SystemVerilog,ee271-flappy-bird,83,1,2021-03-09 17:57:44+00:00,[],https://api.github.com/licenses/mit
205,https://github.com/brabect1/riscv_jtag_dm.git,2018-07-22 13:18:46+00:00,RISC-V Debug Mocule with JTAG Transport.,1,brabect1/riscv_jtag_dm,141897322,SystemVerilog,riscv_jtag_dm,71,1,2020-01-21 09:48:47+00:00,"['riscv', 'debug', 'jtag']",https://api.github.com/licenses/apache-2.0
206,https://github.com/haines10/ECE337-Final.git,2018-04-10 15:40:55+00:00,,0,haines10/ECE337-Final,128957291,SystemVerilog,ECE337-Final,30,1,2018-04-25 19:52:47+00:00,[],None
207,https://github.com/Datar93/Functional-Verification-of-LCD-Controller.git,2018-06-24 08:23:40+00:00,,0,Datar93/Functional-Verification-of-LCD-Controller,138465554,SystemVerilog,Functional-Verification-of-LCD-Controller,1464,1,2022-05-20 08:30:26+00:00,[],None
208,https://github.com/jiashuoz/32-bit-Pipelined-CPU.git,2018-06-13 09:39:26+00:00,"32-bit Pipelined CPU, MIPS architecture. Based on System Verilog. Board: DE1-SoC. Computer architecture.",0,jiashuoz/32-bit-Pipelined-CPU,137194886,SystemVerilog,32-bit-Pipelined-CPU,10,1,2023-12-07 16:28:58+00:00,[],None
209,https://github.com/eldenchang/ECE337project.git,2017-12-05 04:31:05+00:00,,0,eldenchang/ECE337project,113132908,SystemVerilog,ECE337project,18,1,2023-03-05 04:04:25+00:00,[],None
210,https://github.com/suhasr1991/CAN-Bus-controller-Design.git,2018-03-06 18:14:40+00:00,CAN Bus controller was designed for standard data frame and remote data frame. Bit stuffing was implemented to ensure that for every 5 consecutive same bits an inverted bit was inserted in the frame. Cyclic Redundancy Code(CRC) was implemented for error handling. Bit timing state machine was implemented to achieve greater synchronization at the receiver. AHB protocol (slave/master) was implemented to receive and transmit the data bit at a time on the bus. Further 8 AHB-CAN Transmitter were instantiated and operated over the bus. These devices used a round robin arbitrator to get the data on bus towards test bench(or other devices).,1,suhasr1991/CAN-Bus-controller-Design,124119409,SystemVerilog,CAN-Bus-controller-Design,501,1,2019-05-18 00:53:17+00:00,[],None
211,https://github.com/Dmitriy0111/JTAG_debug.git,2018-03-26 03:39:01+00:00,,1,Dmitriy0111/JTAG_debug,126769459,SystemVerilog,JTAG_debug,1507,1,2020-09-24 12:26:36+00:00,"['systemverilog', 'jtag', 'debug']",None
212,https://github.com/verification-gentleman-blog/favor-composition-over-inheritance-even-for-constraints.git,2018-04-01 12:25:52+00:00,,2,verification-gentleman-blog/favor-composition-over-inheritance-even-for-constraints,127627116,SystemVerilog,favor-composition-over-inheritance-even-for-constraints,49,1,2020-05-01 02:55:50+00:00,[],https://api.github.com/licenses/apache-2.0
213,https://github.com/veranki/mips-processor.git,2018-04-03 19:39:16+00:00,Implementation of 32-bit MIPS ISA based RISC processor,0,veranki/mips-processor,127959632,SystemVerilog,mips-processor,5598,1,2018-04-03 20:56:50+00:00,[],None
214,https://github.com/dpetrisko/riscvga.git,2018-02-04 21:21:08+00:00,,0,dpetrisko/riscvga,120224305,SystemVerilog,riscvga,2186,1,2019-02-07 08:22:29+00:00,[],https://api.github.com/licenses/mit
215,https://github.com/ckj119940887/TyTAN.git,2018-07-12 11:14:20+00:00,,0,ckj119940887/TyTAN,140702759,SystemVerilog,TyTAN,13543,1,2018-07-27 07:11:13+00:00,[],None
216,https://github.com/flasonil/ripple_carry_adder.git,2018-04-21 17:50:38+00:00,,0,flasonil/ripple_carry_adder,130498416,SystemVerilog,ripple_carry_adder,53,1,2021-02-09 00:53:29+00:00,['system-verilog'],None
217,https://github.com/clowak/Ramdas_SystemVerilogAssertions.git,2018-07-16 22:40:22+00:00,,0,clowak/Ramdas_SystemVerilogAssertions,141202275,SystemVerilog,Ramdas_SystemVerilogAssertions,5,1,2021-07-20 17:45:47+00:00,[],None
218,https://github.com/clowak/Ramdas_UVMReference.git,2018-07-16 22:40:54+00:00,,0,clowak/Ramdas_UVMReference,141202316,SystemVerilog,Ramdas_UVMReference,21,1,2021-07-20 17:47:01+00:00,[],None
219,https://github.com/aharathi/DDR3_PRESI.git,2018-06-02 21:14:24+00:00,,0,aharathi/DDR3_PRESI,135852836,SystemVerilog,DDR3_PRESI,2721,1,2021-06-01 18:25:47+00:00,[],None
220,https://github.com/WillQvQ/MIPS_V1.0.git,2018-05-03 02:24:00+00:00,Step1 of the MIPS Project,1,WillQvQ/MIPS_V1.0,131930420,SystemVerilog,MIPS_V1.0,1314,1,2020-09-10 23:50:05+00:00,[],None
221,https://github.com/HCTLab/pulpito.git,2018-05-13 15:39:32+00:00,Pulp-ito hybrid platform,1,HCTLab/pulpito,133250720,SystemVerilog,pulpito,413,1,2021-04-14 18:51:51+00:00,[],
222,https://github.com/cuclaoliu/dvbc.git,2018-01-15 04:38:07+00:00,FPGA Implementation of Digital Video Broadcasting for Cable System,0,cuclaoliu/dvbc,117497848,SystemVerilog,dvbc,16,1,2020-10-23 22:40:15+00:00,[],None
223,https://github.com/abagde93/ECE111.git,2018-01-28 00:37:07+00:00,Advanced Digital Design UCSD,0,abagde93/ECE111,119214903,SystemVerilog,ECE111,36,1,2024-01-25 09:22:57+00:00,[],None
224,https://github.com/uwesimm/uvm-interface-registry.git,2017-12-11 13:33:48+00:00,uvm interface registry as shown on dvcon us 2015,0,uwesimm/uvm-interface-registry,113862902,SystemVerilog,uvm-interface-registry,12,1,2020-10-20 08:33:34+00:00,[],https://api.github.com/licenses/apache-2.0
225,https://github.com/lowRISC/lowrisc-vcu108.git,2018-01-12 17:14:24+00:00,,0,lowRISC/lowrisc-vcu108,117268056,SystemVerilog,lowrisc-vcu108,92,1,2020-05-23 03:36:08+00:00,[],
226,https://github.com/asumagic/tinydumbcpu.git,2018-07-05 15:04:05+00:00,Brainf**k hardware implementation written in SystemVerilog,0,asumagic/tinydumbcpu,139865569,SystemVerilog,tinydumbcpu,31,1,2022-08-13 14:42:42+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/lexgolovchenko/avalon-1wire-master.git,2017-12-15 11:09:53+00:00,1-wire bus master core with Altera Avalon-MM slave interface,0,lexgolovchenko/avalon-1wire-master,114362008,SystemVerilog,avalon-1wire-master,18,1,2019-08-12 13:58:52+00:00,[],None
228,https://github.com/rtchance/CSE141.git,2017-12-05 05:47:51+00:00,,0,rtchance/CSE141,113138535,SystemVerilog,CSE141,138,1,2020-02-20 01:38:23+00:00,[],None
229,https://github.com/navyas321/LC3-CPU.git,2017-12-24 05:27:33+00:00,Five stage pipelined CPU with 2 levels of caching and tournament style branch predictor,0,navyas321/LC3-CPU,115242077,SystemVerilog,LC3-CPU,23,1,2018-07-30 01:26:34+00:00,[],None
230,https://github.com/aryglins/riscv-agl2.git,2017-12-28 00:29:41+00:00,A 32 bit RISC-V CPU integrated with a generic configurable cache memory.,1,aryglins/riscv-agl2,115568380,SystemVerilog,riscv-agl2,255139,1,2020-02-23 20:54:20+00:00,[],None
231,https://github.com/hi-eeprom/AXI-Repo.git,2017-12-29 09:33:58+00:00,AXI Master/Slave periferals,1,hi-eeprom/AXI-Repo,115709008,SystemVerilog,AXI-Repo,37,1,2022-09-06 23:58:10+00:00,[],https://api.github.com/licenses/gpl-3.0
232,https://github.com/kristacapps1/buggy_soc1.git,2018-02-28 22:32:20+00:00,Buggy Pulpino SOC,1,kristacapps1/buggy_soc1,123350290,SystemVerilog,buggy_soc1,10069,1,2019-06-27 00:04:41+00:00,[],
233,https://github.com/proxy-hatch/UART_interfacing-hardware_accelerators.git,2018-03-31 02:09:12+00:00,"Interfacing Load/Store Unit - Avalon Memory Bus for UART connection, and implement hardware accelerators",0,proxy-hatch/UART_interfacing-hardware_accelerators,127490551,SystemVerilog,UART_interfacing-hardware_accelerators,1882,1,2022-04-27 23:56:41+00:00,[],None
234,https://github.com/WillQvQ/MIPS_V2.1.git,2018-05-21 15:28:07+00:00,Multicycle MIPS64,1,WillQvQ/MIPS_V2.1,134287890,SystemVerilog,MIPS_V2.1,3703,1,2020-09-10 23:50:04+00:00,[],None
235,https://github.com/wilmotha/ECE272-Final-Project.git,2018-05-22 21:31:08+00:00,Calculator - using hardware,0,wilmotha/ECE272-Final-Project,134478162,SystemVerilog,ECE272-Final-Project,1581,1,2018-06-04 04:44:04+00:00,[],None
236,https://github.com/Harry-Chen/digital-circuit-experiments.git,2018-08-11 13:43:36+00:00,"Code for course 'Digital Circuit Experiments' of Tsinghua University, Spring 2018",0,Harry-Chen/digital-circuit-experiments,144388576,SystemVerilog,digital-circuit-experiments,38,1,2019-01-22 23:34:52+00:00,[],None
237,https://github.com/fjpolo/MAX1000_Blinky_Verilog.git,2018-04-04 13:27:59+00:00,Blinky in Verilog using MAX1000 and Quartus Prime,0,fjpolo/MAX1000_Blinky_Verilog,128066017,SystemVerilog,MAX1000_Blinky_Verilog,4519,1,2022-04-10 01:03:49+00:00,[],None
238,https://github.com/pulp-platform/mchan.git,2018-02-26 16:02:19+00:00,,5,pulp-platform/mchan,122993684,SystemVerilog,mchan,2063,1,2023-02-12 08:56:29+00:00,[],
239,https://github.com/Aswinnatesh/Synergistic-Processing-Unit-of-Sony-Cell.git,2018-03-15 15:29:33+00:00,My Coursework Projects in Computer Architecture - ESE545 - Stony Brook University ,2,Aswinnatesh/Synergistic-Processing-Unit-of-Sony-Cell,125387888,SystemVerilog,Synergistic-Processing-Unit-of-Sony-Cell,2633,1,2020-11-23 07:39:37+00:00,[],None
240,https://github.com/pulp-platform/axi_id_remap.git,2018-07-24 10:48:34+00:00,AXI ID remapper core with configurable input and output ID widths and a configurable number of ID slots,1,pulp-platform/axi_id_remap,142145006,SystemVerilog,axi_id_remap,29,1,2018-09-03 14:10:27+00:00,[],
241,https://github.com/bigmac34/VSN_labo5.git,2018-05-17 10:51:05+00:00,Bluetooth Low Energy Analyzer,0,bigmac34/VSN_labo5,133799999,SystemVerilog,VSN_labo5,313,1,2021-06-23 08:45:21+00:00,[],None
242,https://github.com/alexandraleonidova/hardware-design.git,2018-05-17 05:47:11+00:00,"This repository contains my projects from Hardware Design cource Each Project has a folder, where you can find a projectXX.txt file that contains project description/details",1,alexandraleonidova/hardware-design,133764638,SystemVerilog,hardware-design,679,1,2022-06-26 20:06:11+00:00,[],None
243,https://github.com/fl4shk/frost32_cpu.git,2018-05-08 13:32:27+00:00,"My first pipelined CPU, in SystemVerilog, as well as an assembler in C++",0,fl4shk/frost32_cpu,132613568,SystemVerilog,frost32_cpu,645,1,2018-05-30 21:55:49+00:00,"['pipeline', 'cpu', 'processor', 'assembler', 'systemverilog', 'disassembler']",https://api.github.com/licenses/mit
244,https://github.com/saitej25/NAND-Flash.git,2018-06-08 22:50:46+00:00,,0,saitej25/NAND-Flash,136672727,SystemVerilog,NAND-Flash,63708,1,2022-12-17 13:40:15+00:00,[],None
245,https://github.com/jomonkjoy/Matrix-Multiplication.git,2017-11-26 10:01:35+00:00,Accelerator for Floating Point  Matrix Multiplication ,2,jomonkjoy/Matrix-Multiplication,112072321,SystemVerilog,Matrix-Multiplication,40,1,2021-06-21 09:41:18+00:00,[],https://api.github.com/licenses/gpl-3.0
246,https://github.com/lexgolovchenko/emif16-avmm-bridge.git,2018-05-05 12:00:02+00:00,Module for connect TI DSP to Altera Qsys Interconnect through EMIF16 interface,1,lexgolovchenko/emif16-avmm-bridge,132243917,SystemVerilog,emif16-avmm-bridge,39,1,2019-12-12 10:17:40+00:00,[],None
247,https://github.com/krame505/truth-table-generator.git,2018-04-20 00:37:54+00:00,Tool that renders truth tables for Boolean expressions,0,krame505/truth-table-generator,130287721,SystemVerilog,truth-table-generator,23,1,2021-02-19 20:55:34+00:00,[],https://api.github.com/licenses/gpl-3.0
248,https://github.com/arkhan91/Rufous.git,2018-06-13 00:14:01+00:00,Rofous RISC-V based Microcontroller,0,arkhan91/Rufous,137141161,SystemVerilog,Rufous,11,1,2019-09-21 19:09:30+00:00,[],https://api.github.com/licenses/mit
249,https://github.com/Xenox473/Advanced-Encryption-Standard-Verilog-Design.git,2018-05-11 22:34:48+00:00,Verilog implementation of the AES proceedure,0,Xenox473/Advanced-Encryption-Standard-Verilog-Design,133094655,SystemVerilog,Advanced-Encryption-Standard-Verilog-Design,36,1,2022-02-20 17:48:27+00:00,[],None
250,https://github.com/zhelnio/vpm.git,2018-08-10 13:49:12+00:00,verilog pipeline macro,0,zhelnio/vpm,144291828,SystemVerilog,vpm,24,1,2021-05-16 22:21:22+00:00,[],https://api.github.com/licenses/mit
251,https://github.com/rbrenner/Arquitetura-Final.git,2017-12-08 11:01:26+00:00,Trabalho Final de Arquitetura,1,rbrenner/Arquitetura-Final,113565257,SystemVerilog,Arquitetura-Final,29,0,2017-12-08 16:24:21+00:00,[],None
252,https://github.com/kkangle/FIFO.git,2017-11-20 06:00:16+00:00,,0,kkangle/FIFO,111368247,SystemVerilog,FIFO,1,0,2017-11-20 06:04:15+00:00,[],None
253,https://github.com/msaha27/Test_GitHub.git,2017-12-01 07:54:59+00:00,,0,msaha27/Test_GitHub,112711393,SystemVerilog,Test_GitHub,1,0,2017-12-01 07:55:44+00:00,[],None
254,https://github.com/keerthirajan03/uvm.git,2017-12-08 08:02:33+00:00,,1,keerthirajan03/uvm,113548477,SystemVerilog,uvm,75,0,2017-12-08 08:15:02+00:00,[],None
255,https://github.com/melt-umn/ableC-monto.git,2018-01-26 19:42:28+00:00,,0,melt-umn/ableC-monto,119095484,SystemVerilog,ableC-monto,14,0,2018-04-15 04:48:00+00:00,[],None
256,https://github.com/Rosekows/CSE141L.git,2018-03-06 23:10:12+00:00,,0,Rosekows/CSE141L,124149975,SystemVerilog,CSE141L,61,0,2018-03-13 21:49:21+00:00,[],None
257,https://github.com/shrutika6/Environement.git,2017-11-21 22:21:50+00:00,,0,shrutika6/Environement,111607964,SystemVerilog,Environement,8976,0,2017-11-30 06:10:30+00:00,[],None
258,https://github.com/quadmbk/System-Verilog.git,2018-02-11 07:23:57+00:00,,0,quadmbk/System-Verilog,121097232,SystemVerilog,System-Verilog,29,0,2018-07-08 11:45:47+00:00,[],None
259,https://github.com/nightcat33/mp3.git,2018-03-09 06:28:18+00:00,,0,nightcat33/mp3,124497848,SystemVerilog,mp3,2510,0,2018-03-09 06:31:18+00:00,[],None
260,https://github.com/tech4me/ECE342-Pipelined-CPU.git,2018-03-25 02:26:36+00:00,,0,tech4me/ECE342-Pipelined-CPU,126657714,SystemVerilog,ECE342-Pipelined-CPU,983,0,2018-04-11 21:48:21+00:00,[],None
261,https://github.com/albden/Practica2.git,2018-03-21 02:04:40+00:00,,0,albden/Practica2,126109104,SystemVerilog,Practica2,18,0,2018-03-22 02:07:55+00:00,[],None
262,https://github.com/miketsivinsky/fpga_slon.git,2018-04-13 17:32:55+00:00,,0,miketsivinsky/fpga_slon,129434364,SystemVerilog,fpga_slon,7,0,2018-04-16 16:37:59+00:00,[],None
263,https://github.com/svuvm12/uvm_reg_wr_rd_seq.git,2018-03-31 07:17:49+00:00,,1,svuvm12/uvm_reg_wr_rd_seq,127508801,SystemVerilog,uvm_reg_wr_rd_seq,7,0,2018-03-31 07:24:06+00:00,[],https://api.github.com/licenses/apache-2.0
264,https://github.com/So-fia/ELO-212.git,2018-04-29 02:48:56+00:00,registro de nuestros códigos,0,So-fia/ELO-212,131460934,SystemVerilog,ELO-212,5,0,2018-04-29 02:51:32+00:00,[],None
265,https://github.com/jerry990/Noc.git,2017-12-05 15:24:27+00:00,,0,jerry990/Noc,113198870,SystemVerilog,Noc,4,0,2017-12-05 15:27:39+00:00,[],None
266,https://github.com/bengesoff/eeg-project.git,2017-11-22 10:27:57+00:00,,0,bengesoff/eeg-project,111669863,SystemVerilog,eeg-project,3,0,2017-11-22 10:30:09+00:00,[],None
267,https://github.com/malemaia/Arquitetura-de-Computadores.git,2017-12-08 12:08:48+00:00,Atividade no curso de Engenharia de Controle e Automação do curso de Arquitetura de Computadores,0,malemaia/Arquitetura-de-Computadores,113570536,SystemVerilog,Arquitetura-de-Computadores,28,0,2017-12-08 16:13:16+00:00,[],None
268,https://github.com/Arcturus314/e85_lab10.git,2017-11-29 04:52:49+00:00,,0,Arcturus314/e85_lab10,112428266,SystemVerilog,e85_lab10,357,0,2017-11-29 04:54:53+00:00,[],None
269,https://github.com/EquipoVeri/MDR_Practica2.git,2018-03-19 00:32:29+00:00,,0,EquipoVeri/MDR_Practica2,125781021,SystemVerilog,MDR_Practica2,27,0,2018-03-20 22:29:21+00:00,[],None
270,https://github.com/FilipDutina/pnrs-nv-counter.git,2018-01-19 10:41:08+00:00,,0,FilipDutina/pnrs-nv-counter,118113003,SystemVerilog,pnrs-nv-counter,7899,0,2018-01-19 10:44:02+00:00,[],None
271,https://github.com/eliza0x/OoOExperimentalCode.git,2018-02-16 16:03:18+00:00,,0,eliza0x/OoOExperimentalCode,121770180,SystemVerilog,OoOExperimentalCode,2,0,2018-02-16 16:05:41+00:00,[],None
272,https://github.com/SupritaK/ASIC-Winter-18.git,2018-01-25 22:22:08+00:00,,0,SupritaK/ASIC-Winter-18,118974651,SystemVerilog,ASIC-Winter-18,1,0,2018-01-25 22:22:15+00:00,[],None
273,https://github.com/gabchen3000/ece437.git,2018-02-08 19:45:37+00:00,Creating CPU from single cycle to two core,0,gabchen3000/ece437,120809357,SystemVerilog,ece437,7906,0,2018-12-04 21:56:54+00:00,[],None
274,https://github.com/eliza0x/minon.git,2018-02-21 09:19:21+00:00,,0,eliza0x/minon,122314995,SystemVerilog,minon,22,0,2018-02-25 12:52:33+00:00,[],None
275,https://github.com/sara-weber/ECE-337-Project.git,2018-03-22 00:10:38+00:00,"This project will contain all the Verliog files for our ECE 337 project, which is an ASIC Serpent encoder/decoder",0,sara-weber/ECE-337-Project,126255764,SystemVerilog,ECE-337-Project,1272,0,2018-06-08 03:20:25+00:00,[],None
276,https://github.com/RIC06X/RISC_V-Pipeline.git,2018-03-25 00:13:08+00:00,,0,RIC06X/RISC_V-Pipeline,126650817,SystemVerilog,RISC_V-Pipeline,5942,0,2018-03-25 00:18:37+00:00,[],https://api.github.com/licenses/mit
277,https://github.com/MrCaiting/Lab-5.git,2018-02-13 06:23:47+00:00,Lab 5 for ECE 385: 8-bit Multiplier,0,MrCaiting/Lab-5,121346864,SystemVerilog,Lab-5,6019,0,2018-02-22 05:53:29+00:00,[],None
278,https://github.com/afiskon/fpga-sound.git,2018-01-14 10:57:27+00:00,Generating a sound using iCEstick,1,afiskon/fpga-sound,117422480,SystemVerilog,fpga-sound,5,0,2021-12-18 17:04:56+00:00,[],https://api.github.com/licenses/mit
279,https://github.com/e3r8ick/ALUTaller.git,2018-03-13 15:53:52+00:00,,0,e3r8ick/ALUTaller,125076871,SystemVerilog,ALUTaller,7481,0,2018-03-20 01:36:24+00:00,[],None
280,https://github.com/kunalwadhwa22/matrix-multiplication-system-verilog.git,2018-03-12 19:55:58+00:00,matrix multiplication (with and without pipelining) using system verilog,0,kunalwadhwa22/matrix-multiplication-system-verilog,124943759,SystemVerilog,matrix-multiplication-system-verilog,11,0,2018-03-12 19:56:03+00:00,[],None
281,https://github.com/GinnyJI/I-O-processor.git,2018-04-10 21:41:23+00:00,A processor that interacts with both memory and I/O devices. Collaborated with Luke Shi.,0,GinnyJI/I-O-processor,128998177,SystemVerilog,I-O-processor,393,0,2018-04-13 15:06:25+00:00,[],None
282,https://github.com/progvault/de2-usb.git,2018-04-07 07:39:51+00:00,DE2 USB Controller for ISP1362,0,progvault/de2-usb,128507037,SystemVerilog,de2-usb,178,0,2018-04-12 00:00:14+00:00,[],https://api.github.com/licenses/gpl-3.0
283,https://github.com/MeghaAgarwal1/Verification.git,2018-06-12 02:09:07+00:00,,0,MeghaAgarwal1/Verification,137004202,SystemVerilog,Verification,5,0,2018-06-21 04:40:39+00:00,[],None
284,https://github.com/MarlonCosta/ProcessadorPSD.git,2018-06-26 15:05:56+00:00,,0,MarlonCosta/ProcessadorPSD,138754956,SystemVerilog,ProcessadorPSD,14960,0,2018-08-06 18:18:30+00:00,[],None
285,https://github.com/rzkvitor/TrabalhoFinalArquitetura_.git,2018-07-05 21:37:52+00:00,,0,rzkvitor/TrabalhoFinalArquitetura_,139903141,SystemVerilog,TrabalhoFinalArquitetura_,6,0,2018-07-05 22:21:44+00:00,[],None
286,https://github.com/nachiket/papaa-rtl.git,2018-07-23 01:46:03+00:00,,1,nachiket/papaa-rtl,141947446,SystemVerilog,papaa-rtl,42,0,2018-07-23 22:35:57+00:00,[],None
287,https://github.com/mballance/uvmdev.git,2018-07-30 22:35:14+00:00,Library of UVM classes for making device-based scenario-level tests,0,mballance/uvmdev,142934887,SystemVerilog,uvmdev,18,0,2018-11-01 21:08:36+00:00,[],https://api.github.com/licenses/apache-2.0
288,https://github.com/ammyblabla/comsys_final.git,2018-05-11 14:48:35+00:00,design CPU,0,ammyblabla/comsys_final,133052447,SystemVerilog,comsys_final,40,0,2018-06-07 14:10:49+00:00,[],None
289,https://github.com/umanggarg96/cellular_automaton_1d.git,2018-01-01 04:08:16+00:00,,0,umanggarg96/cellular_automaton_1d,115898556,SystemVerilog,cellular_automaton_1d,96,0,2018-01-01 04:21:06+00:00,"['fpga', 'verilog', 'systemverilog']",None
290,https://github.com/emcezet/pasic_project.git,2018-07-16 15:53:11+00:00,pasic_project,0,emcezet/pasic_project,141160900,SystemVerilog,pasic_project,371,0,2018-12-03 16:49:55+00:00,[],https://api.github.com/licenses/mit
291,https://github.com/lzx97/Computer-Architecture-I.git,2018-02-04 06:25:13+00:00,,0,lzx97/Computer-Architecture-I,120160805,SystemVerilog,Computer-Architecture-I,371,0,2018-02-08 13:16:43+00:00,[],None
292,https://github.com/jgfn1/mips_cpu.git,2017-11-22 06:40:33+00:00,,0,jgfn1/mips_cpu,111646236,SystemVerilog,mips_cpu,5270,0,2019-11-14 01:38:58+00:00,[],https://api.github.com/licenses/apache-2.0
293,https://github.com/EquipoVeri/Practica1.git,2018-02-20 01:00:35+00:00,,0,EquipoVeri/Practica1,122140728,SystemVerilog,Practica1,29,0,2018-02-25 23:27:18+00:00,[],None
294,https://github.com/smithd57/526-out-of-order-processor.git,2018-04-15 21:28:17+00:00,,0,smithd57/526-out-of-order-processor,129652422,SystemVerilog,526-out-of-order-processor,165169,0,2018-06-05 18:51:39+00:00,[],None
295,https://github.com/jmcoq/test.git,2018-04-15 08:27:03+00:00,,0,jmcoq/test,129591026,SystemVerilog,test,13,0,2018-04-15 21:12:55+00:00,[],None
296,https://github.com/ammar95/ECE-551.git,2018-04-21 18:22:38+00:00,FPGA implementation of a NN for Character Recognition,0,ammar95/ECE-551,130500945,SystemVerilog,ECE-551,11488,0,2018-05-03 09:26:37+00:00,[],None
297,https://github.com/jyothymj/uvm_skeleton.git,2017-12-21 20:30:59+00:00,,0,jyothymj/uvm_skeleton,115044552,SystemVerilog,uvm_skeleton,2,0,2017-12-27 18:40:02+00:00,[],None
298,https://github.com/MacDeath667/DPLL-res.git,2018-03-09 10:26:11+00:00,,0,MacDeath667/DPLL-res,124525576,SystemVerilog,DPLL-res,963,0,2018-03-09 10:28:17+00:00,[],None
299,https://github.com/robiln-UW/aws-files.git,2018-03-26 23:36:43+00:00,,0,robiln-UW/aws-files,126902380,SystemVerilog,aws-files,10873,0,2018-03-27 21:31:18+00:00,[],None
300,https://github.com/CE4301-ACI-IEE/proyecto-1.git,2018-03-24 20:33:56+00:00,"Proyecto 1 - Arquitectura de Computadores I - TEC, Semestre I, 2018.",0,CE4301-ACI-IEE/proyecto-1,126638008,SystemVerilog,proyecto-1,4147,0,2018-05-05 16:05:58+00:00,[],None
301,https://github.com/prateekmohan1/i2c.git,2018-03-25 01:36:55+00:00,,0,prateekmohan1/i2c,126655137,SystemVerilog,i2c,12,0,2018-03-25 01:37:17+00:00,[],None
302,https://github.com/praveenkhemalapure/CAN-Transmitter-design.git,2018-03-31 19:18:02+00:00,,0,praveenkhemalapure/CAN-Transmitter-design,127563432,SystemVerilog,CAN-Transmitter-design,40,0,2018-04-01 03:48:27+00:00,[],None
303,https://github.com/dqtblldvn/UVM-Examples.git,2018-07-31 07:16:55+00:00,Some examples of verification using UVM,1,dqtblldvn/UVM-Examples,142977121,SystemVerilog,UVM-Examples,3589,0,2018-08-22 18:29:02+00:00,[],None
304,https://github.com/tallerDisenoDigital/laboratorio5.git,2018-04-24 16:40:02+00:00,,2,tallerDisenoDigital/laboratorio5,130884844,SystemVerilog,laboratorio5,9,0,2018-05-20 09:16:12+00:00,[],None
305,https://github.com/matthewSkipworth/2-Digit-Adder-Assignment.git,2018-04-27 06:31:22+00:00,TCES330 Homework2,0,matthewSkipworth/2-Digit-Adder-Assignment,131255436,SystemVerilog,2-Digit-Adder-Assignment,8684,0,2018-04-27 06:31:37+00:00,[],None
306,https://github.com/VivienGit/vsn_labo4.git,2018-04-26 12:13:15+00:00,,0,VivienGit/vsn_labo4,131150679,SystemVerilog,vsn_labo4,690,0,2018-04-26 14:17:31+00:00,[],None
307,https://github.com/kevinliutong/lowRISCv5.git,2018-04-26 02:23:36+00:00,,0,kevinliutong/lowRISCv5,131088454,SystemVerilog,lowRISCv5,3377,0,2020-09-18 06:18:45+00:00,[],
308,https://github.com/Rinatum/CubeRoot.git,2018-04-27 18:44:24+00:00,Project that allows to calculate cube root from integer number using FPGA-bord,0,Rinatum/CubeRoot,131333223,SystemVerilog,CubeRoot,8347,0,2018-04-27 19:01:44+00:00,[],None
309,https://github.com/Dmitriy0111/ETH10base_t.git,2018-05-18 00:38:25+00:00,Ethernet 10base-t system verilog code,0,Dmitriy0111/ETH10base_t,133883021,SystemVerilog,ETH10base_t,126,0,2020-02-25 13:21:08+00:00,"['systemverilog', 'ethernet', 'ethernet10base-t']",None
310,https://github.com/jozue59/Digital.git,2018-05-18 01:37:46+00:00,Verilog,0,jozue59/Digital,133887674,SystemVerilog,Digital,49,0,2018-05-26 12:32:11+00:00,[],None
311,https://github.com/Geflag/watermark.git,2018-08-17 02:35:13+00:00,,0,Geflag/watermark,145062438,SystemVerilog,watermark,70,0,2018-08-18 07:28:30+00:00,[],None
312,https://github.com/sumedha1/uvm_examples.git,2018-06-24 02:04:26+00:00,Code samples for uvm,0,sumedha1/uvm_examples,138446317,SystemVerilog,uvm_examples,9,0,2021-08-24 22:13:59+00:00,[],None
313,https://github.com/Pepe2295/prueba.git,2018-05-22 16:25:28+00:00,,0,Pepe2295/prueba,134443288,SystemVerilog,prueba,612,0,2019-05-29 04:31:26+00:00,[],None
314,https://github.com/rey-rubio/Parallel-MAC-generator-for-Deep-learning.git,2017-12-07 22:38:13+00:00,,0,rey-rubio/Parallel-MAC-generator-for-Deep-learning,113505672,SystemVerilog,Parallel-MAC-generator-for-Deep-learning,7,0,2018-03-05 23:12:05+00:00,[],None
315,https://github.com/kkangle/QuadCopter.git,2017-12-07 23:35:53+00:00,ECE 551 Final Project,0,kkangle/QuadCopter,113509362,SystemVerilog,QuadCopter,246,0,2017-12-07 23:39:54+00:00,[],None
316,https://github.com/gabrielrb1/Trabalho-2---ArqComp.git,2017-12-09 00:02:39+00:00,Segunda atividade avaliativa da disciplina de Arquitetura de Computadores,0,gabrielrb1/Trabalho-2---ArqComp,113628038,SystemVerilog,Trabalho-2---ArqComp,430,0,2017-12-10 22:28:15+00:00,[],None
317,https://github.com/fionazeng/Flappy-Bird-FPGA.git,2018-03-17 22:42:45+00:00,Flappy Bird Game implemented on FPGA board,0,fionazeng/Flappy-Bird-FPGA,125674753,SystemVerilog,Flappy-Bird-FPGA,1075,0,2018-03-21 03:56:31+00:00,[],None
318,https://github.com/jakemckenzie/HalleyMethodSQRT.git,2018-06-09 09:00:31+00:00,"A method for finding square root with cubic convergence. Most square root functions implemented in hardware are either done so by a lookup table or by newton's method. These modules were written as an experiment to show, with not much more hardware, you could offer more accuracy than either of the two methods commonly used in practice.",0,jakemckenzie/HalleyMethodSQRT,136707420,SystemVerilog,HalleyMethodSQRT,15,0,2018-06-17 00:45:26+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/BinaryLust/soc32e.git,2018-05-24 02:16:11+00:00,,0,BinaryLust/soc32e,134649084,SystemVerilog,soc32e,1290,0,2019-11-08 06:41:48+00:00,[],None
320,https://github.com/jomonkjoy/Xilinx-7series-Design.git,2018-01-17 18:17:56+00:00,Synthesis optimized Design for Xilinx 7 Series CLB resources,1,jomonkjoy/Xilinx-7series-Design,117874728,SystemVerilog,Xilinx-7series-Design,28,0,2018-05-07 17:31:47+00:00,[],None
321,https://github.com/selimfirat/game-of-codes.git,2018-01-09 21:37:53+00:00,Bilkent University Fall 2017 CS 223 Digital Design Project,0,selimfirat/game-of-codes,116873558,SystemVerilog,game-of-codes,582,0,2020-12-14 04:50:23+00:00,[],None
322,https://github.com/connorwiniarczyk/VerilogUtilityModules.git,2018-02-11 16:22:19+00:00,,0,connorwiniarczyk/VerilogUtilityModules,121142027,SystemVerilog,VerilogUtilityModules,3,0,2021-01-06 20:58:06+00:00,[],None
323,https://github.com/aamirrasheed/sha256.git,2018-02-13 20:07:31+00:00,,0,aamirrasheed/sha256,121430669,SystemVerilog,sha256,46226,0,2018-02-13 20:11:07+00:00,[],None
324,https://github.com/mafull/soc-design-project.git,2018-02-14 17:39:16+00:00,ELEC6235 - SoC Design Project,0,mafull/soc-design-project,121540763,SystemVerilog,soc-design-project,8,0,2018-03-15 09:07:18+00:00,[],None
325,https://github.com/dionisisfil/fpga_mic_to_vga.git,2018-02-15 20:48:58+00:00,,0,dionisisfil/fpga_mic_to_vga,121681099,SystemVerilog,fpga_mic_to_vga,4,0,2018-02-15 22:36:50+00:00,[],None
326,https://github.com/naffin/ee620_final_project.git,2017-12-07 04:01:50+00:00,verifying the LC-3 ,0,naffin/ee620_final_project,113401004,SystemVerilog,ee620_final_project,33,0,2017-12-07 04:07:17+00:00,[],None
327,https://github.com/akshayraj17/USB-2.0-to-Ethernet-Bridge.git,2017-12-10 21:29:23+00:00,,0,akshayraj17/USB-2.0-to-Ethernet-Bridge,113784981,SystemVerilog,USB-2.0-to-Ethernet-Bridge,45,0,2017-12-10 21:30:45+00:00,[],None
328,https://github.com/svenka3/vunit_icarus.git,2017-12-02 12:09:00+00:00,VUnit on free Icarus Verilog simulator,1,svenka3/vunit_icarus,112839165,SystemVerilog,vunit_icarus,21,0,2017-12-02 12:14:44+00:00,[],https://api.github.com/licenses/mpl-2.0
329,https://github.com/keeees/ECE-385-FINAL-PROJECT.git,2017-12-02 20:13:03+00:00,,0,keeees/ECE-385-FINAL-PROJECT,112873556,SystemVerilog,ECE-385-FINAL-PROJECT,113860,0,2018-09-26 16:47:14+00:00,[],None
330,https://github.com/Hass-Ayman/Graduation-Project.git,2017-12-02 02:58:18+00:00,SVA-Based Techniques To Generate Automatic Directed Test-Cases,0,Hass-Ayman/Graduation-Project,112807697,SystemVerilog,Graduation-Project,91,0,2018-04-12 00:26:06+00:00,[],None
331,https://github.com/aadilahmed/Secure-Hash-Algorithms-Digital-Design-Project.git,2017-12-16 04:30:13+00:00,ECE 111 Final Project,0,aadilahmed/Secure-Hash-Algorithms-Digital-Design-Project,114433342,SystemVerilog,Secure-Hash-Algorithms-Digital-Design-Project,12701,0,2018-04-08 00:51:04+00:00,[],None
332,https://github.com/pulp-platform/per2axi.git,2018-02-26 15:58:02+00:00,Peripheral Bus to AXI adapter,2,pulp-platform/per2axi,122993148,SystemVerilog,per2axi,42,0,2023-07-25 14:15:19+00:00,[],
333,https://github.com/Dsalce/SystemVerylog-SOC.git,2018-03-04 22:15:03+00:00,,0,Dsalce/SystemVerylog-SOC,123834240,SystemVerilog,SystemVerylog-SOC,27,0,2018-03-04 22:21:34+00:00,[],None
334,https://github.com/jerrylee1697/RISCV_Processor_Pipeline.git,2018-03-15 03:46:06+00:00,,0,jerrylee1697/RISCV_Processor_Pipeline,125308954,SystemVerilog,RISCV_Processor_Pipeline,398,0,2019-01-19 07:05:40+00:00,[],None
335,https://github.com/pulp-platform/ariane_timer.git,2018-03-15 10:56:38+00:00,Timer compatible with RISC-V Privilege Specification 1.11 (WIP),0,pulp-platform/ariane_timer,125353875,SystemVerilog,ariane_timer,25,0,2023-01-28 20:16:50+00:00,[],
336,https://github.com/EquipoVeri/BoothMultiplier.git,2018-03-16 06:46:18+00:00,,0,EquipoVeri/BoothMultiplier,125475260,SystemVerilog,BoothMultiplier,11,0,2018-03-18 22:19:10+00:00,[],None
337,https://github.com/andernil/DDS2.git,2018-03-16 13:05:18+00:00,Exercises and project for TFE4171 - Design of Digital Systems 2,1,andernil/DDS2,125517430,SystemVerilog,DDS2,93746,0,2018-05-29 14:05:33+00:00,[],None
338,https://github.com/rameezkt/Verification.git,2018-03-23 12:16:10+00:00,This repo is used to learn Hrdware design and verification,0,rameezkt/Verification,126480862,SystemVerilog,Verification,662,0,2018-03-23 12:34:06+00:00,[],None
339,https://github.com/amrm121/InfraHw.git,2018-04-12 03:18:40+00:00,,0,amrm121/InfraHw,129186487,SystemVerilog,InfraHw,14033,0,2018-04-16 22:53:06+00:00,[],https://api.github.com/licenses/gpl-3.0
340,https://github.com/uKarol/BASYS-3.git,2018-08-04 21:11:04+00:00,Game in Verilog,0,uKarol/BASYS-3,143563260,SystemVerilog,BASYS-3,132,0,2018-08-10 12:17:00+00:00,[],None
341,https://github.com/mitvmorabia/Verification-of-LCD-Controller.git,2018-07-14 00:17:42+00:00,Verification of LPC24XX LCD controller by implementing the complete UVM test bench. 5 DUTS where verified and reports were generated using a Python Script ,0,mitvmorabia/Verification-of-LCD-Controller,140903275,SystemVerilog,Verification-of-LCD-Controller,7,0,2018-10-24 07:01:59+00:00,[],None
342,https://github.com/LuoGuibin-free/test_project.git,2018-04-18 15:16:07+00:00,this is a test project ,0,LuoGuibin-free/test_project,130081823,SystemVerilog,test_project,18,0,2018-04-18 15:56:45+00:00,[],https://api.github.com/licenses/gpl-3.0
343,https://github.com/e3r8ick/Ruperta.git,2018-05-15 15:57:21+00:00,Proyecto Final Taller de Digitales,1,e3r8ick/Ruperta,133540122,SystemVerilog,Ruperta,37,0,2018-05-31 16:24:54+00:00,[],None
344,https://github.com/nadaved1/SystemVerilog-Examples.git,2018-05-29 05:33:41+00:00,my code examples,0,nadaved1/SystemVerilog-Examples,135245658,SystemVerilog,SystemVerilog-Examples,144,0,2019-11-12 21:12:01+00:00,[],https://api.github.com/licenses/gpl-3.0
345,https://github.com/HarishAnil/LC3-Mircrocontroller--ASIC-Verification.git,2018-04-24 03:59:27+00:00,,0,HarishAnil/LC3-Mircrocontroller--ASIC-Verification,130793944,SystemVerilog,LC3-Mircrocontroller--ASIC-Verification,630,0,2018-04-24 04:06:28+00:00,[],None
346,https://github.com/atilaromero/pucrs-2018-vfsd-utopia.git,2018-05-05 10:30:48+00:00,,0,atilaromero/pucrs-2018-vfsd-utopia,132237936,SystemVerilog,pucrs-2018-vfsd-utopia,190,0,2018-05-05 20:55:50+00:00,[],None
347,https://github.com/Felipiuks/examen.git,2018-05-09 02:53:45+00:00,,0,Felipiuks/examen,132693244,SystemVerilog,examen,10,0,2018-05-09 02:59:17+00:00,[],None
348,https://github.com/MahsaLayeghi/Computer-Architecture.git,2018-07-17 14:46:14+00:00,Design and Implementation of an ARM Multicycle CPU,0,MahsaLayeghi/Computer-Architecture,141303569,SystemVerilog,Computer-Architecture,12618,0,2018-08-29 17:02:25+00:00,[],None
349,https://github.com/chbernar/CSE141L.git,2018-06-15 21:25:23+00:00,,0,chbernar/CSE141L,137533216,SystemVerilog,CSE141L,16277,0,2018-06-15 21:31:15+00:00,[],None
350,https://github.com/wyamamo/UVM101.git,2018-07-17 14:17:18+00:00,,0,wyamamo/UVM101,141299764,SystemVerilog,UVM101,4,0,2018-07-29 12:57:03+00:00,[],None
351,https://github.com/gcwill70/Hardware-Design.git,2017-12-27 22:33:45+00:00,Final project from Purdue's ASIC Design course.,0,gcwill70/Hardware-Design,115562698,SystemVerilog,Hardware-Design,2722,0,2017-12-27 22:34:33+00:00,[],None
352,https://github.com/semihteker/FLAB.git,2017-12-20 01:08:23+00:00,FPGA version of  Flappy Bird,0,semihteker/FLAB,114827059,SystemVerilog,FLAB,107225,0,2019-06-14 23:51:15+00:00,[],https://api.github.com/licenses/mit
353,https://github.com/whsieh2/ECE298.git,2018-01-05 23:12:43+00:00,Digital Systems Laboratory,0,whsieh2/ECE298,116436309,SystemVerilog,ECE298,4623,0,2018-01-06 02:06:10+00:00,[],None
354,https://github.com/sonu-m/start.git,2018-01-17 07:55:17+00:00,trial repo,0,sonu-m/start,117803811,SystemVerilog,start,2,0,2018-01-17 08:07:08+00:00,[],None
355,https://github.com/dillonhuff/CGRA_coreir.git,2018-03-21 18:22:54+00:00,CGRA design converted to CoreIR,2,dillonhuff/CGRA_coreir,126222854,SystemVerilog,CGRA_coreir,5998,0,2018-04-22 22:21:58+00:00,[],None
356,https://github.com/u7karsh/745_lc3_verif.git,2018-03-24 17:40:38+00:00,,0,u7karsh/745_lc3_verif,126624404,SystemVerilog,745_lc3_verif,94,0,2018-07-13 07:54:04+00:00,[],None
357,https://github.com/yifax/RISC-V-SingleCycle.git,2018-03-25 01:33:18+00:00,SystemVerilog realization of RISC-V processor of Single Cycle idea,0,yifax/RISC-V-SingleCycle,126654953,SystemVerilog,RISC-V-SingleCycle,658,0,2018-06-22 04:59:41+00:00,[],None
358,https://github.com/matthewSkipworth/TCES330-Homework1.git,2018-04-11 22:46:21+00:00,,0,matthewSkipworth/TCES330-Homework1,129162795,SystemVerilog,TCES330-Homework1,5199,0,2018-04-11 22:46:39+00:00,[],None
359,https://github.com/joss11mar/hello-world.git,2018-03-19 23:46:54+00:00,Tutorial,0,joss11mar/hello-world,125934830,SystemVerilog,hello-world,3,0,2018-09-20 18:59:45+00:00,[],None
360,https://github.com/kushal-pdx/SV_Proj.git,2018-02-19 01:24:00+00:00,This repository is created based on the requirement of Final group project for Emulation. ,0,kushal-pdx/SV_Proj,122007031,SystemVerilog,SV_Proj,10,0,2018-02-21 17:54:45+00:00,[],None
361,https://github.com/shyamrekhawar/LCD_CONTROLLER.git,2018-02-20 00:14:28+00:00,Verification of LCD Controller,0,shyamrekhawar/LCD_CONTROLLER,122137396,SystemVerilog,LCD_CONTROLLER,73,0,2018-02-20 00:17:39+00:00,[],None
362,https://github.com/chencarl/tinyalu.git,2018-03-31 13:41:46+00:00,,0,chencarl/tinyalu,127535486,SystemVerilog,tinyalu,27,0,2018-04-19 14:03:31+00:00,[],None
363,https://github.com/jordanwu97/ECE385.git,2017-11-30 00:33:29+00:00,,0,jordanwu97/ECE385,112544104,SystemVerilog,ECE385,2650,0,2018-02-05 22:25:37+00:00,[],None
364,https://github.com/Omar1vega/RISC-V.git,2018-04-18 21:08:01+00:00,Single cycle 32-bit RISC-V processor written using System Verilog hardware description language,0,Omar1vega/RISC-V,130122062,SystemVerilog,RISC-V,638,0,2018-04-18 21:16:24+00:00,[],None
365,https://github.com/HaoyuFoogueir/Recorder.git,2018-04-14 00:16:47+00:00,,0,HaoyuFoogueir/Recorder,129466059,SystemVerilog,Recorder,6,0,2018-04-14 00:17:24+00:00,[],None
366,https://github.com/xuxiayu/Calculator-3.git,2018-04-21 20:19:47+00:00,ECE590: System Verification,0,xuxiayu/Calculator-3,130509138,SystemVerilog,Calculator-3,96,0,2018-04-26 10:01:37+00:00,[],None
367,https://github.com/RonnyZF/Riscv_RV32i_Processor.git,2018-03-18 02:21:20+00:00,,1,RonnyZF/Riscv_RV32i_Processor,125685746,SystemVerilog,Riscv_RV32i_Processor,100,0,2019-01-10 15:36:50+00:00,[],None
368,https://github.com/amitshuvo/amit_nsl13.git,2018-02-06 07:01:26+00:00,,0,amitshuvo/amit_nsl13,120415057,SystemVerilog,amit_nsl13,16,0,2018-02-06 07:03:27+00:00,[],https://api.github.com/licenses/gpl-3.0
369,https://github.com/Ndancejic/CPU.git,2018-02-14 08:05:43+00:00,Verilog code for ARM like processor. for computer architecture class. ,0,Ndancejic/CPU,121485734,SystemVerilog,CPU,2447,0,2018-02-14 08:49:33+00:00,[],None
370,https://github.com/dman996/554_CPU.git,2018-03-22 22:28:38+00:00,Simple 5 stage MIPS CPU for ECE 554,1,dman996/554_CPU,126402301,SystemVerilog,554_CPU,243,0,2018-04-27 02:48:47+00:00,[],None
371,https://github.com/kietb/ECE271-finalproject.git,2017-11-22 18:48:09+00:00,,0,kietb/ECE271-finalproject,111720827,SystemVerilog,ECE271-finalproject,20,0,2017-11-28 01:49:15+00:00,[],None
372,https://github.com/gauravairan/test1.git,2017-11-28 13:34:03+00:00,,0,gauravairan/test1,112339552,SystemVerilog,test1,7,0,2017-11-28 13:35:01+00:00,[],None
373,https://github.com/svuvm12/mem_all_wr_rd.git,2018-03-28 11:44:25+00:00,,0,svuvm12/mem_all_wr_rd,127131851,SystemVerilog,mem_all_wr_rd,9,0,2018-03-29 05:16:15+00:00,[],https://api.github.com/licenses/apache-2.0
374,https://github.com/meyerf93/bleanalyser.git,2018-05-22 13:59:39+00:00,bleanalyser in system verilog,0,meyerf93/bleanalyser,134423556,SystemVerilog,bleanalyser,5337,0,2018-06-07 20:22:38+00:00,[],None
375,https://github.com/matthewSkipworth/UART-Assignment.git,2018-05-23 04:12:16+00:00,The transmitter portion of a UART module,0,matthewSkipworth/UART-Assignment,134512268,SystemVerilog,UART-Assignment,3,0,2019-05-31 04:46:15+00:00,[],None
376,https://github.com/Tovaral/ECE-272-Section-5.git,2018-05-17 22:28:48+00:00,,0,Tovaral/ECE-272-Section-5,133874715,SystemVerilog,ECE-272-Section-5,7,0,2018-05-17 22:31:30+00:00,[],None
377,https://github.com/rhos/fpga-conway.git,2018-05-29 20:25:51+00:00,,0,rhos/fpga-conway,135349195,SystemVerilog,fpga-conway,8,0,2018-12-19 00:35:11+00:00,[],None
378,https://github.com/mmshabab90/dds2.git,2018-04-03 12:34:52+00:00,dds2 project contents,0,mmshabab90/dds2,127905619,SystemVerilog,dds2,13,0,2018-04-03 12:37:12+00:00,[],None
379,https://github.com/bartuatabek/Pseudo-Random-Generator.git,2018-04-09 20:54:41+00:00,Bilkent CS 223 – Digital Design Project,0,bartuatabek/Pseudo-Random-Generator,128832574,SystemVerilog,Pseudo-Random-Generator,2,0,2023-01-28 14:01:55+00:00,[],None
380,https://github.com/SandraSherif/mips-single-cycle.git,2018-04-28 07:39:09+00:00,mips single cycle,0,SandraSherif/mips-single-cycle,131385911,SystemVerilog,mips-single-cycle,9,0,2018-04-28 07:42:26+00:00,[],None
381,https://github.com/SandraSherif/alu-.git,2018-04-28 07:42:18+00:00,alu mips,0,SandraSherif/alu-,131386167,SystemVerilog,alu-,35,0,2018-04-28 07:44:17+00:00,[],None
382,https://github.com/tarcito/riscv.git,2018-07-24 16:26:02+00:00,,0,tarcito/riscv,142184817,SystemVerilog,riscv,13,0,2018-07-24 16:43:23+00:00,[],None
383,https://github.com/tejas4812/bubble_sort.git,2018-05-05 06:17:59+00:00,Bubble sort in verilog,0,tejas4812/bubble_sort,132220701,SystemVerilog,bubble_sort,3,0,2018-05-05 06:23:19+00:00,[],None
384,https://github.com/Run4curry/141L.git,2018-05-10 19:23:29+00:00,idek,0,Run4curry/141L,132944921,SystemVerilog,141L,87,0,2018-12-05 05:41:27+00:00,[],None
385,https://github.com/LeandrodLima/LOAC.git,2018-07-02 13:25:11+00:00,,0,LeandrodLima/LOAC,139447097,SystemVerilog,LOAC,2424,0,2018-07-02 13:26:14+00:00,[],None
386,https://github.com/Estevaonf/TrabalhoFinalArquitetura.git,2018-07-05 22:22:04+00:00,,1,Estevaonf/TrabalhoFinalArquitetura,139906211,SystemVerilog,TrabalhoFinalArquitetura,27,0,2018-12-17 19:35:23+00:00,[],None
387,https://github.com/WendongZhang1995/test.git,2018-07-19 07:33:28+00:00,,0,WendongZhang1995/test,141541711,SystemVerilog,test,22,0,2018-07-19 08:58:52+00:00,[],None
388,https://github.com/shanwadnaveen/linked_lists.git,2018-07-15 18:03:39+00:00,,0,shanwadnaveen/linked_lists,141047450,SystemVerilog,linked_lists,3,0,2018-07-27 05:00:29+00:00,[],None
389,https://github.com/yaus/phoenix-riscv.git,2018-06-14 16:26:27+00:00,A RISC-V Core open source project,0,yaus/phoenix-riscv,137382729,SystemVerilog,phoenix-riscv,4,0,2018-07-17 14:06:28+00:00,[],https://api.github.com/licenses/bsd-3-clause
390,https://github.com/Teesh/ECE411_Syrup_Sandwiches.git,2018-06-05 13:01:33+00:00,,0,Teesh/ECE411_Syrup_Sandwiches,136178138,SystemVerilog,ECE411_Syrup_Sandwiches,17697,0,2018-06-05 13:06:17+00:00,[],None
391,https://github.com/barisc97/Game_of_Codes.git,2018-07-10 19:35:27+00:00,,0,barisc97/Game_of_Codes,140479007,SystemVerilog,Game_of_Codes,846,0,2018-07-10 19:48:55+00:00,[],None
392,https://github.com/wangyaobsz/LiteCoin_FPGA_Miner.git,2018-06-06 02:01:02+00:00,,0,wangyaobsz/LiteCoin_FPGA_Miner,136257647,SystemVerilog,LiteCoin_FPGA_Miner,2191,0,2024-01-10 05:04:31+00:00,[],None
393,https://github.com/samrjack/551_SNN.git,2018-05-07 19:55:22+00:00,Final project for UW Madison ECE 551.,0,samrjack/551_SNN,132509911,SystemVerilog,551_SNN,118438,0,2024-02-26 02:55:51+00:00,['neural-network'],None
394,https://github.com/siberiaq/Syntacore_Lab1.git,2017-12-20 15:35:05+00:00,"3 вариант, кроссбар 2х2 с фиксом приоритета",0,siberiaq/Syntacore_Lab1,114903290,SystemVerilog,Syntacore_Lab1,1,0,2017-12-20 15:35:15+00:00,[],None
395,https://github.com/pinarayaz/game-of-codes.git,2017-12-21 14:04:16+00:00,A game of codes! (that works with Beti Board and BASYS3),0,pinarayaz/game-of-codes,115012067,SystemVerilog,game-of-codes,1114,0,2018-01-23 12:08:08+00:00,[],None
396,https://github.com/keerthirajan03/systemverilog.git,2017-12-08 07:37:35+00:00,,0,keerthirajan03/systemverilog,113546119,SystemVerilog,systemverilog,29,0,2017-12-08 07:45:37+00:00,[],None
397,https://github.com/naffin/ee620_final.git,2017-12-08 21:00:32+00:00,,0,naffin/ee620_final,113616921,SystemVerilog,ee620_final,1820,0,2017-12-08 21:04:18+00:00,[],None
398,https://github.com/jomonkjoy/FIR-Filter.git,2017-11-25 18:32:21+00:00,FIR Filter Add/Shift implementation using Inverted form,1,jomonkjoy/FIR-Filter,112025807,SystemVerilog,FIR-Filter,24,0,2018-05-12 01:03:24+00:00,[],https://api.github.com/licenses/gpl-3.0
399,https://github.com/Arcturus314/e85_lab_11.git,2017-11-30 21:49:29+00:00,,0,Arcturus314/e85_lab_11,112664214,SystemVerilog,e85_lab_11,1511,0,2017-11-30 21:50:22+00:00,[],None
400,https://github.com/minabedwany/Micro_Processor_SystemVerilog.git,2017-12-05 05:11:28+00:00,,0,minabedwany/Micro_Processor_SystemVerilog,113135644,SystemVerilog,Micro_Processor_SystemVerilog,10439,0,2019-10-26 08:22:23+00:00,[],None
401,https://github.com/sparksfly000/riscv-rlwe-sdk.git,2018-03-07 00:25:02+00:00,,2,sparksfly000/riscv-rlwe-sdk,124155641,SystemVerilog,riscv-rlwe-sdk,1747,0,2018-03-13 17:36:31+00:00,[],None
402,https://github.com/enterstudio/TheFormidableHiena.git,2018-03-06 04:51:41+00:00,,0,enterstudio/TheFormidableHiena,124022540,SystemVerilog,TheFormidableHiena,171598,0,2020-03-24 02:21:06+00:00,[],None
403,https://github.com/aleksanderKNes/div.git,2018-03-24 19:32:50+00:00,,0,aleksanderKNes/div,126633578,SystemVerilog,div,9,0,2018-03-25 13:19:14+00:00,[],None
404,https://github.com/jomonkjoy/Microsemi-SmartFusion2-Device.git,2018-02-17 14:35:53+00:00,Synthesis optimized Design for Microsemi SmartFusion2 Device resources,0,jomonkjoy/Microsemi-SmartFusion2-Device,121862458,SystemVerilog,Microsemi-SmartFusion2-Device,19,0,2018-02-17 15:15:02+00:00,[],None
405,https://github.com/CarlosW/Practica2_Verificacion.git,2018-03-21 02:04:56+00:00,Practica 2 de la materia Diseño y Verificación,0,CarlosW/Practica2_Verificacion,126109143,SystemVerilog,Practica2_Verificacion,5,0,2018-03-21 21:10:01+00:00,[],None
406,https://github.com/Shantanu25/async_fifo.git,2018-03-19 04:03:15+00:00,Asynchronous FIFO for synchronizing multiple bits accross different clock domains (especially going from fast clock to slow clock domain).,0,Shantanu25/async_fifo,125799604,SystemVerilog,async_fifo,0,0,2018-03-19 04:15:51+00:00,[],None
407,https://github.com/IP-IPA/mchanipa.git,2018-04-02 10:41:48+00:00,,1,IP-IPA/mchanipa,127742829,SystemVerilog,mchanipa,102,0,2018-04-02 10:43:47+00:00,[],None
408,https://github.com/jnestor/valid_ready.git,2018-07-12 21:31:31+00:00,SystemVerilog implementation of Valid-Ready Interface,0,jnestor/valid_ready,140766675,SystemVerilog,valid_ready,3,0,2018-07-13 14:47:54+00:00,[],None
409,https://github.com/salcides/Arquitetura-de-Computadores.git,2018-04-11 05:15:29+00:00,Engenharia de Controle e Automação - IFES - 2018/01,0,salcides/Arquitetura-de-Computadores,129037899,SystemVerilog,Arquitetura-de-Computadores,119,0,2018-07-05 18:53:27+00:00,"['ula', 'assembly', 'arm']",None
410,https://github.com/ujtakk/kinsys.git,2018-04-17 15:34:03+00:00,,1,ujtakk/kinsys,129926682,SystemVerilog,kinsys,792,0,2018-04-17 15:37:22+00:00,[],https://api.github.com/licenses/gpl-2.0
411,https://github.com/youssef-sherif/mips-single-cycle.git,2018-04-17 13:54:16+00:00,,1,youssef-sherif/mips-single-cycle,129912362,SystemVerilog,mips-single-cycle,81,0,2018-05-26 03:05:55+00:00,[],None
412,https://github.com/nardecchia/Final-Project-551.git,2018-04-20 01:16:01+00:00,,0,nardecchia/Final-Project-551,130290687,SystemVerilog,Final-Project-551,1,0,2018-04-20 01:31:42+00:00,[],None
413,https://github.com/pshanmu2/trial_repo.git,2018-07-08 00:32:13+00:00,,0,pshanmu2/trial_repo,140126457,SystemVerilog,trial_repo,1,0,2018-07-08 00:39:41+00:00,[],None
414,https://github.com/lisc-isa/zero-lisc.git,2018-07-10 09:31:43+00:00,,0,lisc-isa/zero-lisc,140409588,SystemVerilog,zero-lisc,59,0,2018-07-10 09:33:20+00:00,[],None
415,https://github.com/matthewSkipworth/HELLO-Finite-State-Machine.git,2018-05-15 19:10:26+00:00,"In this Assignment we go through the steps of describing a finite state machine to scroll ""HELLO"" accross the Altera DE2-115 board.",0,matthewSkipworth/HELLO-Finite-State-Machine,133561716,SystemVerilog,HELLO-Finite-State-Machine,11127,0,2019-05-31 04:43:03+00:00,[],None
416,https://github.com/sbiswa2/memc.git,2018-05-27 10:31:19+00:00,High quality memory controller,0,sbiswa2/memc,135036540,SystemVerilog,memc,3,0,2018-05-27 23:43:23+00:00,[],None
417,https://github.com/jeanlucthumm/fm2030.git,2018-05-28 07:24:19+00:00,FM2030 CPU and assembler,0,jeanlucthumm/fm2030,135124800,SystemVerilog,fm2030,79,0,2018-06-19 03:11:36+00:00,[],None
418,https://github.com/adhebbar/lab6ECE.git,2018-04-27 00:52:41+00:00,yes,0,adhebbar/lab6ECE,131226110,SystemVerilog,lab6ECE,2219,0,2018-04-27 03:08:15+00:00,[],None
419,https://github.com/alitoufighi/multicycle-processor.git,2018-06-17 09:33:07+00:00,"A Simple Multi-Cycle Processor in System Verilog - Computer Architecture course 3962, Univesity of Tehran, School of ECE",0,alitoufighi/multicycle-processor,137643406,SystemVerilog,multicycle-processor,4,0,2018-07-08 18:02:44+00:00,[],None
420,https://github.com/nimish15shah/Arithmetic_Operators.git,2018-08-08 11:57:36+00:00,,0,nimish15shah/Arithmetic_Operators,144007262,SystemVerilog,Arithmetic_Operators,12,0,2019-06-25 10:02:49+00:00,[],None
421,https://github.com/sloanyliu/RISC-V.git,2018-06-09 20:26:12+00:00,RISC-V Processor in Verilog,0,sloanyliu/RISC-V,136755527,SystemVerilog,RISC-V,16,0,2018-06-21 22:49:39+00:00,[],None
422,https://github.com/xver/handshakeD-shunt.git,2018-06-13 21:42:45+00:00,,0,xver/handshakeD-shunt,137274515,SystemVerilog,handshakeD-shunt,32,0,2019-06-11 21:01:35+00:00,[],None
423,https://github.com/clowak/NAND-Flash-Memory-Controller-Verification.git,2018-07-19 00:22:46+00:00,,0,clowak/NAND-Flash-Memory-Controller-Verification,141503763,SystemVerilog,NAND-Flash-Memory-Controller-Verification,772,0,2018-07-19 00:22:59+00:00,[],None
424,https://github.com/chl218/Digital-Systems-Laboratory.git,2018-08-18 04:11:07+00:00,Digital system designs with SystemVerilog,0,chl218/Digital-Systems-Laboratory,145189026,SystemVerilog,Digital-Systems-Laboratory,1019,0,2018-09-04 00:26:02+00:00,[],None
425,https://github.com/Shaeto/rgb-led-matrix.git,2017-12-18 13:34:54+00:00,rgb led matrix driver,0,Shaeto/rgb-led-matrix,114644959,SystemVerilog,rgb-led-matrix,61,0,2017-12-23 21:53:52+00:00,[],None
426,https://github.com/xitorzx/single-cycle-cpu.git,2018-01-08 13:41:21+00:00,,0,xitorzx/single-cycle-cpu,116681535,SystemVerilog,single-cycle-cpu,152,0,2018-01-09 17:35:55+00:00,[],None
427,https://github.com/Gregor812/DCO.git,2018-02-04 17:49:26+00:00,,0,Gregor812/DCO,120208232,SystemVerilog,DCO,1,0,2018-02-04 17:51:02+00:00,[],None
428,https://github.com/EquipoVeri/ClockDivider.git,2018-02-09 19:09:48+00:00,,0,EquipoVeri/ClockDivider,120944832,SystemVerilog,ClockDivider,5,0,2018-02-09 19:12:17+00:00,[],None
429,https://github.com/stevefarmer01/pulse_gen.git,2018-01-26 23:43:14+00:00,systemverilog pulse generator both synth and BFM,0,stevefarmer01/pulse_gen,119115270,SystemVerilog,pulse_gen,12,0,2019-06-16 02:17:07+00:00,[],None
430,https://github.com/yintianyu/ytydla.git,2018-01-21 06:20:14+00:00,LeNet-5 Acculator with system verilog,2,yintianyu/ytydla,118310159,SystemVerilog,ytydla,61,0,2018-01-21 06:20:29+00:00,[],https://api.github.com/licenses/gpl-3.0
431,https://github.com/e3r8ick/PuntoFlotante.git,2018-03-22 15:53:19+00:00,Sumador de Punto flotante System Verilog,0,e3r8ick/PuntoFlotante,126359492,SystemVerilog,PuntoFlotante,18,0,2018-04-10 16:42:18+00:00,[],None
432,https://github.com/kubotak-fpga/sysveri_task.git,2018-03-12 15:01:35+00:00,,0,kubotak-fpga/sysveri_task,124906522,SystemVerilog,sysveri_task,8,0,2018-03-12 15:02:49+00:00,[],None
433,https://github.com/margosha280990/dariaKorotkova.git,2017-12-08 20:35:06+00:00,projectForLoft,0,margosha280990/dariaKorotkova,113615007,SystemVerilog,dariaKorotkova,15474,0,2017-12-24 22:10:19+00:00,[],None
434,https://github.com/agrimpandey/ECE551.git,2017-12-06 17:00:18+00:00,,0,agrimpandey/ECE551,113343964,SystemVerilog,ECE551,512,0,2018-05-29 02:09:09+00:00,[],None
435,https://github.com/YuehWu1994/Vision-Determination-System.git,2018-04-07 11:54:56+00:00,"Final Project repository of Digital Circuit Lab, Spring 2016",0,YuehWu1994/Vision-Determination-System,128523948,SystemVerilog,Vision-Determination-System,4200,0,2019-04-13 09:17:48+00:00,[],None
436,https://github.com/tallerDisenoDigital/laboratorio3.git,2018-03-08 16:03:49+00:00,,0,tallerDisenoDigital/laboratorio3,124415267,SystemVerilog,laboratorio3,11,0,2018-03-22 15:58:01+00:00,[],None
437,https://github.com/theyusko/digital-design.git,2018-03-03 20:19:23+00:00,,0,theyusko/digital-design,123728061,SystemVerilog,digital-design,11,0,2021-01-21 18:34:11+00:00,[],None
438,https://github.com/EquipoVeri/UART.git,2018-04-14 23:44:25+00:00,,0,EquipoVeri/UART,129562645,SystemVerilog,UART,11,0,2018-04-18 00:34:38+00:00,[],None
439,https://github.com/AbdullahDiDo/Pipelined-Mips-Processor-.git,2018-08-14 15:41:36+00:00,,0,AbdullahDiDo/Pipelined-Mips-Processor-,144740520,SystemVerilog,Pipelined-Mips-Processor-,565,0,2018-08-14 15:48:02+00:00,[],None
440,https://github.com/Nikola2444/Verification_SVM.git,2018-08-08 12:16:11+00:00,,1,Nikola2444/Verification_SVM,144009156,SystemVerilog,Verification_SVM,6219,0,2019-01-17 12:42:25+00:00,[],None
441,https://github.com/nagarajpa/Parser.git,2018-08-12 15:47:37+00:00,Mini projects in SV.,0,nagarajpa/Parser,144479759,SystemVerilog,Parser,187,0,2019-06-05 18:04:27+00:00,[],None
442,https://github.com/WendongZhang1995/cputest.git,2018-07-19 09:43:32+00:00,,0,WendongZhang1995/cputest,141558429,SystemVerilog,cputest,25,0,2018-07-20 06:45:48+00:00,[],None
443,https://github.com/ramachav/Computer-Design-Prototyping.git,2018-04-29 15:29:28+00:00,Computer Prototyping project where I designed and implemented a dual-core 5-stage pipelined processor with an L-1 cache hierarchy and an MSI cache coherence protocol which ran on the MIPS ISA.,0,ramachav/Computer-Design-Prototyping,131506254,SystemVerilog,Computer-Design-Prototyping,105248,0,2021-09-03 17:18:50+00:00,[],None
444,https://github.com/Njanderson/548.git,2018-04-17 22:23:27+00:00,,0,Njanderson/548,129971843,SystemVerilog,548,149,0,2018-04-23 09:01:54+00:00,[],None
445,https://github.com/cristobalhuidobro/display.git,2018-04-28 22:08:28+00:00,,0,cristobalhuidobro/display,131447499,SystemVerilog,display,3,0,2018-05-04 18:43:50+00:00,[],None
446,https://github.com/leonyoliveir/pipeline_sv.git,2018-05-22 20:23:54+00:00,,0,leonyoliveir/pipeline_sv,134471680,SystemVerilog,pipeline_sv,18,0,2018-05-29 18:07:52+00:00,[],None
447,https://github.com/tanbour/Scipio.git,2018-05-29 10:03:00+00:00,A RISC-V CPU implemented in Verilog,2,tanbour/Scipio,135277087,SystemVerilog,Scipio,106,0,2019-05-20 05:15:12+00:00,[],None
448,https://github.com/wufubao/ADDApy.git,2018-04-28 06:50:50+00:00,,0,wufubao/ADDApy,131381827,SystemVerilog,ADDApy,779,0,2018-05-25 14:04:21+00:00,[],None
449,https://github.com/bJeffrey/Hw.git,2018-04-26 22:29:30+00:00,,0,bJeffrey/Hw,131217147,SystemVerilog,Hw,2777,0,2018-06-09 01:04:48+00:00,[],None
450,https://github.com/EquipoVeri/FIFO.git,2018-04-17 03:51:43+00:00,,0,EquipoVeri/FIFO,129842975,SystemVerilog,FIFO,10,0,2018-04-25 17:37:00+00:00,[],None
451,https://github.com/shubhamsingh5/ece551-final-project.git,2018-04-18 16:24:32+00:00,,1,shubhamsingh5/ece551-final-project,130091181,SystemVerilog,ece551-final-project,4912,0,2018-08-26 04:15:10+00:00,[],None
452,https://github.com/veranki/network-switch.git,2018-04-03 20:34:11+00:00,Verification of Ethernet Switch,0,veranki/network-switch,127965586,SystemVerilog,network-switch,6,0,2018-04-03 20:56:11+00:00,[],None
453,https://github.com/samvance0412/100_DOC.git,2018-04-09 22:43:28+00:00,100 Days of Code - Log,0,samvance0412/100_DOC,128842301,SystemVerilog,100_DOC,1,0,2018-04-09 22:47:35+00:00,[],None
454,https://github.com/Ryang20718/EE-m16.git,2018-06-23 20:38:09+00:00,,0,Ryang20718/EE-m16,138431955,SystemVerilog,EE-m16,10025,0,2018-07-01 06:03:13+00:00,[],None
455,https://github.com/xtopher88/TestFPGA.git,2018-06-08 07:12:58+00:00,,0,xtopher88/TestFPGA,136581186,SystemVerilog,TestFPGA,126,0,2018-07-22 05:48:47+00:00,[],None
456,https://github.com/Mine02C4/compsys2018-6.git,2018-06-08 19:04:06+00:00,,0,Mine02C4/compsys2018-6,136656332,SystemVerilog,compsys2018-6,14812,0,2018-07-20 01:50:37+00:00,[],None
457,https://github.com/barbarafv/Trabalho-ARM.git,2017-11-24 23:04:23+00:00,,1,barbarafv/Trabalho-ARM,111961545,SystemVerilog,Trabalho-ARM,87,0,2017-11-29 23:01:56+00:00,[],None
458,https://github.com/varmil/avalon-sdram-rw.git,2017-12-06 01:12:30+00:00,"read / write SDRAM of DE-10 Lite with System Console, through SDRAM Controller in Qsys ",0,varmil/avalon-sdram-rw,113251723,SystemVerilog,avalon-sdram-rw,10905,0,2017-12-06 01:30:57+00:00,[],None
459,https://github.com/mnath770/Verification-of-Car-Parking-System.git,2018-01-07 21:35:09+00:00,"Car Parking System keeps the main gate of the premises locked, locking out all vehicles unless they know the right password to open the gate",0,mnath770/Verification-of-Car-Parking-System,116600970,SystemVerilog,Verification-of-Car-Parking-System,7,0,2018-01-07 21:35:16+00:00,[],None
460,https://github.com/EquipoVeri/SquareRoot.git,2018-03-12 17:55:58+00:00,,0,EquipoVeri/SquareRoot,124929381,SystemVerilog,SquareRoot,46,0,2018-03-18 00:22:18+00:00,[],None
461,https://github.com/jordantjh/test-repo.git,2018-02-24 17:01:31+00:00,,0,jordantjh/test-repo,122760469,SystemVerilog,test-repo,3412,0,2018-03-20 16:38:23+00:00,[],None
462,https://github.com/gpfreiwa/school-back.git,2018-03-30 23:27:38+00:00,school backup,0,gpfreiwa/school-back,127481863,SystemVerilog,school-back,12,0,2018-04-17 03:10:37+00:00,[],None
463,https://github.com/Quinnbreitnicholson/ece551.git,2018-04-25 16:28:29+00:00,,1,Quinnbreitnicholson/ece551,131034632,SystemVerilog,ece551,4703,0,2018-04-30 17:06:10+00:00,[],None
464,https://github.com/puffy-cavy/SV.git,2018-03-01 21:43:06+00:00,,0,puffy-cavy/SV,123495779,SystemVerilog,SV,10704,0,2018-03-01 21:46:01+00:00,[],None
465,https://github.com/donaldsa18/EE435Project4.git,2018-03-08 03:41:09+00:00,,0,donaldsa18/EE435Project4,124332580,SystemVerilog,EE435Project4,6,0,2018-03-26 20:03:39+00:00,[],None
466,https://github.com/albden/ExamenPWM.git,2018-05-09 02:55:02+00:00,,0,albden/ExamenPWM,132693387,SystemVerilog,ExamenPWM,68,0,2018-05-09 03:45:31+00:00,[],None
467,https://github.com/pauloserrafh/riscv.git,2018-05-10 16:10:02+00:00,Repositorio para a disciplina de arquiteturas não convencionais,0,pauloserrafh/riscv,132924689,SystemVerilog,riscv,4085,0,2019-03-27 13:42:03+00:00,[],None
468,https://github.com/tejas4812/hw_accelerator.git,2018-05-04 06:11:01+00:00,hardware_accelerators,0,tejas4812/hw_accelerator,132095762,SystemVerilog,hw_accelerator,11,0,2018-05-18 05:47:11+00:00,[],None
469,https://github.com/mpine123/551_Project.git,2018-04-27 16:16:16+00:00,,0,mpine123/551_Project,131319417,SystemVerilog,551_Project,1611,0,2018-05-03 19:20:49+00:00,[],https://api.github.com/licenses/mit
470,https://github.com/JLippai/Micronaut.git,2018-04-21 02:56:19+00:00,4 Grad Students implement droplet microfluidics image processing on an FPGA for selection,0,JLippai/Micronaut,130434217,SystemVerilog,Micronaut,75514,0,2018-04-26 15:48:02+00:00,[],https://api.github.com/licenses/mit
471,https://github.com/bigmac34/VSN_Labo4.git,2018-04-22 07:42:30+00:00,,0,bigmac34/VSN_Labo4,130545974,SystemVerilog,VSN_Labo4,20697,0,2018-04-26 13:50:54+00:00,[],None
472,https://github.com/DeadSasha/Control-Unit.git,2018-05-08 08:34:54+00:00,Блок устройства управления ускоренного умножения по Леману для ПЛИС Altera,0,DeadSasha/Control-Unit,132579199,SystemVerilog,Control-Unit,6606,0,2018-06-09 06:23:25+00:00,[],None
473,https://github.com/unhexquadium/5-Stage-Pipelined-ARMv8-RISC-Processor.git,2018-08-16 06:40:17+00:00,Implemented a RISC processor that accepts ARMv8 instructions using various computer architecture techniques. This project was made with SystemVerilog in quartus and tested with ModelSim. The final product has the expected output for given input commands in Machine Code or Assembly.,0,unhexquadium/5-Stage-Pipelined-ARMv8-RISC-Processor,144947695,SystemVerilog,5-Stage-Pipelined-ARMv8-RISC-Processor,28424,0,2018-08-16 07:01:22+00:00,[],None
474,https://github.com/Taren-Ko/MIPS-Text-Editor.git,2018-06-02 05:54:46+00:00,Text Editor designed for use with a MIPS-based processor,0,Taren-Ko/MIPS-Text-Editor,135791673,SystemVerilog,MIPS-Text-Editor,2233,0,2018-06-02 05:58:56+00:00,[],None
475,https://github.com/Yodai1996/hardware-jikken.git,2018-06-15 11:42:41+00:00,,0,Yodai1996/hardware-jikken,137480988,SystemVerilog,hardware-jikken,29,0,2018-10-25 14:07:50+00:00,[],None
476,https://github.com/sumedha1/systemVerilog.git,2018-06-24 02:38:36+00:00,,0,sumedha1/systemVerilog,138447954,SystemVerilog,systemVerilog,31,0,2021-11-03 02:47:23+00:00,[],None
477,https://github.com/filipepiresg/Leites_LOAC-UFCG.git,2018-06-29 14:10:00+00:00,,0,filipepiresg/Leites_LOAC-UFCG,139157111,SystemVerilog,Leites_LOAC-UFCG,6052,0,2019-01-15 18:57:53+00:00,[],None
478,https://github.com/stonewinter/sv-uvm.git,2018-05-19 16:10:16+00:00,sv-uvm,0,stonewinter/sv-uvm,134077523,SystemVerilog,sv-uvm,3,0,2018-05-19 16:24:10+00:00,[],None
479,https://github.com/dpc525/SystemVerilog-Gotcha.git,2018-04-19 12:00:13+00:00,Record my SystemVerilog error,0,dpc525/SystemVerilog-Gotcha,130209056,SystemVerilog,SystemVerilog-Gotcha,4,0,2018-04-24 10:17:12+00:00,[],None
480,https://github.com/lejh1/FPGA-Project-.git,2017-11-27 20:53:23+00:00,"NOTE: This project was done for a course at UCI. This project is a fully functioning simple processor created for a class project. It  supports two types of instructions including R-type (RI=’0’) and I-type instructions (RI=’1’). R-type is a register-based instruction and I-type is an immediate-based instruction. In R-type instructions the instruction is composed of three operands, two source registers, and one destination register. In immediate-based type, one of the sources is a 15 bit immediate value.",0,lejh1/FPGA-Project-,112247445,SystemVerilog,FPGA-Project-,11,0,2018-02-02 20:47:24+00:00,[],None
481,https://github.com/chaseemory/Conway.git,2017-12-13 05:59:47+00:00,Conways Game of Life in System Verilog,1,chaseemory/Conway,114080458,SystemVerilog,Conway,331,0,2017-12-13 06:05:31+00:00,[],None
482,https://github.com/rekendahl/uvm.git,2018-01-11 18:22:32+00:00,Copy of UVM implementations from http://accellera.org/downloads/standards/uvm,2,rekendahl/uvm,117136601,SystemVerilog,uvm,3675,0,2018-01-11 18:37:29+00:00,[],https://api.github.com/licenses/apache-2.0
483,https://github.com/sparksfly000/riscv-rlwe.git,2017-12-28 05:39:22+00:00,risc-v isa extension and rlwe acceleration,0,sparksfly000/riscv-rlwe,115589065,SystemVerilog,riscv-rlwe,393,0,2017-12-28 05:50:26+00:00,[],None
484,https://github.com/kmui2/Cyclone-IV.git,2018-01-06 00:23:59+00:00,,0,kmui2/Cyclone-IV,116440195,SystemVerilog,Cyclone-IV,16113,0,2018-01-06 00:25:36+00:00,[],None
485,https://github.com/Busymeng/MyArduino.git,2018-01-19 22:50:47+00:00,,0,Busymeng/MyArduino,118187529,SystemVerilog,MyArduino,1708,0,2022-04-25 04:43:03+00:00,[],None
486,https://github.com/KoenMaagdenberg/PROGH.git,2018-03-02 14:15:06+00:00,First try at using git repo,0,KoenMaagdenberg/PROGH,123587620,SystemVerilog,PROGH,1456,0,2018-03-02 14:20:00+00:00,[],None
487,https://github.com/Parsley-Sage/sv-test.git,2018-02-24 18:51:29+00:00,,0,Parsley-Sage/sv-test,122769390,SystemVerilog,sv-test,10,0,2018-02-24 19:10:32+00:00,[],None
488,https://github.com/monootc/Processor-Beta.git,2018-03-06 20:42:24+00:00,,0,monootc/Processor-Beta,124135925,SystemVerilog,Processor-Beta,413,0,2018-03-06 20:47:34+00:00,[],None
489,https://github.com/margosha280990/portfolio.git,2017-12-24 22:26:31+00:00,,0,margosha280990/portfolio,115290140,SystemVerilog,portfolio,14309,0,2017-12-28 14:31:19+00:00,[],None
490,https://github.com/sharvil111/aes128_systemverilog.git,2017-12-24 02:54:11+00:00,"The present example deals with a block cipher, called Advanced Encryption Standard (AES), which accepts a plaintext and a cipherkey as inputs and computes the corresponding ciphertext. ",0,sharvil111/aes128_systemverilog,115235801,SystemVerilog,aes128_systemverilog,1350,0,2017-12-24 03:07:18+00:00,[],None
491,https://github.com/EquipoVeri/Divider.git,2018-03-15 00:43:59+00:00,,0,EquipoVeri/Divider,125291855,SystemVerilog,Divider,5,0,2018-03-18 22:09:23+00:00,[],None
492,https://github.com/mrshllstock/FinalProject.git,2018-04-18 16:47:32+00:00,,0,mrshllstock/FinalProject,130093932,SystemVerilog,FinalProject,142,0,2018-04-26 16:11:08+00:00,[],None
493,https://github.com/rodrigoaugusto7/Concep.git,2018-04-18 17:37:48+00:00,Repositório para a disciplina de Concepção Estruturada,0,rodrigoaugusto7/Concep,130099572,SystemVerilog,Concep,72,0,2018-04-23 22:14:00+00:00,[],None
494,https://github.com/nagarajpa/ASIC_assignments.git,2018-08-12 15:29:40+00:00,,0,nagarajpa/ASIC_assignments,144478492,SystemVerilog,ASIC_assignments,16,0,2019-07-25 14:31:21+00:00,[],None
495,https://github.com/igormacedo/systemverilog-study.git,2018-08-10 14:22:00+00:00,,0,igormacedo/systemverilog-study,144295565,SystemVerilog,systemverilog-study,754,0,2021-10-19 13:16:32+00:00,[],https://api.github.com/licenses/mit
496,https://github.com/xuanya0/Pipelined-LC3.git,2018-08-15 04:33:09+00:00,A 5-stage pipelined re-implementation of LC3.,0,xuanya0/Pipelined-LC3,144806136,SystemVerilog,Pipelined-LC3,265,0,2018-08-15 04:36:08+00:00,[],None
497,https://github.com/DomenicoDella/ProjectDE.git,2018-05-04 03:49:13+00:00,"Proyecto de Electronica Digital, pic16f84a",0,DomenicoDella/ProjectDE,132083355,SystemVerilog,ProjectDE,147,0,2018-05-30 21:28:51+00:00,[],None
498,https://github.com/MattShilling/FPGA-Team-03.git,2018-05-13 03:19:40+00:00,Repository for team 3's final project,1,MattShilling/FPGA-Team-03,133201946,SystemVerilog,FPGA-Team-03,672,0,2018-06-09 05:48:25+00:00,[],None
499,https://github.com/Hassan-Elseoudy/Mips-Pipelined.git,2018-05-15 03:13:42+00:00,Implementation of MIPS Pipelined (using SystemVerilog).,0,Hassan-Elseoudy/Mips-Pipelined,133452580,SystemVerilog,Mips-Pipelined,417,0,2018-05-15 03:27:40+00:00,[],None
500,https://github.com/CathyAwad/MIPS-Pipelined-Processor.git,2018-05-21 21:48:09+00:00,,0,CathyAwad/MIPS-Pipelined-Processor,134328796,SystemVerilog,MIPS-Pipelined-Processor,3378,0,2018-05-21 21:51:59+00:00,[],None
501,https://github.com/Ryan-Ding/CacheMoneyRecords.git,2018-05-22 22:02:01+00:00,,0,Ryan-Ding/CacheMoneyRecords,134480630,SystemVerilog,CacheMoneyRecords,378652,0,2018-05-24 18:44:09+00:00,[],None
502,https://github.com/jushio/SurveryOfRAM32M.git,2018-06-01 08:52:02+00:00,,0,jushio/SurveryOfRAM32M,135693210,SystemVerilog,SurveryOfRAM32M,2,0,2018-06-01 13:43:23+00:00,[],None
503,https://github.com/salaheddinhetalani/SystemVerilog.git,2018-06-06 01:07:02+00:00,Main repository for SystemVerilog files,0,salaheddinhetalani/SystemVerilog,136252885,SystemVerilog,SystemVerilog,17,0,2018-06-06 06:20:39+00:00,[],https://api.github.com/licenses/mit
504,https://github.com/Vlad-The-Mad/ECE-271-final-project.git,2018-06-03 03:36:31+00:00,,0,Vlad-The-Mad/ECE-271-final-project,135870817,SystemVerilog,ECE-271-final-project,179,0,2018-06-09 05:50:00+00:00,[],None
505,https://github.com/efratcdn/e2hdl_check_alignment.git,2018-07-12 10:22:55+00:00,,0,efratcdn/e2hdl_check_alignment,140697861,SystemVerilog,e2hdl_check_alignment,6,0,2018-07-12 10:31:58+00:00,[],None
506,https://github.com/krahal/RC4-Decryption-Circuit.git,2018-01-04 03:10:12+00:00,📟An RC4 decryption circuit by designing and programming an FSM that reads an encrypted message from a ROM and decrypts it using the RC4 algorithm,0,krahal/RC4-Decryption-Circuit,116208443,SystemVerilog,RC4-Decryption-Circuit,12212,0,2018-09-20 07:27:55+00:00,[],None
507,https://github.com/sooknuan/i2c_translator.git,2018-01-05 15:16:38+00:00,I2C interface FPGA implementation translator,0,sooknuan/i2c_translator,116397890,SystemVerilog,i2c_translator,3,0,2018-01-05 15:16:40+00:00,[],None
508,https://github.com/cbresteau/INF8500.git,2018-01-22 20:26:18+00:00,,0,cbresteau/INF8500,118510898,SystemVerilog,INF8500,415,0,2018-01-22 20:53:36+00:00,[],None
509,https://github.com/renahn/trabalho_arquitetura.git,2017-11-25 20:19:51+00:00,,0,renahn/trabalho_arquitetura,112031948,SystemVerilog,trabalho_arquitetura,93,0,2017-11-25 20:41:12+00:00,[],None
510,https://github.com/aunics/SystemVerilog.git,2017-11-27 05:32:28+00:00,System Verilog examples,0,aunics/SystemVerilog,112151807,SystemVerilog,SystemVerilog,4,0,2020-12-29 18:35:19+00:00,[],None
511,https://github.com/MacDeath667/PLL.git,2018-02-21 17:10:54+00:00,Модуль PLL с тестбенчами,0,MacDeath667/PLL,122366974,SystemVerilog,PLL,11,0,2018-02-21 17:14:52+00:00,[],None
512,https://github.com/tpalit/babelfish.git,2018-02-15 19:05:57+00:00,,0,tpalit/babelfish,121669829,SystemVerilog,babelfish,477,0,2018-02-15 19:16:07+00:00,[],None
513,https://github.com/anirudhSK/myverilog.git,2018-02-17 20:58:45+00:00,Repository with toy Verilog examples,0,anirudhSK/myverilog,121891983,SystemVerilog,myverilog,115,0,2018-05-23 02:35:27+00:00,[],None
514,https://github.com/Wilsonl9/CSE141L.git,2018-02-10 02:11:39+00:00,,0,Wilsonl9/CSE141L,120976094,SystemVerilog,CSE141L,1343,0,2018-03-23 01:21:20+00:00,[],None
515,https://github.com/santiagovdk/arqui-mips-imagenes.git,2018-03-18 03:01:05+00:00,,0,santiagovdk/arqui-mips-imagenes,125687917,SystemVerilog,arqui-mips-imagenes,8,0,2018-03-18 03:02:12+00:00,[],None
516,https://github.com/melt-umn/ableP.git,2018-03-15 22:59:29+00:00,,0,melt-umn/ableP,125435773,SystemVerilog,ableP,499,0,2021-10-06 18:55:04+00:00,[],https://api.github.com/licenses/lgpl-3.0
517,https://github.com/sebastianardelean/hdl.git,2018-03-12 20:19:54+00:00,,0,sebastianardelean/hdl,124946404,SystemVerilog,hdl,289,0,2022-04-29 12:55:41+00:00,[],None
518,https://github.com/kunalwadhwa22/multiply-and-accumulate-system-verilog.git,2018-03-12 19:05:32+00:00,Multiply and Accumulate code (with and without pipeline) in system verilog,0,kunalwadhwa22/multiply-and-accumulate-system-verilog,124937690,SystemVerilog,multiply-and-accumulate-system-verilog,2,0,2018-03-12 19:05:37+00:00,[],None
519,https://github.com/iamjerrchen/faculty_fighters.git,2018-04-14 22:28:32+00:00,ECE 385 Final Project,0,iamjerrchen/faculty_fighters,129559018,SystemVerilog,faculty_fighters,1810,0,2018-05-15 03:19:30+00:00,[],None
520,https://github.com/matthewSkipworth/HW1.git,2018-04-17 12:53:40+00:00,HW1 up to part5,0,matthewSkipworth/HW1,129904315,SystemVerilog,HW1,10526,0,2018-04-22 01:22:31+00:00,[],None
521,https://github.com/FarzanaHaque/ECE385.git,2018-04-17 18:17:24+00:00,Code from Digital Systems Laboratory Fall 2017 (System Verilog),1,FarzanaHaque/ECE385,129947009,SystemVerilog,ECE385,49,0,2018-04-17 18:51:41+00:00,[],None
522,https://github.com/adelmeleka/ALU-.git,2018-04-27 22:39:27+00:00,Alu representation in System Verilog,0,adelmeleka/ALU-,131350977,SystemVerilog,ALU-,35,0,2018-04-27 22:40:52+00:00,[],None
523,https://github.com/javiergonzalezya13/Kalman-Filter.git,2018-05-17 16:26:03+00:00,,0,javiergonzalezya13/Kalman-Filter,133840466,SystemVerilog,Kalman-Filter,8693,0,2018-06-15 20:45:49+00:00,[],None
524,https://github.com/mohaimenhimu/RTL_06_04_2018.git,2018-05-11 08:49:59+00:00,UART,0,mohaimenhimu/RTL_06_04_2018,133014825,SystemVerilog,RTL_06_04_2018,6371,0,2018-05-14 07:44:23+00:00,[],None
525,https://github.com/aminarefzadeh/Project.git,2018-05-16 15:17:38+00:00,project ripository,0,aminarefzadeh/Project,133685428,SystemVerilog,Project,98,0,2018-05-21 22:11:18+00:00,[],None
526,https://github.com/mhazizian/Computer_Architecture_CA_4_pipline.git,2018-05-19 06:45:28+00:00,pipeline presentation of similar MIPS proccessor,0,mhazizian/Computer_Architecture_CA_4_pipline,134037346,SystemVerilog,Computer_Architecture_CA_4_pipline,470,0,2018-06-28 05:20:36+00:00,[],None
527,https://github.com/mhazizian/Computer_Architecture_CA_5_Memory.git,2018-06-07 11:02:05+00:00,,0,mhazizian/Computer_Architecture_CA_5_Memory,136464694,SystemVerilog,Computer_Architecture_CA_5_Memory,8,0,2018-06-09 19:59:57+00:00,[],None
528,https://github.com/smithd57/526OOOProcessor.git,2018-06-06 20:24:36+00:00,An Out of Order Processor,0,smithd57/526OOOProcessor,136382287,SystemVerilog,526OOOProcessor,5071,0,2018-06-06 20:31:40+00:00,[],None
529,https://github.com/ZhimingyuanLiu/UW-EE-469.git,2018-05-08 02:30:03+00:00,,0,ZhimingyuanLiu/UW-EE-469,132542668,SystemVerilog,UW-EE-469,15610,0,2018-05-08 06:53:23+00:00,[],None
530,https://github.com/byburakyasar/cs223.git,2018-05-02 21:40:51+00:00,Digital Design,0,byburakyasar/cs223,131908778,SystemVerilog,cs223,19154,0,2018-05-02 21:45:38+00:00,[],None
531,https://github.com/janchell/595_final.git,2018-05-28 01:48:32+00:00,This is where all the cool kids hang out.,1,janchell/595_final,135096854,SystemVerilog,595_final,5,0,2018-05-30 23:22:53+00:00,[],None
532,https://github.com/jakemckenzie/16BitNotRISC.git,2018-05-28 23:20:39+00:00,"A 16 bit processor (not RISC) with six instructions: noop, store, load, add, subtract, halt.",0,jakemckenzie/16BitNotRISC,135217747,SystemVerilog,16BitNotRISC,2960,0,2018-06-08 23:55:26+00:00,[],https://api.github.com/licenses/mit
533,https://github.com/hbhbts/fpga_bird_prj.git,2018-06-27 06:14:56+00:00,,0,hbhbts/fpga_bird_prj,138837704,SystemVerilog,fpga_bird_prj,8,0,2018-06-28 10:19:14+00:00,[],None
534,https://github.com/ujtakk/lstm.git,2018-04-17 15:53:30+00:00,,0,ujtakk/lstm,129929480,SystemVerilog,lstm,7,0,2024-02-29 03:19:19+00:00,[],None
535,https://github.com/xsokolikm/skuska2.git,2017-11-26 22:47:05+00:00,,0,xsokolikm/skuska2,112122922,SystemVerilog,skuska2,14,0,2020-05-17 23:01:45+00:00,[],None
536,https://github.com/k155la3/slug8.git,2017-11-26 07:09:13+00:00,,0,k155la3/slug8,112063102,SystemVerilog,slug8,5,0,2017-11-26 07:14:32+00:00,[],None
537,https://github.com/pegahsoltani/final_project_digital_design.git,2017-12-17 13:30:05+00:00,,0,pegahsoltani/final_project_digital_design,114538533,SystemVerilog,final_project_digital_design,699,0,2017-12-17 14:04:39+00:00,[],None
538,https://github.com/NileshBPatel/TestCodes.git,2017-12-24 04:35:00+00:00,Various Codes,0,NileshBPatel/TestCodes,115240049,SystemVerilog,TestCodes,0,0,2017-12-24 04:39:27+00:00,[],None
539,https://github.com/asymansk/USB-to-Ethernet-Bridge-Final.git,2017-12-10 21:12:29+00:00,Final Project for ECE 337,0,asymansk/USB-to-Ethernet-Bridge-Final,113783941,SystemVerilog,USB-to-Ethernet-Bridge-Final,56,0,2017-12-10 21:24:51+00:00,[],None
540,https://github.com/Jentzepeda/RISC.git,2017-12-12 01:20:36+00:00,RISC processor,0,Jentzepeda/RISC,113927248,SystemVerilog,RISC,11,0,2023-01-06 05:41:35+00:00,[],None
541,https://github.com/brady-aiello/AES_in_SystemVerilog.git,2017-12-02 03:20:55+00:00,,0,brady-aiello/AES_in_SystemVerilog,112808950,SystemVerilog,AES_in_SystemVerilog,17,0,2017-12-06 19:50:26+00:00,[],None
542,https://github.com/varmil/mipsIII-pipeline-cpu.git,2017-12-22 06:51:42+00:00,A 32-bit MIPS processor which aims for conformance to the MIPSIII ISA.,0,varmil/mipsIII-pipeline-cpu,115086276,SystemVerilog,mipsIII-pipeline-cpu,4618,0,2017-12-22 06:53:30+00:00,[],None
543,https://github.com/immextea/uvm.git,2018-03-13 02:51:04+00:00,uvm source code,0,immextea/uvm,124982871,SystemVerilog,uvm,10,0,2018-03-13 03:12:06+00:00,[],None
544,https://github.com/rdrabina/Projekt-Verilog.git,2018-03-16 17:30:15+00:00,,0,rdrabina/Projekt-Verilog,125548976,SystemVerilog,Projekt-Verilog,204,0,2018-03-16 17:33:18+00:00,[],None
545,https://github.com/thankidipesh2009/system_verilog.git,2018-02-10 07:01:38+00:00,Example,0,thankidipesh2009/system_verilog,120993104,SystemVerilog,system_verilog,1,0,2018-02-10 07:06:17+00:00,[],None
546,https://github.com/LakshmanKamatham/UVM_BasicExample.git,2018-02-23 15:11:14+00:00,UVM basic example,0,LakshmanKamatham/UVM_BasicExample,122636515,SystemVerilog,UVM_BasicExample,83,0,2018-02-25 04:19:56+00:00,[],None
547,https://github.com/wonseobshin/DE1SoC-Baccarat.git,2018-01-11 05:08:06+00:00,,0,wonseobshin/DE1SoC-Baccarat,117052862,SystemVerilog,DE1SoC-Baccarat,4603,0,2018-01-16 06:18:15+00:00,[],None
548,https://github.com/sonminhtran1997/lab8.git,2018-03-04 08:41:37+00:00,,0,sonminhtran1997/lab8,123771211,SystemVerilog,lab8,25126,0,2018-03-04 08:42:46+00:00,[],None
549,https://github.com/sopin97/grupo8_lab_digitales2018.git,2018-04-10 03:19:57+00:00,En este repositorio estará toda la información de las sesiones prácticas del laboratorio,3,sopin97/grupo8_lab_digitales2018,128867688,SystemVerilog,grupo8_lab_digitales2018,1138,0,2018-08-21 20:11:31+00:00,[],None
550,https://github.com/AmareshSubburaj/ECE745_ASICVerification.git,2018-08-07 18:11:41+00:00,,0,AmareshSubburaj/ECE745_ASICVerification,143910362,SystemVerilog,ECE745_ASICVerification,726,0,2018-08-07 18:18:42+00:00,[],None
551,https://github.com/kencycheng/riscv_instruction_sv.git,2018-08-10 00:27:14+00:00,Instruction generation in systemverilog,0,kencycheng/riscv_instruction_sv,144216904,SystemVerilog,riscv_instruction_sv,9,0,2018-08-10 00:27:21+00:00,[],https://api.github.com/licenses/apache-2.0
552,https://github.com/r-chance/CSE140L.git,2018-08-07 16:05:49+00:00,,0,r-chance/CSE140L,143897481,SystemVerilog,CSE140L,156,0,2018-08-07 18:30:17+00:00,[],None
553,https://github.com/TallerDigitales/Lab2.git,2018-08-08 14:22:30+00:00,,0,TallerDigitales/Lab2,144024619,SystemVerilog,Lab2,11,0,2018-08-15 19:48:33+00:00,[],None
554,https://github.com/GkyHub/MIPS-CPU.git,2018-07-19 07:45:51+00:00,,0,GkyHub/MIPS-CPU,141543238,SystemVerilog,MIPS-CPU,13,0,2018-07-23 07:20:55+00:00,[],None
555,https://github.com/joabe88/Projeto_ULA_32bits.git,2018-04-11 22:19:26+00:00,Projeto onde o objeto foi desenvolver um testbench com auto-verificação para uma ULA – Unidada Lógica e Aritimética de 32 bits,0,joabe88/Projeto_ULA_32bits,129160720,SystemVerilog,Projeto_ULA_32bits,12,0,2018-04-11 22:20:42+00:00,[],None
556,https://github.com/torgeile/TFE4171.git,2018-04-18 19:45:01+00:00,TFE4171 - Design av digitale system 2,0,torgeile/TFE4171,130113763,SystemVerilog,TFE4171,1279,0,2018-04-24 13:50:43+00:00,[],None
557,https://github.com/LeandrodLima/LOAC1.git,2018-07-02 13:28:45+00:00,,0,LeandrodLima/LOAC1,139447499,SystemVerilog,LOAC1,4855,0,2018-07-02 13:30:21+00:00,[],None
558,https://github.com/Spencer-Sawyer/TCES-330.git,2018-08-10 15:49:35+00:00,,0,Spencer-Sawyer/TCES-330,144305617,SystemVerilog,TCES-330,146202,0,2018-08-10 19:48:03+00:00,[],None
559,https://github.com/armguidon/dsp.git,2018-06-04 01:24:36+00:00,,0,armguidon/dsp,135955103,SystemVerilog,dsp,9,0,2019-02-18 16:08:29+00:00,[],None
560,https://github.com/MehmetErenTuranboy/Minesweeper.git,2018-06-09 10:18:20+00:00,Bilkent Cs223 Course System Verilog Project,0,MehmetErenTuranboy/Minesweeper,136712811,SystemVerilog,Minesweeper,1540,0,2018-06-09 10:29:13+00:00,[],None
561,https://github.com/fengmzhu/ctag_UVM.git,2018-06-09 08:14:08+00:00,,0,fengmzhu/ctag_UVM,136704086,SystemVerilog,ctag_UVM,607,0,2018-06-26 23:56:54+00:00,[],None
562,https://github.com/CarlosW/Practica3_Verificacion.git,2018-04-26 17:07:42+00:00,Practica 3 de la materia Diseño y Verificación,0,CarlosW/Practica3_Verificacion,131187037,SystemVerilog,Practica3_Verificacion,8,0,2018-04-26 17:09:38+00:00,[],None
563,https://github.com/xver/rtl.git,2018-06-13 21:27:58+00:00,,1,xver/rtl,137273148,SystemVerilog,rtl,74,0,2019-06-05 10:58:10+00:00,[],None
564,https://github.com/Evdemonm/ECE-271-Group-Project.git,2018-05-31 03:07:33+00:00,,0,Evdemonm/ECE-271-Group-Project,135524891,SystemVerilog,ECE-271-Group-Project,4955,0,2020-03-03 17:50:13+00:00,[],None
565,https://github.com/Vlad-The-Mad/System-Verilog-Babies.git,2018-05-16 17:01:01+00:00,,0,Vlad-The-Mad/System-Verilog-Babies,133698445,SystemVerilog,System-Verilog-Babies,63,0,2018-05-17 19:09:59+00:00,[],None
566,https://github.com/arvindvjkmr18/385.git,2017-12-18 21:32:14+00:00,,0,arvindvjkmr18/385,114689844,SystemVerilog,385,13689,0,2017-12-19 05:59:59+00:00,[],None
567,https://github.com/naffin/LC3.git,2017-12-09 03:25:40+00:00,LC3 microprocessor,0,naffin/LC3,113638405,SystemVerilog,LC3,20,0,2017-12-09 03:30:56+00:00,[],None
568,https://github.com/fengmzhu/dotfiles_v2.git,2017-12-09 13:48:53+00:00,,0,fengmzhu/dotfiles_v2,113672736,SystemVerilog,dotfiles_v2,638,0,2018-06-07 00:07:22+00:00,[],None
569,https://github.com/ibreakoutx/msort.git,2017-12-19 21:22:53+00:00,,0,ibreakoutx/msort,114812359,SystemVerilog,msort,2,0,2017-12-19 21:31:41+00:00,[],None
570,https://github.com/lstrzalk/AGHnoid.git,2017-12-04 21:57:35+00:00,,0,lstrzalk/AGHnoid,113099735,SystemVerilog,AGHnoid,919,0,2017-12-04 21:58:50+00:00,[],None
571,https://github.com/rohanverma94/16bit-ALU.git,2017-12-26 22:06:33+00:00,"This is an FPGA design for 16 bit ALU, this project can only be created on FPGA with very large number of pins",0,rohanverma94/16bit-ALU,115458104,SystemVerilog,16bit-ALU,4,0,2017-12-28 20:27:23+00:00,[],None
572,https://github.com/brett720/BuildMachineToRunBinaryCode.git,2018-01-02 22:42:57+00:00,,0,brett720/BuildMachineToRunBinaryCode,116064726,SystemVerilog,BuildMachineToRunBinaryCode,3530,0,2018-01-02 22:44:42+00:00,[],None
573,https://github.com/sonu-m/amba.git,2018-01-19 06:49:17+00:00,apb,0,sonu-m/amba,118088490,SystemVerilog,amba,6,0,2018-01-19 06:51:55+00:00,[],None
574,https://github.com/pasrom/Hardware-Description-Languages.git,2017-12-31 10:57:48+00:00,"This is a project done in the course ""Embedded Systems 3""",0,pasrom/Hardware-Description-Languages,115857884,SystemVerilog,Hardware-Description-Languages,30307,0,2017-12-31 12:05:48+00:00,[],None
575,https://github.com/secondkimi/ece111_sha256.git,2018-02-06 07:11:20+00:00,,0,secondkimi/ece111_sha256,120416030,SystemVerilog,ece111_sha256,24,0,2019-09-12 05:49:34+00:00,[],None
576,https://github.com/pulp-platform/axi_size_conv.git,2018-02-26 15:54:52+00:00,,1,pulp-platform/axi_size_conv,122992775,SystemVerilog,axi_size_conv,36,0,2023-01-28 12:03:44+00:00,[],
577,https://github.com/jpmolden/ECE474.git,2018-04-17 04:16:48+00:00,ECE 474/574 - VLSI System Design - Oregon State University ,0,jpmolden/ECE474,129845146,SystemVerilog,ECE474,6002,0,2018-06-10 03:36:42+00:00,[],None
578,https://github.com/ghuibregtse/ECE-551-Final-Project.git,2018-04-18 18:36:59+00:00,Final Project for ECE 551 (Simple Artificial Neural Network),0,ghuibregtse/ECE-551-Final-Project,130106340,SystemVerilog,ECE-551-Final-Project,416,0,2018-05-07 01:47:35+00:00,[],None
579,https://github.com/Tovaral/ECE-272-Section-6.git,2018-05-25 00:24:53+00:00,,0,Tovaral/ECE-272-Section-6,134782305,SystemVerilog,ECE-272-Section-6,7,0,2018-05-30 20:58:18+00:00,[],None
580,https://github.com/hassan-shaheen/Playback.git,2018-05-21 18:30:41+00:00,The HDL files I edited to implement implicit state machines for a project at UBC ,0,hassan-shaheen/Playback,134309253,SystemVerilog,Playback,565,0,2018-05-21 20:25:17+00:00,[],None
581,https://github.com/kathywh/Kabeta.git,2018-04-04 12:01:01+00:00,An implementation of pipelined β processor of MIT,1,kathywh/Kabeta,128055939,SystemVerilog,Kabeta,32109,0,2018-06-10 09:01:45+00:00,[],
582,https://github.com/Shivam2501/MazeProcessor.git,2018-05-03 01:44:34+00:00,A Pipelined Implementation of the LC-3b Processor,1,Shivam2501/MazeProcessor,131926493,SystemVerilog,MazeProcessor,678327,0,2018-05-05 21:36:19+00:00,[],None
583,https://github.com/e3r8ick/ControladorVGA.git,2018-04-12 16:36:02+00:00,controlador de vga para una fpga,1,e3r8ick/ControladorVGA,129281624,SystemVerilog,ControladorVGA,1,0,2018-04-26 16:46:03+00:00,[],None
584,https://github.com/Hassan-Elseoudy/MIPS-MultiCycle.git,2018-04-27 19:24:18+00:00,This is an implementation of Multi-cycled MIPS.,0,Hassan-Elseoudy/MIPS-MultiCycle,131336644,SystemVerilog,MIPS-MultiCycle,258,0,2018-05-25 10:05:13+00:00,[],None
585,https://github.com/sixtop/fpga.git,2018-07-11 00:04:56+00:00,Assorted FPGA training projects,0,sixtop/fpga,140499728,SystemVerilog,fpga,200,0,2019-06-12 16:22:17+00:00,[],None
586,https://github.com/Sdattagu/Verilog.git,2018-06-23 20:16:44+00:00,Verilog Sandbox,0,Sdattagu/Verilog,138430726,SystemVerilog,Verilog,1541,0,2018-06-23 20:21:47+00:00,['verilog-hdl'],None
587,https://github.com/daliang20/Hardware.git,2018-05-29 07:44:47+00:00,asdasd,0,daliang20/Hardware,135259986,SystemVerilog,Hardware,168258,0,2018-05-30 20:24:10+00:00,[],None
588,https://github.com/gs291/ECE271-DesignProject.git,2018-06-01 03:34:08+00:00,OSU Electrical and Computer Engineering 271 Design Project,0,gs291/ECE271-DesignProject,135663571,SystemVerilog,ECE271-DesignProject,5162,0,2018-06-09 00:18:33+00:00,[],None
589,https://github.com/Laureen-giac/AQU_Senior_Project.git,2018-01-14 13:13:41+00:00,AQU Senior Project 2018,0,Laureen-giac/AQU_Senior_Project,117431423,SystemVerilog,AQU_Senior_Project,353,0,2018-05-06 21:11:54+00:00,[],None
590,https://github.com/jeffistyping/fifo.git,2018-04-06 21:10:58+00:00,,0,jeffistyping/fifo,128470819,SystemVerilog,fifo,63,0,2019-12-13 20:02:56+00:00,[],None
591,https://github.com/Puplip/final_project.git,2018-04-09 03:54:46+00:00,final project,0,Puplip/final_project,128711903,SystemVerilog,final_project,628569,0,2018-05-01 08:58:30+00:00,[],None
592,https://github.com/matthewSkipworth/Counters.git,2018-05-03 02:54:20+00:00,,0,matthewSkipworth/Counters,131933448,SystemVerilog,Counters,9411,0,2018-05-03 02:59:50+00:00,[],None
593,https://github.com/lukerohrerUCSD/CSE141L_microprocessor.git,2018-05-07 22:59:28+00:00,,0,lukerohrerUCSD/CSE141L_microprocessor,132525175,SystemVerilog,CSE141L_microprocessor,95,0,2020-02-20 21:35:07+00:00,[],None
594,https://github.com/saikishorereddy/ahb_uvc.git,2018-05-09 20:08:14+00:00,,0,saikishorereddy/ahb_uvc,132807460,SystemVerilog,ahb_uvc,6,0,2018-05-09 20:10:55+00:00,[],None
595,https://github.com/namespacestd0/bitcoin.git,2018-05-13 05:02:36+00:00,,0,namespacestd0/bitcoin,133207120,SystemVerilog,bitcoin,222,0,2018-05-28 05:40:12+00:00,['bitcoin'],None
596,https://github.com/MrCaiting/Lab-4.git,2018-02-06 00:02:53+00:00,ECE 385 Lab 4: 8-Bit Logic Processor & 16-Bit Adders,1,MrCaiting/Lab-4,120377961,SystemVerilog,Lab-4,14733,0,2018-02-22 05:59:57+00:00,[],None
597,https://github.com/kbbuch/UVM_Decode.git,2017-11-24 12:22:38+00:00,Verification of Decode Stage using UVM,0,kbbuch/UVM_Decode,111915536,SystemVerilog,UVM_Decode,45,0,2017-11-24 12:26:07+00:00,[],None
598,https://github.com/krame505/ableC-logic.git,2017-11-22 15:58:30+00:00,ableC-based extended C translator for programming ISAs with configurable logic elements,0,krame505/ableC-logic,111704656,SystemVerilog,ableC-logic,129,0,2017-11-22 15:59:16+00:00,[],None
599,https://github.com/NotZombieFood/VGAxKEYBOARD_FPGA.git,2017-11-29 01:34:05+00:00,System verilog project for VGA x Keyboard implementation,0,NotZombieFood/VGAxKEYBOARD_FPGA,112410750,SystemVerilog,VGAxKEYBOARD_FPGA,53501,0,2018-01-19 17:17:19+00:00,[],None
600,https://github.com/margosha280990/dariakorotkova.github.io.git,2017-12-11 22:27:17+00:00,first hosting,0,margosha280990/dariakorotkova.github.io,113915283,SystemVerilog,dariakorotkova.github.io,14920,0,2017-12-24 22:21:40+00:00,[],None
601,https://github.com/atangzwj/PureTrash-CPU.git,2017-12-16 00:47:37+00:00,,0,atangzwj/PureTrash-CPU,114422892,SystemVerilog,PureTrash-CPU,52,0,2017-12-17 01:59:57+00:00,[],None
602,https://github.com/chenjiec/testing_project.git,2017-12-08 16:36:33+00:00,for_testing,0,chenjiec/testing_project,113595423,SystemVerilog,testing_project,6100,0,2018-08-15 17:22:15+00:00,[],
603,https://github.com/hurenxu/system-Verilog-compiler-assembler.git,2017-12-11 21:15:46+00:00,,0,hurenxu/system-Verilog-compiler-assembler,113909322,SystemVerilog,system-Verilog-compiler-assembler,202,0,2017-12-21 19:10:02+00:00,[],None
604,https://github.com/nchow95/3DES_Accelerated_Optimized.git,2017-12-11 03:58:15+00:00,This is the design of an ASIC connected via APB bus which would accelerate 3DES.,0,nchow95/3DES_Accelerated_Optimized,113810131,SystemVerilog,3DES_Accelerated_Optimized,5161,0,2018-08-10 09:10:42+00:00,[],None
605,https://github.com/rht0111/aprx_FPU.git,2018-02-21 14:19:19+00:00,,0,rht0111/aprx_FPU,122345708,SystemVerilog,aprx_FPU,123,0,2018-02-22 10:35:42+00:00,[],None
606,https://github.com/salilkapur/verilog-scratch.git,2018-02-17 21:58:54+00:00,Repository of experimental verilog modules,0,salilkapur/verilog-scratch,121896071,SystemVerilog,verilog-scratch,204,0,2018-03-08 17:01:18+00:00,[],None
607,https://github.com/junbaih/pipeline-processor.git,2018-03-25 18:16:26+00:00,,0,junbaih/pipeline-processor,126726288,SystemVerilog,pipeline-processor,4398,0,2018-04-01 06:38:38+00:00,[],None
608,https://github.com/junbaih/single-cycle-processor.git,2018-03-25 18:03:26+00:00,,0,junbaih/single-cycle-processor,126725163,SystemVerilog,single-cycle-processor,197,0,2018-03-25 18:15:17+00:00,[],None
609,https://github.com/nightcat33/LC3B_CACHE.git,2018-03-09 04:13:39+00:00,,0,nightcat33/LC3B_CACHE,124486581,SystemVerilog,LC3B_CACHE,22926,0,2018-03-09 04:18:59+00:00,[],None
610,https://github.com/melt-umn/ableC-refcount-closure.git,2018-03-18 03:27:30+00:00,Lambda-closures with reference-counting memory management implemented as an ableC extension,0,melt-umn/ableC-refcount-closure,125689368,SystemVerilog,ableC-refcount-closure,59,0,2022-01-19 02:24:29+00:00,[],https://api.github.com/licenses/lgpl-3.0
611,https://github.com/jichunl/EE371.git,2018-04-05 22:24:44+00:00,,0,jichunl/EE371,128270874,SystemVerilog,EE371,10,0,2019-01-08 22:27:20+00:00,[],None
612,https://github.com/ignatiusab/lc3b.git,2018-03-10 07:33:30+00:00,Simulating LC3b computer architecture in SystemVerilog,0,ignatiusab/lc3b,124633327,SystemVerilog,lc3b,828,0,2018-03-10 07:36:34+00:00,[],None
613,https://github.com/smubarak/verification.git,2018-03-11 21:55:11+00:00,Hardware verification ,0,smubarak/verification,124803112,SystemVerilog,verification,13,0,2018-03-24 22:17:36+00:00,[],None
614,https://github.com/jde0503/ECE111-Projects.git,2018-03-26 16:56:21+00:00,,0,jde0503/ECE111-Projects,126860885,SystemVerilog,ECE111-Projects,943,0,2018-03-26 17:16:34+00:00,[],None
615,https://github.com/johannydls/LOAC.git,2018-06-13 14:36:29+00:00,Arquivos LOAC 2018.1,0,johannydls/LOAC,137228092,SystemVerilog,LOAC,9,0,2019-03-14 00:50:23+00:00,[],None
616,https://github.com/miketsivinsky/fpga_lib.git,2018-05-24 12:16:08+00:00,FPGA libs (source code IP cores),0,miketsivinsky/fpga_lib,134710882,SystemVerilog,fpga_lib,3,0,2018-06-18 04:53:15+00:00,[],None
617,https://github.com/ketruong/Adder-Multiplier.git,2018-05-23 23:16:29+00:00,,0,ketruong/Adder-Multiplier,134635327,SystemVerilog,Adder-Multiplier,171,0,2018-05-23 23:30:29+00:00,[],None
618,https://github.com/mhazizian/Computer-Architecture-CA-3.git,2018-04-24 09:54:57+00:00,,0,mhazizian/Computer-Architecture-CA-3,130833206,SystemVerilog,Computer-Architecture-CA-3,51,0,2018-05-17 13:59:59+00:00,[],None
619,https://github.com/BinaryLust/uvm_tb.git,2018-04-24 09:14:00+00:00,,0,BinaryLust/uvm_tb,130827840,SystemVerilog,uvm_tb,10,0,2018-04-24 09:14:11+00:00,[],None
620,https://github.com/aminarefzadeh/CA_Component.git,2018-05-16 15:16:25+00:00,good ref for ca component,0,aminarefzadeh/CA_Component,133685270,SystemVerilog,CA_Component,4,0,2018-05-16 15:37:55+00:00,[],None
621,https://github.com/tej-chavan/PDP8_simulator.git,2018-05-26 12:17:52+00:00,Addition of FP instructions to PDP8 ,0,tej-chavan/PDP8_simulator,134958726,SystemVerilog,PDP8_simulator,329,0,2018-12-28 21:49:12+00:00,[],None
622,https://github.com/aurelhoxha/StepMotorSystemVerilog.git,2018-04-09 15:47:50+00:00,Implementation of a Step Motor in System Verilog using Vivado,0,aurelhoxha/StepMotorSystemVerilog,128796167,SystemVerilog,StepMotorSystemVerilog,7,0,2019-07-12 07:48:20+00:00,[],None
623,https://github.com/tallerDisenoDigital/laboratorio4.git,2018-04-03 16:11:02+00:00,,0,tallerDisenoDigital/laboratorio4,127934715,SystemVerilog,laboratorio4,8,0,2018-04-11 17:05:30+00:00,[],None
624,https://github.com/filipeferibeiro/procAF.git,2018-08-07 01:21:25+00:00,Processador da disciplina de Projeto de Sistemas Digitais 2018.1. Alunos: Alberto da Silva e Filipe Fernandes.,0,filipeferibeiro/procAF,143801834,SystemVerilog,procAF,8,0,2018-08-07 01:35:44+00:00,[],None
625,https://github.com/aliaamohamedali/Uni_Stuff.git,2018-08-04 16:24:10+00:00,"Content and Resources, Tools and Assignments of some of Uni's Courses. ",0,aliaamohamedali/Uni_Stuff,143544656,SystemVerilog,Uni_Stuff,48269,0,2018-10-19 12:12:53+00:00,[],None
626,https://github.com/edjose2206/Codigo_SV.git,2018-08-16 17:46:06+00:00,Repository with SystemVerilog Code examples,0,edjose2206/Codigo_SV,145021222,SystemVerilog,Codigo_SV,6,0,2018-08-16 19:47:26+00:00,[],None
627,https://github.com/cetola/EyeLoveTrafficLights.git,2018-06-08 23:08:44+00:00,Playing with verilog in traffic,0,cetola/EyeLoveTrafficLights,136673751,SystemVerilog,EyeLoveTrafficLights,986,0,2021-03-29 02:23:11+00:00,[],None
628,https://github.com/sand96/Linear-Feedback-shift-register.git,2018-05-03 22:59:08+00:00,,0,sand96/Linear-Feedback-shift-register,132058038,SystemVerilog,Linear-Feedback-shift-register,3,0,2018-05-04 20:24:13+00:00,[],None
629,https://github.com/mfbsouza/MipsCPU.git,2018-05-04 17:59:24+00:00,Implementation of a mips-based processor architecture using SystemVerilog and VHDL,2,mfbsouza/MipsCPU,132172753,SystemVerilog,MipsCPU,1590,0,2021-01-18 19:58:35+00:00,"['microprocessor', 'mips', 'systemverilog', 'quartus-prime']",None
630,https://github.com/CarlosW/Examen_PWM.git,2018-05-09 02:54:17+00:00,Examen 2 diseño y verificación,0,CarlosW/Examen_PWM,132693302,SystemVerilog,Examen_PWM,18,0,2018-05-09 03:29:51+00:00,[],None
631,https://github.com/shubham9898/git_trial.git,2018-07-02 20:54:49+00:00,sample for tutorial,0,shubham9898/git_trial,139493859,SystemVerilog,git_trial,1,0,2018-07-02 21:02:27+00:00,[],None
632,https://github.com/ozgeergun/A-Simple-Microprocessor.git,2018-08-17 14:47:41+00:00,A simple single cycle microprocessor ,0,ozgeergun/A-Simple-Microprocessor,145132631,SystemVerilog,A-Simple-Microprocessor,5,0,2019-02-15 15:58:54+00:00,[],None
633,https://github.com/dexyland/UVMProject.git,2018-01-17 12:28:02+00:00,Projektni zadatak iz predmeta napredna verifikacija,0,dexyland/UVMProject,117833091,SystemVerilog,UVMProject,17455,0,2018-01-17 14:48:40+00:00,[],None
634,https://github.com/Nathees/UVM.git,2018-01-16 08:36:05+00:00,Higher Level Verification methodology for HDL,0,Nathees/UVM,117656554,SystemVerilog,UVM,12,0,2018-01-16 08:41:06+00:00,[],None
635,https://github.com/levush/A-Z80-CPU.git,2018-01-16 17:38:21+00:00,"fork of A-Z80 CPU core from opencores.org, found at bitbucket. I want is to add support for cliffords icecube tools (complete open source fpga flow!)",0,levush/A-Z80-CPU,117717842,SystemVerilog,A-Z80-CPU,34786,0,2018-01-16 17:40:32+00:00,[],https://api.github.com/licenses/gpl-2.0
636,https://github.com/lovvig/SVI_UPF_USE_ABUSE.git,2018-01-16 16:47:22+00:00,Code for experiments conducted for the 'SV Interface and UPF: Use and Abuse' paper.,0,lovvig/SVI_UPF_USE_ABUSE,117711963,SystemVerilog,SVI_UPF_USE_ABUSE,40,0,2018-01-16 16:48:37+00:00,[],None
637,https://github.com/EquipoVeri/BlinkingMachine.git,2018-02-10 20:28:39+00:00,,0,EquipoVeri/BlinkingMachine,121051522,SystemVerilog,BlinkingMachine,7,0,2018-02-10 20:30:41+00:00,[],None
638,https://github.com/rht0111/FPU_single_precision.git,2018-02-12 10:53:14+00:00,,0,rht0111/FPU_single_precision,121235274,SystemVerilog,FPU_single_precision,118,0,2018-02-12 10:59:45+00:00,[],None
639,https://github.com/prateekmohan1/seqMult.git,2018-03-25 01:32:23+00:00,,0,prateekmohan1/seqMult,126654896,SystemVerilog,seqMult,7,0,2018-03-25 01:33:23+00:00,[],None
640,https://github.com/BasRizk/Tic-Tac-Toe-On-FPGA.git,2018-03-09 21:17:28+00:00,A Tic-Tac-Toe with multiple level levels and flashing lights implementation using Hardware Definition Language (Verilog) and DE10-Lite Altera Max 10 FPGA.,1,BasRizk/Tic-Tac-Toe-On-FPGA,124594246,SystemVerilog,Tic-Tac-Toe-On-FPGA,7060,0,2018-11-23 19:10:26+00:00,"['fpga', 'altera', 'verilog', 'verilog-hdl', 'tic-tac-toe', 'hardware', 'hardware-description-language']",None
641,https://github.com/leonyoliveir/lab_arquitetura.git,2018-03-17 01:12:14+00:00,Repositório utilizado para armazenar os projetos feitos na disciplina de Laboratório de Arquitetura de Computadores 2017.2.,0,leonyoliveir/lab_arquitetura,125585770,SystemVerilog,lab_arquitetura,25,0,2018-05-15 20:05:23+00:00,[],None
642,https://github.com/cav04/project_sat.git,2018-02-23 07:51:43+00:00,Master's Thesis,0,cav04/project_sat,122589873,SystemVerilog,project_sat,2555,0,2018-03-13 05:34:33+00:00,[],None
643,https://github.com/umanggarg96/FPGAwork_test.git,2018-02-26 22:28:32+00:00,,0,umanggarg96/FPGAwork_test,123039229,SystemVerilog,FPGAwork_test,6,0,2018-02-26 22:33:26+00:00,[],None
644,https://github.com/LogicAnalyzer/analyzer.git,2018-06-20 03:11:38+00:00,,0,LogicAnalyzer/analyzer,137973895,SystemVerilog,analyzer,7049,0,2018-12-06 01:31:56+00:00,[],https://api.github.com/licenses/gpl-2.0
645,https://github.com/filcaval1234/ProcessadorDidatico.git,2018-06-20 15:09:02+00:00,,0,filcaval1234/ProcessadorDidatico,138049350,SystemVerilog,ProcessadorDidatico,775,0,2018-06-27 13:50:22+00:00,[],None
646,https://github.com/sixtop/sap.git,2018-05-25 19:46:26+00:00,Simple-As-Possible computer,0,sixtop/sap,134898277,SystemVerilog,sap,17476,0,2018-07-20 17:33:39+00:00,[],None
647,https://github.com/ZoranBi/ECE474.git,2018-06-01 22:26:17+00:00,verilog ,0,ZoranBi/ECE474,135768490,SystemVerilog,ECE474,1416,0,2019-05-21 07:01:03+00:00,[],None
648,https://github.com/skyking94/HardwareAcceleration-MatrixMultiplication.git,2018-03-20 03:36:16+00:00,Hardware Multiplication on FPGA for Matrix Multiplication,1,skyking94/HardwareAcceleration-MatrixMultiplication,125956248,SystemVerilog,HardwareAcceleration-MatrixMultiplication,17,0,2018-03-20 03:39:04+00:00,[],None
649,https://github.com/EquipoVeri/MxV_Practica3.git,2018-04-21 22:35:19+00:00,,0,EquipoVeri/MxV_Practica3,130516988,SystemVerilog,MxV_Practica3,62,0,2018-05-04 08:31:19+00:00,[],None
650,https://github.com/Hassan-Elseoudy/MIPS-SingleCycle.git,2018-04-21 17:49:30+00:00,Implementation of MIPS Single Cycle (using SystemVerilog),0,Hassan-Elseoudy/MIPS-SingleCycle,130498319,SystemVerilog,MIPS-SingleCycle,415,0,2018-04-22 16:51:42+00:00,[],None
651,https://github.com/Dimitrov2005/BIST_Implementation.git,2018-04-27 16:13:55+00:00,,0,Dimitrov2005/BIST_Implementation,131319134,SystemVerilog,BIST_Implementation,51,0,2018-05-03 14:16:01+00:00,[],None
652,https://github.com/liyichen7887/CSE141L-CPU-Desgin.git,2018-04-18 12:09:54+00:00,,0,liyichen7887/CSE141L-CPU-Desgin,130056550,SystemVerilog,CSE141L-CPU-Desgin,32,0,2018-04-18 12:21:24+00:00,[],None
653,https://github.com/clansh99/my_first_git_test.git,2018-04-08 14:22:39+00:00,test for using github,0,clansh99/my_first_git_test,128649025,SystemVerilog,my_first_git_test,1,0,2018-04-08 14:24:29+00:00,[],None
654,https://github.com/donaldsa18/EE435Project4.1.git,2018-04-11 19:26:01+00:00,,0,donaldsa18/EE435Project4.1,129143511,SystemVerilog,EE435Project4.1,0,0,2018-04-11 19:26:34+00:00,[],None
655,https://github.com/jimherd/motion_1.git,2018-08-08 11:00:59+00:00,,1,jimherd/motion_1,144001268,SystemVerilog,motion_1,463,0,2020-08-28 22:41:07+00:00,[],
656,https://github.com/kmagor/template_uvm_learning.git,2018-07-09 09:32:14+00:00,This is a simple DUT and for that a uvm testbench.,0,kmagor/template_uvm_learning,140263332,SystemVerilog,template_uvm_learning,41,0,2018-07-31 13:45:37+00:00,[],None
657,https://github.com/muzicarski/HDL.git,2018-07-09 22:15:51+00:00,"Design sources (VHDL, Systemverilog)",0,muzicarski/HDL,140347837,SystemVerilog,HDL,19,0,2018-10-26 22:19:59+00:00,[],None
658,https://github.com/BinaryLust/uvm_test.git,2018-04-24 09:16:31+00:00,,0,BinaryLust/uvm_test,130828177,SystemVerilog,uvm_test,4,0,2018-04-24 09:16:42+00:00,[],None
659,https://github.com/nguyenbuiUCSD/Stack_processor.git,2018-05-18 03:23:32+00:00,,0,nguyenbuiUCSD/Stack_processor,133897698,SystemVerilog,Stack_processor,449,0,2018-06-14 12:08:06+00:00,[],None
660,https://github.com/Wauro21/vivado.git,2018-05-07 22:49:08+00:00,,0,Wauro21/vivado,132524474,SystemVerilog,vivado,45,0,2018-08-28 16:12:56+00:00,[],None
661,https://github.com/pulp-platform/udma_jtag_fifo.git,2018-05-02 15:33:44+00:00,,0,pulp-platform/udma_jtag_fifo,131871286,SystemVerilog,udma_jtag_fifo,11,0,2019-10-03 14:07:22+00:00,[],None
662,https://github.com/l5h6y7lhy/ECE-385-Final-Project.git,2018-07-14 04:46:21+00:00,"We design a Pacman game in FPGA. In addition to hardware-software interfaces, we also include the AI for ghost motions.",1,l5h6y7lhy/ECE-385-Final-Project,140916571,SystemVerilog,ECE-385-Final-Project,1680,0,2022-01-02 20:44:24+00:00,"['fpga', 'video-game', 'computer-graphics']",None
663,https://github.com/mhrice/ECE111Bitcoin.git,2018-06-10 09:56:06+00:00,,0,mhrice/ECE111Bitcoin,136797299,SystemVerilog,ECE111Bitcoin,18,0,2018-06-10 10:02:18+00:00,[],None
664,https://github.com/r-chance/ece111.git,2018-08-07 18:01:23+00:00,,0,r-chance/ece111,143909393,SystemVerilog,ece111,4,0,2018-08-07 18:14:48+00:00,[],None
665,https://github.com/renahn/Trabalho_de_arquitetura.git,2017-11-30 17:25:59+00:00,"Trabalho para estender as instruções do ARM para usar CMP, TST, LSL ",0,renahn/Trabalho_de_arquitetura,112640081,SystemVerilog,Trabalho_de_arquitetura,695,0,2017-11-30 18:25:54+00:00,[],None
666,https://github.com/plebsX/fpadder.git,2017-12-01 16:36:11+00:00,,0,plebsX/fpadder,112762513,SystemVerilog,fpadder,233,0,2017-12-01 16:44:10+00:00,[],None
667,https://github.com/CharlieLou/startup.git,2017-12-06 12:04:47+00:00,I'm trying on it.,0,CharlieLou/startup,113311229,SystemVerilog,startup,11,0,2018-01-20 07:20:05+00:00,[],None
668,https://github.com/pengwubj/sva_tutorial.git,2018-01-11 07:04:07+00:00,,0,pengwubj/sva_tutorial,117063357,SystemVerilog,sva_tutorial,2,0,2018-01-11 07:15:24+00:00,[],None
669,https://github.com/Znigneering/2121Project.git,2018-03-15 12:04:05+00:00,Verilog src implement,1,Znigneering/2121Project,125361254,SystemVerilog,2121Project,28,0,2018-04-18 01:20:35+00:00,[],None
670,https://github.com/Vikra/youtube.git,2018-03-23 07:03:01+00:00,Examples shown in YouTube channel,0,Vikra/youtube,126446036,SystemVerilog,youtube,8,0,2018-04-22 20:33:01+00:00,[],None
671,https://github.com/Lucas-CardosoO/HardwareProject_MIPS.git,2018-04-12 22:02:07+00:00,,0,Lucas-CardosoO/HardwareProject_MIPS,129315815,SystemVerilog,HardwareProject_MIPS,339980,0,2018-05-05 16:21:20+00:00,[],None
672,https://github.com/donaldsa18/BMicroprocessor.git,2018-04-16 17:09:51+00:00,,0,donaldsa18/BMicroprocessor,129778651,SystemVerilog,BMicroprocessor,2610,0,2018-05-02 21:33:31+00:00,[],None
673,https://github.com/wa9035148/systemverilog.git,2018-03-02 07:43:54+00:00,Systemverilog Learning Note,0,wa9035148/systemverilog,123547296,SystemVerilog,systemverilog,113,0,2019-02-06 09:24:32+00:00,[],None
674,https://github.com/jerry990/BiNoC.git,2018-03-09 03:59:25+00:00,,0,jerry990/BiNoC,124485472,SystemVerilog,BiNoC,24,0,2018-03-09 04:03:05+00:00,[],None
675,https://github.com/melt-umn/ableJ14.git,2018-03-08 22:08:33+00:00,,0,melt-umn/ableJ14,124453991,SystemVerilog,ableJ14,211,0,2022-01-19 02:15:52+00:00,[],None
676,https://github.com/adelmeleka/MIPS-Single-Cycle.git,2018-04-27 22:41:54+00:00,MIPS Single Cycle representation in System Verilog,0,adelmeleka/MIPS-Single-Cycle,131351111,SystemVerilog,MIPS-Single-Cycle,41,0,2021-04-01 04:55:57+00:00,[],None
677,https://github.com/Tovaral/ECE-272-Section-4.git,2018-05-05 05:31:26+00:00,,0,Tovaral/ECE-272-Section-4,132217995,SystemVerilog,ECE-272-Section-4,7,0,2018-05-07 21:04:22+00:00,[],None
678,https://github.com/harsharamanna/hardware_sat_solver.git,2018-02-25 20:22:25+00:00,,1,harsharamanna/hardware_sat_solver,122873180,SystemVerilog,hardware_sat_solver,173,0,2018-04-27 23:08:57+00:00,[],None
679,https://github.com/bartuatabek/Bilkent_CS223_Project.git,2018-04-09 20:51:10+00:00,Project assigned in the CS223 - Digital Design course at Bilkent University. (2017-2018),0,bartuatabek/Bilkent_CS223_Project,128832231,SystemVerilog,Bilkent_CS223_Project,16,0,2023-01-28 09:38:18+00:00,"['verilog', 'digital-design', 'cs223', 'homework-assignments', 'systemverilog']",None
680,https://github.com/aurelhoxha/TwoPlayerPongGameSystemVerilog.git,2018-04-09 16:34:07+00:00,The idea about this project is to create a virtual table tennis game in a 8x8 Led Matrix in System Verilog. ,0,aurelhoxha/TwoPlayerPongGameSystemVerilog,128802790,SystemVerilog,TwoPlayerPongGameSystemVerilog,449,0,2018-04-09 16:39:47+00:00,[],None
681,https://github.com/bruceb8/TXDriver.git,2018-05-23 22:23:17+00:00,Driver for the UART,0,bruceb8/TXDriver,134631601,SystemVerilog,TXDriver,2,0,2018-05-23 22:23:24+00:00,[],None
682,https://github.com/claude-betz/VADER-.git,2018-05-25 15:20:06+00:00,Versitile Accelarated Digital Encryption Recovery,0,claude-betz/VADER-,134872999,SystemVerilog,VADER-,179,0,2018-05-26 10:06:22+00:00,[],None
683,https://github.com/ericoRF/monitordepotencia.git,2018-05-23 13:31:38+00:00,,0,ericoRF/monitordepotencia,134574175,SystemVerilog,monitordepotencia,3,0,2018-08-01 21:24:20+00:00,[],None
684,https://github.com/aslupin/logic-circuit-cpe31.git,2018-08-17 17:07:36+00:00,01204224 Logic Circuit Laboratory,0,aslupin/logic-circuit-cpe31,145146782,SystemVerilog,logic-circuit-cpe31,1874,0,2018-12-10 14:32:15+00:00,"['logisim', 'logic-circuit', 'cpe31', 'learning-labs']",None
685,https://github.com/WendongZhang1995/FineGrain.git,2018-07-19 04:18:03+00:00,,0,WendongZhang1995/FineGrain,141523766,SystemVerilog,FineGrain,27,0,2018-07-19 08:33:38+00:00,[],None
686,https://github.com/BasRizk/MIPS_Processor.git,2018-04-17 20:00:16+00:00,"A simulation of a MIPS Processor, implemented for a project in CSEN-602 (Computer Systems Architecture) course in the German University In Cairo.",0,BasRizk/MIPS_Processor,129958122,SystemVerilog,MIPS_Processor,102,0,2018-06-23 10:45:39+00:00,[],None
687,https://github.com/ghanashyamprabhu/vlsi.git,2018-08-12 06:51:20+00:00,Repository with solutions for digital design challenges,0,ghanashyamprabhu/vlsi,144444696,SystemVerilog,vlsi,349,0,2018-08-19 07:15:24+00:00,[],None
688,https://github.com/ahmtakf/TheTankMaze.git,2018-08-16 07:45:59+00:00,Two player game on the same monitor controlled by pushbuttons written in SystemVerilog,0,ahmtakf/TheTankMaze,144954731,SystemVerilog,TheTankMaze,6709,0,2018-08-16 07:51:48+00:00,"['systemverilog', 'verilog', 'vga', 'basys3']",None
