Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Thu Jun  4 18:21:49 2020
| Host              : DESKTOP-JLICD6R running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30990 register/latch pins with no clock driven by root clock pin: clk_rf_2x_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 88640 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 106 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.640        0.000                      0                 9665        0.002        0.000                      0                 9649        0.500        0.000                       0                  5114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_in1_p                                                                                            {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz                                                                                   {0.000 8.138}        16.276          61.441          
  clk_out2_clk_wiz                                                                                   {0.000 4.069}        8.138           122.882         
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
syspll_0/inst/clk_in1                                                                                {0.000 19.231}       38.462          26.000          
  clk_out1_syspll                                                                                    {0.000 4.069}        8.138           122.885         
  clk_out2_syspll                                                                                    {0.000 65.101}       130.203         7.680           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                                                                                                              0.500        0.000                       0                     1  
  clk_out1_clk_wiz                                                                                        11.788        0.000                      0                 7167        0.002        0.000                      0                 7167        7.596        0.000                       0                  4044  
  clk_out2_clk_wiz                                                                                         6.443        0.000                      0                   72        0.033        0.000                      0                   72        3.794        0.000                       0                    45  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.447        0.000                      0                 1055        0.019        0.000                      0                 1055       24.468        0.000                       0                   495  
syspll_0/inst/clk_in1                                                                                                                                                                                                                                  9.615        0.000                       0                     1  
  clk_out1_syspll                                                                                          6.155        0.000                      0                   41        0.039        0.000                      0                   41        3.794        0.000                       0                    39  
  clk_out2_syspll                                                                                        125.993        0.000                      0                 1061        0.018        0.000                      0                 1061       64.559        0.000                       0                   489  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz                                                                                     clk_out1_clk_wiz                                                                                           6.066        0.000                      0                   17        0.095        0.000                      0                   17  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz                                                                                          49.565        0.000                      0                    8                                                                        
clk_out1_clk_wiz                                                                                     clk_out2_clk_wiz                                                                                           6.510        0.000                      0                    1        0.125        0.000                      0                    1  
clk_out1_clk_wiz                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.849        0.000                      0                    8                                                                        
clk_out1_clk_wiz                                                                                     clk_out1_syspll                                                                                            3.640        0.000                      0                   26        1.104        0.000                      0                   26  
clk_out1_clk_wiz                                                                                     clk_out2_syspll                                                                                           13.454        0.000                      0                    1        0.174        0.000                      0                    1  
clk_out2_clk_wiz                                                                                     clk_out2_syspll                                                                                            5.194        0.000                      0                    6        0.178        0.000                      0                    6  
clk_out1_syspll                                                                                      clk_out2_syspll                                                                                            5.326        0.000                      0                   28        0.044        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz                                                                                     clk_out1_clk_wiz                                                                                          15.156        0.000                      0                   97        0.129        0.000                      0                   97  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.214        0.000                      0                  100        0.124        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.337ns (7.855%)  route 3.953ns (92.145%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 20.078 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.157ns (routing 1.327ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.221     7.193    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X80Y311        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.228 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=12, routed)          0.568     7.796    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.157    20.078    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism             -0.334    19.744    
                         clock uncertainty           -0.086    19.659    
    SLICE_X82Y308        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    19.585    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                         19.585    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 11.788    

Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.337ns (7.855%)  route 3.953ns (92.145%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 20.078 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.157ns (routing 1.327ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.221     7.193    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X80Y311        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.228 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=12, routed)          0.568     7.796    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.157    20.078    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]/C
                         clock pessimism             -0.334    19.744    
                         clock uncertainty           -0.086    19.659    
    SLICE_X82Y308        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    19.585    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[13]
  -------------------------------------------------------------------
                         required time                         19.585    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 11.788    

Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.337ns (7.855%)  route 3.953ns (92.145%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 20.078 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.157ns (routing 1.327ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.221     7.193    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X80Y311        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.228 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=12, routed)          0.568     7.796    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.157    20.078    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism             -0.334    19.744    
                         clock uncertainty           -0.086    19.659    
    SLICE_X82Y308        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    19.585    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                         19.585    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 11.788    

Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 0.337ns (7.855%)  route 3.953ns (92.145%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.803ns = ( 20.078 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.157ns (routing 1.327ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.221     7.193    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X80Y311        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.228 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=12, routed)          0.568     7.796    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.157    20.078    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X82Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism             -0.334    19.744    
                         clock uncertainty           -0.086    19.659    
    SLICE_X82Y308        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    19.585    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         19.585    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                 11.788    

Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.337ns (8.066%)  route 3.841ns (91.934%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 20.060 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.327ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.221     7.193    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X80Y311        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.228 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=12, routed)          0.456     7.684    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X81Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.139    20.060    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X81Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism             -0.385    19.676    
                         clock uncertainty           -0.086    19.590    
    SLICE_X81Y308        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    19.516    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 11.831    

Slack (MET) :             11.831ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.337ns (8.066%)  route 3.841ns (91.934%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns = ( 20.060 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.139ns (routing 1.327ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.221     7.193    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X80Y311        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     7.228 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=12, routed)          0.456     7.684    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X81Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.139    20.060    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X81Y308        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]/C
                         clock pessimism             -0.385    19.676    
                         clock uncertainty           -0.086    19.590    
    SLICE_X81Y308        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    19.516    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[15]
  -------------------------------------------------------------------
                         required time                         19.516    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                 11.831    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.401ns (9.824%)  route 3.681ns (90.176%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 19.997 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.327ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.233     7.205    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X75Y308        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     7.304 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_4/O
                         net (fo=13, routed)          0.284     7.588    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.076    19.997    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]/C
                         clock pessimism             -0.389    19.608    
                         clock uncertainty           -0.086    19.523    
    SLICE_X76Y306        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    19.449    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[10]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.860    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.401ns (9.824%)  route 3.681ns (90.176%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 19.997 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.327ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.233     7.205    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X75Y308        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     7.304 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_4/O
                         net (fo=13, routed)          0.284     7.588    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.076    19.997    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]/C
                         clock pessimism             -0.389    19.608    
                         clock uncertainty           -0.086    19.523    
    SLICE_X76Y306        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    19.449    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[6]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.860    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.401ns (9.824%)  route 3.681ns (90.176%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 19.997 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.327ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.233     7.205    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X75Y308        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     7.304 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_4/O
                         net (fo=13, routed)          0.284     7.588    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.076    19.997    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]/C
                         clock pessimism             -0.389    19.608    
                         clock uncertainty           -0.086    19.523    
    SLICE_X76Y306        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    19.449    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[8]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.860    

Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.401ns (9.824%)  route 3.681ns (90.176%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 19.997 - 16.276 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.460ns, distribution 0.965ns)
  Clock Net Delay (Destination): 2.076ns (routing 1.327ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.425     3.506    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y319        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.585 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[3]/Q
                         net (fo=181, routed)         2.678     6.263    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/s_daddr_o[3]
    SLICE_X83Y310        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     6.386 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3__2/O
                         net (fo=2, routed)           0.486     6.872    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85_n_2
    SLICE_X77Y309        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     6.972 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4/O
                         net (fo=10, routed)          0.233     7.205    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[3]_i_4_n_0
    SLICE_X75Y308        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     7.304 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_4/O
                         net (fo=13, routed)          0.284     7.588    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.076    19.997    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X76Y306        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/C
                         clock pessimism             -0.389    19.608    
                         clock uncertainty           -0.086    19.523    
    SLICE_X76Y306        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    19.449    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.080ns (35.088%)  route 0.148ns (64.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.497ns
    Source Clock Delay      (SCD):    3.721ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.075ns (routing 1.327ns, distribution 0.748ns)
  Clock Net Delay (Destination): 2.416ns (routing 1.460ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.075     3.721    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X76Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y305        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.779 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[13]/Q
                         net (fo=1, routed)           0.118     3.897    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg_n_0_[13]
    SLICE_X77Y309        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.022     3.919 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/slaveRegDo_mux_3[13]_i_1/O
                         net (fo=1, routed)           0.030     3.949    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb_n_4
    SLICE_X77Y309        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.416     3.497    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_1
    SLICE_X77Y309        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]/C
                         clock pessimism              0.389     3.887    
    SLICE_X77Y309        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.947    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           3.949    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.081ns (46.023%)  route 0.095ns (53.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      2.071ns (routing 1.327ns, distribution 0.744ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.460ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.071     3.717    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_dclk_o
    SLICE_X63Y313        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y313        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.776 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[6]/Q
                         net (fo=1, routed)           0.060     3.836    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg_n_0_[6]
    SLICE_X64Y313        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     3.858 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow[5]_i_1__6/O
                         net (fo=1, routed)           0.035     3.893    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow[5]
    SLICE_X64Y313        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.356     3.437    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/s_dclk_o
    SLICE_X64Y313        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.392     3.829    
    SLICE_X64Y313        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.889    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    3.785ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.139ns (routing 1.327ns, distribution 0.812ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.460ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.139     3.785    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X78Y310        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y310        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.844 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.112     3.956    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_do_o[6]
    SLICE_X79Y311        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.417     3.498    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_dclk_o
    SLICE_X79Y311        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]/C
                         clock pessimism              0.385     3.883    
    SLICE_X79Y311        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.945    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.945    
                         arrival time                           3.956    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.094ns (53.409%)  route 0.082ns (46.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.758ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      2.112ns (routing 1.327ns, distribution 0.785ns)
  Clock Net Delay (Destination): 2.397ns (routing 1.460ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.112     3.758    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_o
    SLICE_X80Y324        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y324        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.817 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.059     3.876    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg_n_0_[10]
    SLICE_X78Y324        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     3.911 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow[9]_i_1__21/O
                         net (fo=1, routed)           0.023     3.934    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow[9]
    SLICE_X78Y324        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.397     3.478    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_o
    SLICE_X78Y324        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[9]/C
                         clock pessimism              0.385     3.863    
    SLICE_X78Y324        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.923    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.923    
                         arrival time                           3.934    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.082ns (45.304%)  route 0.099ns (54.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      2.074ns (routing 1.327ns, distribution 0.747ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.460ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.074     3.720    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_o
    SLICE_X65Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y305        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.779 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.075     3.854    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state[3]
    SLICE_X63Y305        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     3.877 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[11]_i_1__39/O
                         net (fo=1, routed)           0.024     3.901    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[11]
    SLICE_X63Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.356     3.437    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_o
    SLICE_X63Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[11]/C
                         clock pessimism              0.392     3.829    
    SLICE_X63Y305        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.889    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      2.067ns (routing 1.327ns, distribution 0.740ns)
  Clock Net Delay (Destination): 2.340ns (routing 1.460ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.067     3.713    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_dclk_o
    SLICE_X69Y311        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y311        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.771 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.070     3.841    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/current_state[2]
    SLICE_X71Y311        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     3.863 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[15]_i_1__30/O
                         net (fo=1, routed)           0.022     3.885    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow[15]_i_1__30_n_0
    SLICE_X71Y311        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.340     3.421    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/s_dclk_o
    SLICE_X71Y311        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]/C
                         clock pessimism              0.392     3.813    
    SLICE_X71Y311        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.873    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/shadow_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.058ns (38.158%)  route 0.094ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Net Delay (Source):      2.053ns (routing 1.327ns, distribution 0.726ns)
  Clock Net Delay (Destination): 2.302ns (routing 1.460ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.053     3.699    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X72Y328        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y328        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.757 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[13]/Q
                         net (fo=2, routed)           0.094     3.851    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_do_o[13]
    SLICE_X72Y330        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.302     3.383    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/s_dclk_o
    SLICE_X72Y330        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[12]/C
                         clock pessimism              0.391     3.775    
    SLICE_X72Y330        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.837    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/parallel_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.837    
                         arrival time                           3.851    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.080ns (47.337%)  route 0.089ns (52.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.440ns
    Source Clock Delay      (SCD):    3.735ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      2.089ns (routing 1.327ns, distribution 0.762ns)
  Clock Net Delay (Destination): 2.359ns (routing 1.460ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.089     3.735    fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/out[0]
    SLICE_X82Y281        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y281        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.793 r  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=27, routed)          0.069     3.862    fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X81Y281        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.022     3.884 r  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/input_data[9]_i_1/O
                         net (fo=1, routed)           0.020     3.904    fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/D[9]
    SLICE_X81Y281        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.359     3.440    fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/out[0]
    SLICE_X81Y281        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]/C
                         clock pessimism              0.389     3.829    
    SLICE_X81Y281        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.889    fpga_rx_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.080ns (44.944%)  route 0.098ns (55.056%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      2.055ns (routing 1.327ns, distribution 0.728ns)
  Clock Net Delay (Destination): 2.331ns (routing 1.460ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.055     3.701    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X76Y329        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y329        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.759 f  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state_reg[3]/Q
                         net (fo=22, routed)          0.076     3.835    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/current_state[3]
    SLICE_X75Y328        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     3.857 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[1]_i_1__24/O
                         net (fo=1, routed)           0.022     3.879    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow[1]
    SLICE_X75Y328        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.331     3.412    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/s_dclk_o
    SLICE_X75Y328        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.392     3.804    
    SLICE_X75Y328        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.864    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.864    
                         arrival time                           3.879    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.094ns (50.811%)  route 0.091ns (49.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.437ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    -0.392ns
  Clock Net Delay (Source):      2.074ns (routing 1.327ns, distribution 0.747ns)
  Clock Net Delay (Destination): 2.356ns (routing 1.460ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.408 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.622    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.646 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.074     3.720    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_o
    SLICE_X65Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y305        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.779 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.069     3.848    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/current_state[1]
    SLICE_X63Y305        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     3.883 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[12]_i_1__39/O
                         net (fo=1, routed)           0.022     3.905    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[12]
    SLICE_X63Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.356     3.437    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_o
    SLICE_X63Y305        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.392     3.829    
    SLICE_X63Y305        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.889    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.276
Sources:            { clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X10Y57  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X11Y52  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X10Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X10Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X11Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X11Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X10Y58  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         16.276      14.707     RAMB36_X10Y59  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y57  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y56  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y52  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y57  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y52  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y56  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y56  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y55  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         8.138       7.596      RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_on_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.238ns (14.574%)  route 1.395ns (85.426%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 11.774 - 8.138 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.226ns (routing 1.356ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.985ns (routing 1.232ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.226     3.313    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.394 r  afcdac_if_0/afcdac_on_reg/Q
                         net (fo=2, routed)           1.380     4.774    afcdac_if_0/afcdac_on
    SLICE_X84Y311        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     4.931 r  afcdac_if_0/afcdac_on_i_1/O
                         net (fo=1, routed)           0.015     4.946    afcdac_if_0/afcdac_on_i_1_n_0
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.985    11.774    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
                         clock pessimism             -0.331    11.443    
                         clock uncertainty           -0.079    11.364    
    SLICE_X84Y311        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.389    afcdac_if_0/afcdac_on_reg
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.610ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_16b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.079ns (5.392%)  route 1.386ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 11.774 - 8.138 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 1.356ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.985ns (routing 1.232ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.229     3.316    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.395 r  afcdac_if_0/afcdac_16b_reg[1]/Q
                         net (fo=3, routed)           1.386     4.781    afcdac_if_0/data14
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.985    11.774    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[2]/C
                         clock pessimism             -0.329    11.445    
                         clock uncertainty           -0.079    11.366    
    SLICE_X84Y314        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.025    11.391    afcdac_if_0/afcdac_16b_reg[2]
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  6.610    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.174ns (13.965%)  route 1.072ns (86.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.752     4.104    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.201 r  fpga_tx_0/rpi_cnt[4]_i_1/O
                         net (fo=5, routed)           0.320     4.521    fpga_tx_0/rpi_cnt[4]_i_1_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[0]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    11.190    fpga_tx_0/rpi_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.174ns (13.965%)  route 1.072ns (86.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.752     4.104    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.201 r  fpga_tx_0/rpi_cnt[4]_i_1/O
                         net (fo=5, routed)           0.320     4.521    fpga_tx_0/rpi_cnt[4]_i_1_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[1]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    11.190    fpga_tx_0/rpi_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.174ns (13.965%)  route 1.072ns (86.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.752     4.104    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.201 r  fpga_tx_0/rpi_cnt[4]_i_1/O
                         net (fo=5, routed)           0.320     4.521    fpga_tx_0/rpi_cnt[4]_i_1_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[2]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    11.190    fpga_tx_0/rpi_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.174ns (13.965%)  route 1.072ns (86.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.752     4.104    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.201 r  fpga_tx_0/rpi_cnt[4]_i_1/O
                         net (fo=5, routed)           0.320     4.521    fpga_tx_0/rpi_cnt[4]_i_1_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[3]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    11.190    fpga_tx_0/rpi_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.174ns (13.965%)  route 1.072ns (86.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.752     4.104    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     4.201 r  fpga_tx_0/rpi_cnt[4]_i_1/O
                         net (fo=5, routed)           0.320     4.521    fpga_tx_0/rpi_cnt[4]_i_1_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[4]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    11.190    fpga_tx_0/rpi_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.176ns (14.046%)  route 1.077ns (85.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.753     4.105    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.204 r  fpga_tx_0/rpi_cnt[4]_i_2/O
                         net (fo=5, routed)           0.324     4.528    fpga_tx_0/rpi_cnt[4]_i_2_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[0]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    11.205    fpga_tx_0/rpi_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.176ns (14.058%)  route 1.076ns (85.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.753     4.105    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.204 r  fpga_tx_0/rpi_cnt[4]_i_2/O
                         net (fo=5, routed)           0.323     4.527    fpga_tx_0/rpi_cnt[4]_i_2_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[1]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.204    fpga_tx_0/rpi_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.204    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.176ns (14.046%)  route 1.077ns (85.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.611ns = ( 11.748 - 8.138 ) 
    Source Clock Delay      (SCD):    3.275ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.959ns (routing 1.232ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.059    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188     3.275    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.352 f  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.753     4.105    fpga_tx_0/SPI_CS_OBUF
    SLICE_X95Y273        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.204 r  fpga_tx_0/rpi_cnt[4]_i_2/O
                         net (fo=5, routed)           0.324     4.528    fpga_tx_0/rpi_cnt[4]_i_2_n_0
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.959    11.748    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[2]/C
                         clock pessimism             -0.405    11.344    
                         clock uncertainty           -0.079    11.264    
    SLICE_X94Y273        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.205    fpga_tx_0/rpi_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  6.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_16b_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.222ns (routing 0.742ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.831ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.222     2.110    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y313        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.149 r  afcdac_if_0/afcdac_16b_reg[9]/Q
                         net (fo=3, routed)           0.046     2.195    afcdac_if_0/data6
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.385     1.905    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[10]/C
                         clock pessimism              0.210     2.116    
    SLICE_X83Y313        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.162    afcdac_if_0/afcdac_16b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_16b_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      1.230ns (routing 0.742ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.831ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.230     2.118    afcdac_if_0/clk_122
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.157 r  afcdac_if_0/afcdac_16b_reg[13]/Q
                         net (fo=3, routed)           0.068     2.225    afcdac_if_0/data2
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.398     1.918    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[14]/C
                         clock pessimism              0.223     2.142    
    SLICE_X85Y313        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.189    afcdac_if_0/afcdac_16b_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_tx_0/rpi_rw_24b_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_rw_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      1.215ns (routing 0.742ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.831ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.215     2.103    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDCE                                         r  fpga_tx_0/rpi_rw_24b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y273        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.142 r  fpga_tx_0/rpi_rw_24b_reg/Q
                         net (fo=2, routed)           0.025     2.167    fpga_tx_0/rpi_rw_24b
    SLICE_X94Y273        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.181 r  fpga_tx_0/rpi_rw_i_1/O
                         net (fo=1, routed)           0.016     2.197    fpga_tx_0/rpi_rw_i_1_n_0
    SLICE_X94Y273        FDCE                                         r  fpga_tx_0/rpi_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.375     1.895    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDCE                                         r  fpga_tx_0/rpi_rw_reg/C
                         clock pessimism              0.213     2.109    
    SLICE_X94Y273        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.155    fpga_tx_0/rpi_rw_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fpga_tx_0/rpi_rw_24b_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_rw_24b_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      1.215ns (routing 0.742ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.375ns (routing 0.831ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.215     2.103    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDCE                                         r  fpga_tx_0/rpi_rw_24b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y273        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.142 r  fpga_tx_0/rpi_rw_24b_reg/Q
                         net (fo=2, routed)           0.025     2.167    fpga_tx_0/rpi_rw_24b
    SLICE_X94Y273        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     2.182 r  fpga_tx_0/rpi_rw_24b_i_1/O
                         net (fo=1, routed)           0.017     2.199    fpga_tx_0/rpi_rw_24b_i_1_n_0
    SLICE_X94Y273        FDCE                                         r  fpga_tx_0/rpi_rw_24b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.375     1.895    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDCE                                         r  fpga_tx_0/rpi_rw_24b_reg/C
                         clock pessimism              0.213     2.109    
    SLICE_X94Y273        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     2.155    fpga_tx_0/rpi_rw_24b_reg
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_16b_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.223ns
  Clock Net Delay (Source):      1.235ns (routing 0.742ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.831ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.235     2.123    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y313        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.162 r  afcdac_if_0/afcdac_16b_reg[12]/Q
                         net (fo=3, routed)           0.073     2.235    afcdac_if_0/data3
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.393     1.913    afcdac_if_0/clk_122
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[13]/C
                         clock pessimism              0.223     2.137    
    SLICE_X85Y312        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.184    afcdac_if_0/afcdac_16b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpga_tx_0/rpi_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_tx_0/rpi_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.214ns
  Clock Net Delay (Source):      1.212ns (routing 0.742ns, distribution 0.470ns)
  Clock Net Delay (Destination): 1.371ns (routing 0.831ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.212     2.100    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y273        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.139 r  fpga_tx_0/rpi_cnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.166    fpga_tx_0/rpi_cnt_reg__0[1]
    SLICE_X94Y273        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.199 r  fpga_tx_0/rpi_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     2.205    fpga_tx_0/rpi_cnt0[2]
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.371     1.891    fpga_tx_0/clk_out2
    SLICE_X94Y273        FDRE                                         r  fpga_tx_0/rpi_cnt_reg[2]/C
                         clock pessimism              0.214     2.106    
    SLICE_X94Y273        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.153    fpga_tx_0/rpi_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 afcdac_if_0/rpi_rw_24b_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/rpi_rw_24b_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (50.000%)  route 0.053ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.236ns (routing 0.742ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.831ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.236     2.124    afcdac_if_0/clk_122
    SLICE_X85Y311        FDCE                                         r  afcdac_if_0/rpi_rw_24b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y311        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.163 r  afcdac_if_0/rpi_rw_24b_reg/Q
                         net (fo=2, routed)           0.027     2.190    afcdac_if_0/rpi_rw_24b
    SLICE_X85Y311        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.014     2.204 r  afcdac_if_0/rpi_rw_24b_i_1/O
                         net (fo=1, routed)           0.026     2.230    afcdac_if_0/rpi_rw_24b_i_1_n_0
    SLICE_X85Y311        FDCE                                         r  afcdac_if_0/rpi_rw_24b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.399     1.919    afcdac_if_0/clk_122
    SLICE_X85Y311        FDCE                                         r  afcdac_if_0/rpi_rw_24b_reg/C
                         clock pessimism              0.210     2.130    
    SLICE_X85Y311        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.176    afcdac_if_0/rpi_rw_24b_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 afcdac_if_0/rpi_rw_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/rpi_rw_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    2.124ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.236ns (routing 0.742ns, distribution 0.494ns)
  Clock Net Delay (Destination): 1.399ns (routing 0.831ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.236     2.124    afcdac_if_0/clk_122
    SLICE_X85Y311        FDCE                                         r  afcdac_if_0/rpi_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y311        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.162 r  afcdac_if_0/rpi_rw_reg/Q
                         net (fo=3, routed)           0.030     2.192    afcdac_if_0/rpi_rw_reg_n_0
    SLICE_X85Y311        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     2.206 r  afcdac_if_0/rpi_rw_i_1/O
                         net (fo=1, routed)           0.024     2.230    afcdac_if_0/rpi_rw_i_1_n_0
    SLICE_X85Y311        FDCE                                         r  afcdac_if_0/rpi_rw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.399     1.919    afcdac_if_0/clk_122
    SLICE_X85Y311        FDCE                                         r  afcdac_if_0/rpi_rw_reg/C
                         clock pessimism              0.210     2.130    
    SLICE_X85Y311        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.176    afcdac_if_0/rpi_rw_reg
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 afcdac_if_0/r_rpi_cs_d_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.057ns (40.426%)  route 0.084ns (59.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      1.235ns (routing 0.742ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.831ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.235     2.123    afcdac_if_0/clk_122
    SLICE_X85Y311        FDPE                                         r  afcdac_if_0/r_rpi_cs_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y311        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.160 f  afcdac_if_0/r_rpi_cs_d_reg/Q
                         net (fo=6, routed)           0.078     2.238    afcdac_if_0/r_rpi_cs_d
    SLICE_X84Y311        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     2.258 r  afcdac_if_0/afcdac_on_i_1/O
                         net (fo=1, routed)           0.006     2.264    afcdac_if_0/afcdac_on_i_1_n_0
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.388     1.908    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
                         clock pessimism              0.252     2.161    
    SLICE_X84Y311        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.208    afcdac_if_0/afcdac_on_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_16b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Net Delay (Source):      1.228ns (routing 0.742ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.831ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.228     2.116    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.155 r  afcdac_if_0/afcdac_16b_reg[7]/Q
                         net (fo=3, routed)           0.107     2.262    afcdac_if_0/data8
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.385     1.905    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[8]/C
                         clock pessimism              0.252     2.158    
    SLICE_X83Y313        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.205    afcdac_if_0/afcdac_16b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         8.138       6.848      BUFGCE_X0Y1    clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         8.138       7.067      MMCM_X0Y0      clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X85Y312  afcdac_if_0/afcdac_16b_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X83Y313  afcdac_if_0/afcdac_16b_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X85Y313  afcdac_if_0/afcdac_16b_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X85Y313  afcdac_if_0/afcdac_16b_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X85Y312  afcdac_if_0/afcdac_16b_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X85Y313  afcdac_if_0/afcdac_16b_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X85Y313  afcdac_if_0/afcdac_16b_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X85Y312  afcdac_if_0/afcdac_16b_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X83Y313  afcdac_if_0/afcdac_16b_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X85Y312  afcdac_if_0/afcdac_16b_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X85Y312  afcdac_if_0/afcdac_16b_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X83Y313  afcdac_if_0/afcdac_16b_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X85Y312  afcdac_if_0/afcdac_16b_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X84Y314  afcdac_if_0/afcdac_16b_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.184ns (6.338%)  route 2.719ns (93.662%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -7.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.844ns (routing 0.563ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.844     7.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X85Y326        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y326        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     7.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.815     9.310    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X85Y106        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.051     9.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.403     9.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X87Y103        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     9.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.501    10.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                 14.447    

Slack (MET) :             19.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.105ns  (logic 5.371ns (66.268%)  route 2.734ns (33.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 52.970 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.642ns (routing 0.512ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    32.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.095    32.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X86Y323        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    32.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.451    33.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.642    52.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.970    
                         clock uncertainty           -0.235    52.735    
    SLICE_X85Y321        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.661    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                 19.556    

Slack (MET) :             19.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.105ns  (logic 5.371ns (66.268%)  route 2.734ns (33.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 52.970 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.642ns (routing 0.512ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    32.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.095    32.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X86Y323        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    32.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.451    33.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.642    52.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.970    
                         clock uncertainty           -0.235    52.735    
    SLICE_X85Y321        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.661    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                 19.556    

Slack (MET) :             19.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.105ns  (logic 5.371ns (66.268%)  route 2.734ns (33.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 52.970 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.642ns (routing 0.512ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    32.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.095    32.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X86Y323        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    32.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.451    33.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.642    52.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.970    
                         clock uncertainty           -0.235    52.735    
    SLICE_X85Y321        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.661    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                 19.556    

Slack (MET) :             19.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.105ns  (logic 5.371ns (66.268%)  route 2.734ns (33.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 52.970 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.642ns (routing 0.512ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    32.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.095    32.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X86Y323        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    32.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.451    33.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.642    52.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.970    
                         clock uncertainty           -0.235    52.735    
    SLICE_X85Y321        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.661    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                 19.556    

Slack (MET) :             19.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.105ns  (logic 5.371ns (66.268%)  route 2.734ns (33.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 52.970 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.642ns (routing 0.512ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    32.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.095    32.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X86Y323        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    32.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.451    33.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.642    52.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.970    
                         clock uncertainty           -0.235    52.735    
    SLICE_X85Y321        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.661    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                 19.556    

Slack (MET) :             19.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        8.105ns  (logic 5.371ns (66.268%)  route 2.734ns (33.732%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 52.970 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.642ns (routing 0.512ns, distribution 1.130ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    32.435 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.095    32.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X86Y323        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124    32.654 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.451    33.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.642    52.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y321        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.970    
                         clock uncertainty           -0.235    52.735    
    SLICE_X85Y321        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    52.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.661    
                         arrival time                         -33.105    
  -------------------------------------------------------------------
                         slack                                 19.556    

Slack (MET) :             19.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.724ns  (logic 5.263ns (68.138%)  route 2.461ns (31.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    32.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.273    32.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X86Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X86Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.940    
                         clock uncertainty           -0.235    52.705    
    SLICE_X86Y324        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    52.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.631    
                         arrival time                         -32.724    
  -------------------------------------------------------------------
                         slack                                 19.907    

Slack (MET) :             19.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.724ns  (logic 5.263ns (68.138%)  route 2.461ns (31.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    32.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.273    32.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X86Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X86Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.940    
                         clock uncertainty           -0.235    52.705    
    SLICE_X86Y324        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    52.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.631    
                         arrival time                         -32.724    
  -------------------------------------------------------------------
                         slack                                 19.907    

Slack (MET) :             19.907ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.724ns  (logic 5.263ns (68.138%)  route 2.461ns (31.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.461    30.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X86Y104        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097    30.658 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.727    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X86Y323        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066    32.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.273    32.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X86Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X86Y324        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.940    
                         clock uncertainty           -0.235    52.705    
    SLICE_X86Y324        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    52.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.631    
                         arrival time                         -32.724    
  -------------------------------------------------------------------
                         slack                                 19.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.359ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    4.188ns
  Clock Net Delay (Source):      1.031ns (routing 0.312ns, distribution 0.719ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.347ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.031     2.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y322        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.033     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X78Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.163     6.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X78Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.188     2.171    
    SLICE_X78Y322        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.218    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    4.185ns
  Clock Net Delay (Source):      1.005ns (routing 0.312ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.347ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.005     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X86Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y322        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.178 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X86Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.134     6.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X86Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.185     2.145    
    SLICE_X86Y322        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.322ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    4.185ns
  Clock Net Delay (Source):      0.997ns (routing 0.312ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.347ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         0.997     2.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/Q
                         net (fo=2, routed)           0.037     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[25]
    SLICE_X89Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.126     6.322    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                         clock pessimism             -4.185     2.137    
    SLICE_X89Y95         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    4.187ns
  Clock Net Delay (Source):      1.003ns (routing 0.312ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.347ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.003     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.176 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/Q
                         net (fo=2, routed)           0.037     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[2]
    SLICE_X89Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.134     6.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]/C
                         clock pessimism             -4.187     2.143    
    SLICE_X89Y101        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.348ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      1.022ns (routing 0.312ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.347ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.022     2.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y323        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.038     2.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[12]
    SLICE_X79Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.152     6.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]/C
                         clock pessimism             -4.186     2.162    
    SLICE_X79Y323        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.349ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      1.023ns (routing 0.312ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.347ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.023     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X79Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y322        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.038     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[14]
    SLICE_X79Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.153     6.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X79Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]/C
                         clock pessimism             -4.186     2.163    
    SLICE_X79Y322        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.358ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    4.188ns
  Clock Net Delay (Source):      1.030ns (routing 0.312ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.347ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.030     2.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X77Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y322        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.038     2.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X77Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.162     6.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X77Y322        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -4.188     2.170    
    SLICE_X77Y322        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.325ns
    Source Clock Delay      (SCD):    2.135ns
    Clock Pessimism Removal (CPR):    4.184ns
  Clock Net Delay (Source):      1.001ns (routing 0.312ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.347ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.001     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y323        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.174 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/Q
                         net (fo=6, routed)           0.039     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/sel0[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.129     6.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism             -4.184     2.141    
    SLICE_X86Y323        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.998ns (routing 0.312ns, distribution 0.686ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.347ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         0.998     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y97         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/Q
                         net (fo=2, routed)           0.039     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[19]
    SLICE_X89Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.128     6.324    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X89Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                         clock pessimism             -4.186     2.138    
    SLICE_X89Y97         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    4.186ns
  Clock Net Delay (Source):      0.994ns (routing 0.312ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.124ns (routing 0.347ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         0.994     2.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[12]/Q
                         net (fo=2, routed)           0.041     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[12]
    SLICE_X90Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.124     6.320    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X90Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]/C
                         clock pessimism             -4.186     2.134    
    SLICE_X90Y96         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y324  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y325  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  syspll_0/inst/clk_in1
  To Clock:  syspll_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         syspll_0/inst/clk_in1
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { syspll_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         38.462      37.391     MMCM_X0Y3  syspll_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            9.616         19.231      9.615      MMCM_X0Y3  syspll_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            9.616         19.231      9.616      MMCM_X0Y3  syspll_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            9.616         19.231      9.616      MMCM_X0Y3  syspll_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            9.616         19.231      9.616      MMCM_X0Y3  syspll_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_syspll
  To Clock:  clk_out1_syspll

Setup :            0  Failing Endpoints,  Worst Slack        6.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.131ns (8.265%)  route 1.454ns (91.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.337ns = ( 10.475 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.259     3.407    adc_q
    SLICE_X96Y168        FDCE                                         r  adc_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.003    10.475    clk_rf_4x
    SLICE_X96Y168        FDCE                                         r  adc_q_reg[10]/C
                         clock pessimism             -0.652     9.823    
                         clock uncertainty           -0.200     9.623    
    SLICE_X96Y168        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.562    adc_q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.131ns (8.270%)  route 1.453ns (91.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 10.474 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.155ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.258     3.406    adc_q
    SLICE_X96Y167        FDCE                                         r  adc_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.002    10.474    clk_rf_4x
    SLICE_X96Y167        FDCE                                         r  adc_q_reg[11]/C
                         clock pessimism             -0.652     9.822    
                         clock uncertainty           -0.200     9.622    
    SLICE_X96Y167        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.561    adc_q_reg[11]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.131ns (8.260%)  route 1.455ns (91.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 10.476 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.155ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.260     3.408    adc_q
    SLICE_X96Y170        FDCE                                         r  adc_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.004    10.476    clk_rf_4x
    SLICE_X96Y170        FDCE                                         r  adc_q_reg[8]/C
                         clock pessimism             -0.652     9.824    
                         clock uncertainty           -0.200     9.624    
    SLICE_X96Y170        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.563    adc_q_reg[8]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.131ns (8.307%)  route 1.446ns (91.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 10.468 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.155ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.251     3.399    adc_q
    SLICE_X96Y159        FDCE                                         r  adc_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.996    10.468    clk_rf_4x
    SLICE_X96Y159        FDCE                                         r  adc_i_reg[0]/C
                         clock pessimism             -0.652     9.816    
                         clock uncertainty           -0.200     9.616    
    SLICE_X96Y159        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.555    adc_i_reg[0]
  -------------------------------------------------------------------
                         required time                          9.555    
                         arrival time                          -3.399    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.573ns  (logic 0.131ns (8.328%)  route 1.442ns (91.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.326ns = ( 10.464 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.992ns (routing 0.155ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.247     3.395    adc_q
    SLICE_X96Y156        FDCE                                         r  adc_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.992    10.464    clk_rf_4x
    SLICE_X96Y156        FDCE                                         r  adc_i_reg[8]/C
                         clock pessimism             -0.652     9.812    
                         clock uncertainty           -0.200     9.612    
    SLICE_X96Y156        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.551    adc_i_reg[8]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                          -3.395    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.131ns (8.275%)  route 1.452ns (91.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.336ns = ( 10.474 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.155ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.257     3.405    adc_q
    SLICE_X96Y166        FDCE                                         r  adc_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.002    10.474    clk_rf_4x
    SLICE_X96Y166        FDCE                                         r  adc_i_reg[10]/C
                         clock pessimism             -0.652     9.822    
                         clock uncertainty           -0.200     9.622    
    SLICE_X96Y166        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.561    adc_i_reg[10]
  -------------------------------------------------------------------
                         required time                          9.561    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.131ns (8.281%)  route 1.451ns (91.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.335ns = ( 10.473 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.155ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.256     3.404    adc_q
    SLICE_X96Y165        FDCE                                         r  adc_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.001    10.473    clk_rf_4x
    SLICE_X96Y165        FDCE                                         r  adc_i_reg[11]/C
                         clock pessimism             -0.652     9.821    
                         clock uncertainty           -0.200     9.621    
    SLICE_X96Y165        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.560    adc_i_reg[11]
  -------------------------------------------------------------------
                         required time                          9.560    
                         arrival time                          -3.404    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.131ns (8.265%)  route 1.454ns (91.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.338ns = ( 10.476 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.155ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.259     3.407    adc_q
    SLICE_X96Y169        FDCE                                         r  adc_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.004    10.476    clk_rf_4x
    SLICE_X96Y169        FDCE                                         r  adc_q_reg[9]/C
                         clock pessimism             -0.652     9.824    
                         clock uncertainty           -0.200     9.624    
    SLICE_X96Y169        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.563    adc_q_reg[9]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -3.407    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.131ns (8.349%)  route 1.438ns (91.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 10.460 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.155ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.243     3.391    adc_q
    SLICE_X96Y153        FDCE                                         r  adc_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.988    10.460    clk_rf_4x
    SLICE_X96Y153        FDCE                                         r  adc_i_reg[9]/C
                         clock pessimism             -0.652     9.808    
                         clock uncertainty           -0.200     9.608    
    SLICE_X96Y153        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     9.547    adc_i_reg[9]
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.131ns (8.349%)  route 1.438ns (91.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 10.460 - 8.138 ) 
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    -0.652ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.393ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.155ns (routing 0.170ns, distribution 0.985ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.155ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.639    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.667 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.155     1.822    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.902 f  adc_clk_32mhz_reg[0]/Q
                         net (fo=9, routed)           0.195     2.097    rf_clk_32mhz_reg[0]
    SLICE_X96Y196        LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.148 r  adc_i[11]_i_1/O
                         net (fo=24, routed)          1.243     3.391    adc_q
    SLICE_X96Y153        FDCE                                         r  adc_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.988    10.460    clk_rf_4x
    SLICE_X96Y153        FDCE                                         r  adc_q_reg[4]/C
                         clock pessimism             -0.652     9.808    
                         clock uncertainty           -0.200     9.608    
    SLICE_X96Y153        FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     9.547    adc_q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  6.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 delay_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dl_valid_reg_3_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Net Delay (Source):      0.684ns (routing 0.096ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.684     1.372    clk_rf_4x
    SLICE_X80Y203        FDCE                                         r  delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y203        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.411 f  delay_1_reg/Q
                         net (fo=3, routed)           0.026     1.437    delay_1_reg_n_0
    SLICE_X80Y203        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.457 r  dl_valid_reg_3_i_1/O
                         net (fo=1, routed)           0.007     1.464    dl_valid_reg_3_i_1_n_0
    SLICE_X80Y203        FDCE                                         r  dl_valid_reg_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.778     0.994    clk_rf_4x
    SLICE_X80Y203        FDCE                                         r  dl_valid_reg_3_reg/C
                         clock pessimism              0.384     1.378    
    SLICE_X80Y203        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.425    dl_valid_reg_3_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 delay_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            delay_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Net Delay (Source):      0.684ns (routing 0.096ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.684     1.372    clk_rf_4x
    SLICE_X80Y203        FDCE                                         r  delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y203        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.411 f  delay_1_reg/Q
                         net (fo=3, routed)           0.026     1.437    delay_1_reg_n_0
    SLICE_X80Y203        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     1.459 r  delay_1_i_2/O
                         net (fo=1, routed)           0.016     1.475    delay_1_i_2_n_0
    SLICE_X80Y203        FDCE                                         r  delay_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.778     0.994    clk_rf_4x
    SLICE_X80Y203        FDCE                                         r  delay_1_reg/C
                         clock pessimism              0.384     1.378    
    SLICE_X80Y203        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.424    delay_1_reg
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 adc_clk_32mhz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_clk_32mhz_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      0.655ns (routing 0.096ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.655     1.343    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.382 r  adc_clk_32mhz_reg[3]/Q
                         net (fo=7, routed)           0.034     1.416    GPR_OBUF[2]
    SLICE_X96Y196        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     1.430 r  adc_clk_32mhz[5]_i_1/O
                         net (fo=1, routed)           0.021     1.451    p_0_in__0[5]
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.748     0.964    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[5]/C
                         clock pessimism              0.385     1.349    
    SLICE_X96Y196        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.395    adc_clk_32mhz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 clk_rf_2x_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            clk_rf_2x_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.947ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      0.638ns (routing 0.096ns, distribution 0.542ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.108ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.638     1.326    clk_rf_4x
    SLICE_X96Y151        FDCE                                         r  clk_rf_2x_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y151        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.365 f  clk_rf_2x_reg_reg/Q
                         net (fo=2, routed)           0.029     1.394    clk_rf_2x_reg
    SLICE_X96Y151        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.408 r  clk_rf_2x_reg_i_1/O
                         net (fo=1, routed)           0.026     1.434    clk_rf_2x_reg_i_1_n_0
    SLICE_X96Y151        FDCE                                         r  clk_rf_2x_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.731     0.947    clk_rf_4x
    SLICE_X96Y151        FDCE                                         r  clk_rf_2x_reg_reg/C
                         clock pessimism              0.385     1.332    
    SLICE_X96Y151        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.378    clk_rf_2x_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 delay_2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dl_valid_reg_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.076ns (65.517%)  route 0.040ns (34.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.687     1.375    clk_rf_4x
    SLICE_X82Y198        FDCE                                         r  delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y198        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.414 f  delay_2_reg/Q
                         net (fo=3, routed)           0.031     1.445    delay_2_reg_n_0
    SLICE_X82Y198        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.482 r  dl_valid_reg_2_i_1/O
                         net (fo=1, routed)           0.009     1.491    dl_valid_reg_2_i_1_n_0
    SLICE_X82Y198        FDCE                                         r  dl_valid_reg_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.784     1.000    clk_rf_4x
    SLICE_X82Y198        FDCE                                         r  dl_valid_reg_2_reg/C
                         clock pessimism              0.381     1.381    
    SLICE_X82Y198        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.428    dl_valid_reg_2_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 adc_clk_32mhz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_clk_32mhz_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.076ns (63.866%)  route 0.043ns (36.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.652     1.340    clk_rf_4x
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y195        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.379 r  adc_clk_32mhz_reg[1]/Q
                         net (fo=8, routed)           0.034     1.413    GPR_OBUF[0]
    SLICE_X96Y195        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     1.450 r  adc_clk_32mhz[2]_i_1/O
                         net (fo=1, routed)           0.009     1.459    p_0_in__0[2]
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.746     0.962    clk_rf_4x
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[2]/C
                         clock pessimism              0.384     1.346    
    SLICE_X96Y195        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.393    adc_clk_32mhz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 adc_clk_32mhz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_clk_32mhz_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.074ns (53.623%)  route 0.064ns (46.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.652     1.340    clk_rf_4x
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y195        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.381 r  adc_clk_32mhz_reg[2]/Q
                         net (fo=7, routed)           0.058     1.439    GPR_OBUF[1]
    SLICE_X96Y196        LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     1.472 r  adc_clk_32mhz[4]_i_1/O
                         net (fo=1, routed)           0.006     1.478    p_0_in__0[4]
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.748     0.964    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[4]/C
                         clock pessimism              0.398     1.362    
    SLICE_X96Y196        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.409    adc_clk_32mhz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 delay_2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            delay_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.074ns (56.489%)  route 0.057ns (43.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      0.687ns (routing 0.096ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.687     1.375    clk_rf_4x
    SLICE_X82Y198        FDCE                                         r  delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y198        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.414 f  delay_2_reg/Q
                         net (fo=3, routed)           0.031     1.445    delay_2_reg_n_0
    SLICE_X82Y198        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.480 r  delay_2_i_2/O
                         net (fo=1, routed)           0.026     1.506    delay_2_i_2_n_0
    SLICE_X82Y198        FDCE                                         r  delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.784     1.000    clk_rf_4x
    SLICE_X82Y198        FDCE                                         r  delay_2_reg/C
                         clock pessimism              0.381     1.381    
    SLICE_X82Y198        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.427    delay_2_reg
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adc_clk_32mhz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_clk_32mhz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.074ns (55.224%)  route 0.060ns (44.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.384ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.746ns (routing 0.108ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.652     1.340    clk_rf_4x
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y195        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.379 r  adc_clk_32mhz_reg[1]/Q
                         net (fo=8, routed)           0.034     1.413    GPR_OBUF[0]
    SLICE_X96Y195        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     1.448 r  adc_clk_32mhz[1]_i_1/O
                         net (fo=1, routed)           0.026     1.474    p_0_in__0[1]
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.746     0.962    clk_rf_4x
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[1]/C
                         clock pessimism              0.384     1.346    
    SLICE_X96Y195        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.392    adc_clk_32mhz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 adc_clk_32mhz_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_clk_32mhz_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.076ns (49.032%)  route 0.079ns (50.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.671    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.688 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.652     1.340    clk_rf_4x
    SLICE_X96Y195        FDCE                                         r  adc_clk_32mhz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y195        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.381 r  adc_clk_32mhz_reg[2]/Q
                         net (fo=7, routed)           0.058     1.439    GPR_OBUF[1]
    SLICE_X96Y196        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.474 r  adc_clk_32mhz[3]_i_1/O
                         net (fo=1, routed)           0.021     1.495    p_0_in__0[3]
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.748     0.964    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[3]/C
                         clock pessimism              0.398     1.362    
    SLICE_X96Y196        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.408    adc_clk_32mhz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_syspll
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { syspll_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         8.138       6.848      BUFGCE_X0Y75   syspll_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         8.138       7.067      MMCM_X0Y3      syspll_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X80Y203  delay_1_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X82Y198  delay_2_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X96Y196  adc_clk_32mhz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X96Y195  adc_clk_32mhz_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X96Y195  adc_clk_32mhz_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X96Y196  adc_clk_32mhz_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X96Y196  adc_clk_32mhz_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.550         8.138       7.588      SLICE_X96Y196  adc_clk_32mhz_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X82Y198  delay_2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y195  adc_clk_32mhz_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y195  adc_clk_32mhz_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y166  adc_i_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y165  adc_i_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y212  adc_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y212  adc_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y145  adc_i_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y212  adc_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y168  adc_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X82Y198  delay_2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y196  adc_clk_32mhz_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y196  adc_clk_32mhz_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y196  adc_clk_32mhz_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y159  adc_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y147  adc_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y145  adc_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y137  adc_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y137  adc_i_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         4.069       3.794      SLICE_X96Y153  adc_i_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_syspll
  To Clock:  clk_out2_syspll

Setup :            0  Failing Endpoints,  Worst Slack      125.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       64.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             125.993ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.487ns (13.401%)  route 3.147ns (86.599%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.914ns = ( 133.117 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.650ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.552     6.162    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.575   133.117    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C
                         clock pessimism             -0.598   132.519    
                         clock uncertainty           -0.304   132.215    
    SLICE_X69Y297        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   132.155    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]
  -------------------------------------------------------------------
                         required time                        132.155    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                125.993    

Slack (MET) :             126.010ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.487ns (13.427%)  route 3.140ns (86.573%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 133.128 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.650ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.545     6.155    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.586   133.128    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/C
                         clock pessimism             -0.598   132.530    
                         clock uncertainty           -0.304   132.226    
    SLICE_X68Y299        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061   132.165    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        132.165    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                126.010    

Slack (MET) :             126.012ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.487ns (13.434%)  route 3.138ns (86.566%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 133.128 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.650ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.543     6.153    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.586   133.128    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]/C
                         clock pessimism             -0.598   132.530    
                         clock uncertainty           -0.304   132.226    
    SLICE_X68Y299        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061   132.165    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[10]
  -------------------------------------------------------------------
                         required time                        132.165    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                126.012    

Slack (MET) :             126.012ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.487ns (13.434%)  route 3.138ns (86.566%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 133.128 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.650ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.543     6.153    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.586   133.128    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]/C
                         clock pessimism             -0.598   132.530    
                         clock uncertainty           -0.304   132.226    
    SLICE_X68Y299        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061   132.165    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        132.165    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                126.012    

Slack (MET) :             126.012ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.487ns (13.434%)  route 3.138ns (86.566%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.925ns = ( 133.128 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.650ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.543     6.153    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.586   133.128    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X68Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]/C
                         clock pessimism             -0.598   132.530    
                         clock uncertainty           -0.304   132.226    
    SLICE_X68Y299        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061   132.165    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[9]
  -------------------------------------------------------------------
                         required time                        132.165    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                126.012    

Slack (MET) :             126.020ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.487ns (13.494%)  route 3.122ns (86.506%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 133.119 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.650ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.527     6.137    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.577   133.119    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]/C
                         clock pessimism             -0.598   132.521    
                         clock uncertainty           -0.304   132.217    
    SLICE_X69Y297        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060   132.157    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        132.157    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                126.020    

Slack (MET) :             126.020ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.487ns (13.494%)  route 3.122ns (86.506%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 133.119 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.650ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.527     6.137    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.577   133.119    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/C
                         clock pessimism             -0.598   132.521    
                         clock uncertainty           -0.304   132.217    
    SLICE_X69Y297        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060   132.157    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        132.157    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                126.020    

Slack (MET) :             126.020ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.487ns (13.494%)  route 3.122ns (86.506%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 133.119 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.650ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.527     6.137    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.577   133.119    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X69Y297        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]/C
                         clock pessimism             -0.598   132.521    
                         clock uncertainty           -0.304   132.217    
    SLICE_X69Y297        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060   132.157    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[5]
  -------------------------------------------------------------------
                         required time                        132.157    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                126.020    

Slack (MET) :             126.106ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.487ns (13.851%)  route 3.029ns (86.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 133.112 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.650ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.434     6.044    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X69Y298        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.570   133.112    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X69Y298        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]/C
                         clock pessimism             -0.598   132.514    
                         clock uncertainty           -0.304   132.210    
    SLICE_X69Y298        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   132.150    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[11]
  -------------------------------------------------------------------
                         required time                        132.150    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                126.106    

Slack (MET) :             126.106ns  (required time - arrival time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            130.203ns  (clk_out2_syspll rise@130.203ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.487ns (13.851%)  route 3.029ns (86.149%))
  Logic Levels:           4  (LUT4=1 LUT5=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns = ( 133.112 - 130.203 ) 
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.856ns (routing 0.711ns, distribution 1.145ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.650ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.856     2.528    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[0]_0
    SLICE_X78Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y300        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.607 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/Q
                         net (fo=28, routed)          0.900     3.507    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6
    SLICE_X71Y316        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     3.576 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_6_i_1/O
                         net (fo=56, routed)          1.290     4.866    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/ADDRE2
    SLICE_X74Y303        RAMD64E (Prop_E6LUT_SLICEM_RADR2_O)
                                                      0.100     4.966 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13/RAME/O
                         net (fo=1, routed)           0.156     5.122    fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_7_13_n_4
    SLICE_X75Y302        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     5.271 r  fpga_rx_0/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.249     5.520    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X73Y301        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.610 r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=17, routed)          0.434     6.044    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0
    SLICE_X69Y298        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.570   133.112    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X69Y298        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]/C
                         clock pessimism             -0.598   132.514    
                         clock uncertainty           -0.304   132.210    
    SLICE_X69Y298        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060   132.150    fpga_rx_0/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        132.150    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                126.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Net Delay (Source):      1.683ns (routing 0.650ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.711ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.315    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.339 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.683     3.022    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X84Y302        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y302        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.080 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/Q
                         net (fo=8, routed)           0.121     3.201    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[9]
    SLICE_X85Y301        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.908     2.580    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X85Y301        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.541     3.121    
    SLICE_X85Y301        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.183    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.183    
                         arrival time                           3.201    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.113ns (65.318%)  route 0.060ns (34.682%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.017ns (routing 0.388ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.429ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.017     1.708    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.747 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/Q
                         net (fo=5, routed)           0.050     1.797    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]
    SLICE_X83Y299        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.852 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry/CO[7]
                         net (fo=1, routed)           0.003     1.855    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry_n_0
    SLICE_X83Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     1.874 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry__0/O[0]
                         net (fo=1, routed)           0.007     1.881    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__1[9]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.171     1.391    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism              0.424     1.815    
    SLICE_X83Y300        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.861    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.118ns (66.292%)  route 0.060ns (33.708%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.017ns (routing 0.388ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.429ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.017     1.708    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.747 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/Q
                         net (fo=5, routed)           0.050     1.797    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]
    SLICE_X83Y299        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.852 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry/CO[7]
                         net (fo=1, routed)           0.003     1.855    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry_n_0
    SLICE_X83Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.024     1.879 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.886    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__1[11]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.171     1.391    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C
                         clock pessimism              0.424     1.815    
    SLICE_X83Y300        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.861    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.059ns (43.704%)  route 0.076ns (56.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Net Delay (Source):      1.652ns (routing 0.650ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.711ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.315    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.339 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.652     2.991    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.050 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[7]/Q
                         net (fo=5, routed)           0.076     3.126    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[7]
    SLICE_X83Y298        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.872     2.544    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]_0
    SLICE_X83Y298        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.496     3.040    
    SLICE_X83Y298        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.100    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.541ns
  Clock Net Delay (Source):      1.685ns (routing 0.650ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.711ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.315    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.339 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.685     3.024    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/probeDelay1_reg[0]
    SLICE_X84Y301        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y301        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.082 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=8, routed)           0.129     3.211    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/Q[8]
    SLICE_X85Y301        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.908     2.580    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]_0
    SLICE_X85Y301        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.541     3.121    
    SLICE_X85Y301        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.181    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.211    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.125ns (67.568%)  route 0.060ns (32.432%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.017ns (routing 0.388ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.429ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.017     1.708    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.747 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/Q
                         net (fo=5, routed)           0.050     1.797    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]
    SLICE_X83Y299        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.852 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry/CO[7]
                         net (fo=1, routed)           0.003     1.855    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry_n_0
    SLICE_X83Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.031     1.886 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.893    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__1[10]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.171     1.391    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism              0.424     1.815    
    SLICE_X83Y300        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.861    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.129ns (68.254%)  route 0.060ns (31.746%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.017ns (routing 0.388ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.429ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.017     1.708    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.747 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/Q
                         net (fo=5, routed)           0.050     1.797    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]
    SLICE_X83Y299        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.852 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry/CO[7]
                         net (fo=1, routed)           0.003     1.855    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry_n_0
    SLICE_X83Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.035     1.890 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry__0/O[4]
                         net (fo=1, routed)           0.007     1.897    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__1[13]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.175     1.395    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]/C
                         clock pessimism              0.424     1.819    
    SLICE_X83Y300        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.865    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.127ns (67.914%)  route 0.060ns (32.086%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Net Delay (Source):      1.017ns (routing 0.388ns, distribution 0.629ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.429ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.017     1.708    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y299        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y299        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.747 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/Q
                         net (fo=5, routed)           0.050     1.797    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[3]
    SLICE_X83Y299        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.055     1.852 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry/CO[7]
                         net (fo=1, routed)           0.003     1.855    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry_n_0
    SLICE_X83Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.033     1.888 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     1.895    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in__1[12]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.171     1.391    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/probeDelay1_reg[13]
    SLICE_X83Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]/C
                         clock pessimism              0.424     1.815    
    SLICE_X83Y300        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.861    fpga_rx_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Net Delay (Source):      0.986ns (routing 0.388ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.429ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         0.986     1.677    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X72Y319        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y319        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.717 r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[19].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.059     1.776    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/trigEqOut[19]
    SLICE_X72Y318        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.114     1.334    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X72Y318        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]/C
                         clock pessimism              0.361     1.695    
    SLICE_X72Y318        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.742    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_syspll rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Net Delay (Source):      1.030ns (routing 0.388ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.429ns, distribution 0.792ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.295     0.295    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.674    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.691 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.030     1.721    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y261        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.760 r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][19]/Q
                         net (fo=4, routed)           0.102     1.862    fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5[4]
    RAMB36_X11Y52        RAMB36E2                                     r  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.221     1.441    fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X11Y52        RAMB36E2                                     r  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.390     1.831    
    RAMB36_X11Y52        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[4])
                                                     -0.005     1.826    fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_syspll
Waveform(ns):       { 0.000 65.101 }
Period(ns):         130.203
Sources:            { syspll_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X10Y57  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X11Y52  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X10Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X10Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X11Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X11Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X10Y58  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         130.203     128.848    RAMB36_X10Y59  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y59  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y54  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y53  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y58  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y56  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y55  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y52  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y58  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y59  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y56  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y51  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y57  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X10Y57  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         65.101      64.559     RAMB36_X11Y52  fpga_rx_0/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.768ns  (logic 0.201ns (11.369%)  route 1.567ns (88.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 20.067 - 16.276 ) 
    Source Clock Delay      (SCD):    3.316ns = ( 11.454 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.229ns (routing 1.356ns, distribution 0.873ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.327ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.229    11.454    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    11.533 r  afcdac_if_0/afcdac_16b_reg[7]/Q
                         net (fo=3, routed)           1.518    13.051    afcdac_if_0/data8
    SLICE_X83Y313        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122    13.173 r  afcdac_if_0/dac_val[7]_i_1/O
                         net (fo=1, routed)           0.049    13.222    afcdac_if_0/p_1_in[7]
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.146    20.067    afcdac_if_0/clk_61
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[7]/C
                         clock pessimism             -0.598    19.469    
                         clock uncertainty           -0.206    19.264    
    SLICE_X83Y313        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    19.289    afcdac_if_0/dac_val_reg[7]
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                         -13.222    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.766ns  (logic 0.131ns (7.418%)  route 1.635ns (92.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 20.067 - 16.276 ) 
    Source Clock Delay      (SCD):    3.306ns = ( 11.444 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.219ns (routing 1.356ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.327ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.219    11.444    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y313        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    11.525 r  afcdac_if_0/afcdac_16b_reg[8]/Q
                         net (fo=3, routed)           1.585    13.110    afcdac_if_0/data7
    SLICE_X83Y313        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050    13.160 r  afcdac_if_0/dac_val[8]_i_1/O
                         net (fo=1, routed)           0.050    13.210    afcdac_if_0/p_1_in[8]
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.146    20.067    afcdac_if_0/clk_61
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[8]/C
                         clock pessimism             -0.598    19.469    
                         clock uncertainty           -0.206    19.264    
    SLICE_X83Y313        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    19.289    afcdac_if_0/dac_val_reg[8]
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.627ns  (logic 0.203ns (12.477%)  route 1.424ns (87.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 20.070 - 16.276 ) 
    Source Clock Delay      (SCD):    3.316ns = ( 11.454 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.229ns (routing 1.356ns, distribution 0.873ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.327ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.229    11.454    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079    11.533 r  afcdac_if_0/afcdac_16b_reg[5]/Q
                         net (fo=3, routed)           1.376    12.909    afcdac_if_0/data10
    SLICE_X84Y314        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.124    13.033 r  afcdac_if_0/dac_val[5]_i_1/O
                         net (fo=1, routed)           0.048    13.081    afcdac_if_0/p_1_in[5]
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.149    20.070    afcdac_if_0/clk_61
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[5]/C
                         clock pessimism             -0.598    19.472    
                         clock uncertainty           -0.206    19.267    
    SLICE_X84Y314        FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025    19.292    afcdac_if_0/dac_val_reg[5]
  -------------------------------------------------------------------
                         required time                         19.292    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.582ns  (logic 0.186ns (11.757%)  route 1.396ns (88.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.798ns = ( 20.073 - 16.276 ) 
    Source Clock Delay      (SCD):    3.321ns = ( 11.459 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.234ns (routing 1.356ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.327ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.234    11.459    afcdac_if_0/clk_122
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y312        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    11.535 r  afcdac_if_0/afcdac_16b_reg[0]/Q
                         net (fo=3, routed)           1.381    12.916    afcdac_if_0/afcdac_16b_reg_n_0_[0]
    SLICE_X83Y312        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.110    13.026 r  afcdac_if_0/dac_val[0]_i_1/O
                         net (fo=1, routed)           0.015    13.041    afcdac_if_0/p_1_in[0]
    SLICE_X83Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.152    20.073    afcdac_if_0/clk_61
    SLICE_X83Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[0]/C
                         clock pessimism             -0.598    19.475    
                         clock uncertainty           -0.206    19.270    
    SLICE_X83Y312        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    19.295    afcdac_if_0/dac_val_reg[0]
  -------------------------------------------------------------------
                         required time                         19.295    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.584ns  (logic 0.167ns (10.543%)  route 1.417ns (89.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.795ns = ( 20.070 - 16.276 ) 
    Source Clock Delay      (SCD):    3.316ns = ( 11.454 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.229ns (routing 1.356ns, distribution 0.873ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.327ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.229    11.454    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    11.533 r  afcdac_if_0/afcdac_16b_reg[3]/Q
                         net (fo=3, routed)           1.367    12.900    afcdac_if_0/data12
    SLICE_X84Y314        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088    12.988 r  afcdac_if_0/dac_val[3]_i_1/O
                         net (fo=1, routed)           0.050    13.038    afcdac_if_0/p_1_in[3]
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.149    20.070    afcdac_if_0/clk_61
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[3]/C
                         clock pessimism             -0.598    19.472    
                         clock uncertainty           -0.206    19.267    
    SLICE_X84Y314        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025    19.292    afcdac_if_0/dac_val_reg[3]
  -------------------------------------------------------------------
                         required time                         19.292    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.570ns  (logic 0.179ns (11.401%)  route 1.391ns (88.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 20.076 - 16.276 ) 
    Source Clock Delay      (SCD):    3.316ns = ( 11.454 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.229ns (routing 1.356ns, distribution 0.873ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.327ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.229    11.454    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    11.535 r  afcdac_if_0/afcdac_16b_reg[6]/Q
                         net (fo=3, routed)           1.342    12.877    afcdac_if_0/data9
    SLICE_X84Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098    12.975 r  afcdac_if_0/dac_val[6]_i_1/O
                         net (fo=1, routed)           0.049    13.024    afcdac_if_0/p_1_in[6]
    SLICE_X84Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.155    20.076    afcdac_if_0/clk_61
    SLICE_X84Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[6]/C
                         clock pessimism             -0.598    19.478    
                         clock uncertainty           -0.206    19.273    
    SLICE_X84Y313        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    19.298    afcdac_if_0/dac_val_reg[6]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.546ns  (logic 0.227ns (14.683%)  route 1.319ns (85.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.792ns = ( 20.067 - 16.276 ) 
    Source Clock Delay      (SCD):    3.306ns = ( 11.444 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.219ns (routing 1.356ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.146ns (routing 1.327ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.219    11.444    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y313        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    11.523 r  afcdac_if_0/afcdac_16b_reg[9]/Q
                         net (fo=3, routed)           1.270    12.793    afcdac_if_0/data6
    SLICE_X83Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148    12.941 r  afcdac_if_0/dac_val[9]_i_1/O
                         net (fo=1, routed)           0.049    12.990    afcdac_if_0/p_1_in[9]
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.146    20.067    afcdac_if_0/clk_61
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[9]/C
                         clock pessimism             -0.598    19.469    
                         clock uncertainty           -0.206    19.264    
    SLICE_X83Y313        FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    19.289    afcdac_if_0/dac_val_reg[9]
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.528ns  (logic 0.205ns (13.416%)  route 1.323ns (86.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.806ns = ( 20.081 - 16.276 ) 
    Source Clock Delay      (SCD):    3.334ns = ( 11.472 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.247ns (routing 1.356ns, distribution 0.891ns)
  Clock Net Delay (Destination): 2.160ns (routing 1.327ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.247    11.472    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y313        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    11.552 r  afcdac_if_0/afcdac_16b_reg[14]/Q
                         net (fo=3, routed)           1.264    12.816    afcdac_if_0/data1
    SLICE_X85Y312        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125    12.941 r  afcdac_if_0/dac_val[14]_i_1/O
                         net (fo=1, routed)           0.059    13.000    afcdac_if_0/p_1_in[14]
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.160    20.081    afcdac_if_0/clk_61
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[14]/C
                         clock pessimism             -0.598    19.483    
                         clock uncertainty           -0.206    19.278    
    SLICE_X85Y312        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025    19.303    afcdac_if_0/dac_val_reg[14]
  -------------------------------------------------------------------
                         required time                         19.303    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_on_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_on_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.534ns  (logic 0.081ns (5.280%)  route 1.453ns (94.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 20.074 - 16.276 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 11.451 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.226ns (routing 1.356ns, distribution 0.870ns)
  Clock Net Delay (Destination): 2.153ns (routing 1.327ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.226    11.451    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    11.532 r  afcdac_if_0/afcdac_on_reg/Q
                         net (fo=2, routed)           1.453    12.985    afcdac_if_0/afcdac_on
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.153    20.074    afcdac_if_0/clk_61
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_d_reg/C
                         clock pessimism             -0.598    19.476    
                         clock uncertainty           -0.206    19.271    
    SLICE_X84Y311        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    19.296    afcdac_if_0/afcdac_on_d_reg
  -------------------------------------------------------------------
                         required time                         19.296    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_16b_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_clk_wiz rise@16.276ns - clk_out2_clk_wiz rise@8.138ns)
  Data Path Delay:        1.513ns  (logic 0.202ns (13.351%)  route 1.311ns (86.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns = ( 20.076 - 16.276 ) 
    Source Clock Delay      (SCD):    3.334ns = ( 11.472 - 8.138 ) 
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.247ns (routing 1.356ns, distribution 0.891ns)
  Clock Net Delay (Destination): 2.155ns (routing 1.327ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     8.627 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     8.677    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.677 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     9.074    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     8.947 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     9.197    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     9.225 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.247    11.472    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y313        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    11.552 r  afcdac_if_0/afcdac_16b_reg[11]/Q
                         net (fo=3, routed)           1.262    12.814    afcdac_if_0/data4
    SLICE_X84Y313        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.122    12.936 r  afcdac_if_0/dac_val[11]_i_1/O
                         net (fo=1, routed)           0.049    12.985    afcdac_if_0/p_1_in[11]
    SLICE_X84Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.155    20.076    afcdac_if_0/clk_61
    SLICE_X84Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[11]/C
                         clock pessimism             -0.598    19.478    
                         clock uncertainty           -0.206    19.273    
    SLICE_X84Y313        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    19.298    afcdac_if_0/dac_val_reg[11]
  -------------------------------------------------------------------
                         required time                         19.298    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  6.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.053ns (8.268%)  route 0.588ns (91.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.230ns (routing 0.742ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.892ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.230     2.118    afcdac_if_0/clk_122
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y312        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.157 r  afcdac_if_0/afcdac_16b_reg[13]/Q
                         net (fo=3, routed)           0.564     2.721    afcdac_if_0/data2
    SLICE_X85Y312        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     2.735 r  afcdac_if_0/dac_val[13]_i_1/O
                         net (fo=1, routed)           0.024     2.759    afcdac_if_0/p_1_in[13]
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.506     2.021    afcdac_if_0/clk_61
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[13]/C
                         clock pessimism              0.390     2.412    
                         clock uncertainty            0.206     2.617    
    SLICE_X85Y312        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.663    afcdac_if_0/dac_val_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.099ns (14.776%)  route 0.571ns (85.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.222ns (routing 0.742ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.892ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.222     2.110    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y313        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.149 r  afcdac_if_0/afcdac_16b_reg[10]/Q
                         net (fo=3, routed)           0.555     2.704    afcdac_if_0/data5
    SLICE_X83Y313        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.060     2.764 r  afcdac_if_0/dac_val[10]_i_1/O
                         net (fo=1, routed)           0.016     2.780    afcdac_if_0/p_1_in[10]
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.497     2.012    afcdac_if_0/clk_61
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[10]/C
                         clock pessimism              0.390     2.403    
                         clock uncertainty            0.206     2.608    
    SLICE_X83Y313        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.654    afcdac_if_0/dac_val_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.089ns (13.303%)  route 0.580ns (86.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.235ns (routing 0.742ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.892ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.235     2.123    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y313        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     2.162 r  afcdac_if_0/afcdac_16b_reg[12]/Q
                         net (fo=3, routed)           0.554     2.716    afcdac_if_0/data3
    SLICE_X85Y312        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.050     2.766 r  afcdac_if_0/dac_val[12]_i_1/O
                         net (fo=1, routed)           0.026     2.792    afcdac_if_0/p_1_in[12]
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.506     2.021    afcdac_if_0/clk_61
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[12]/C
                         clock pessimism              0.390     2.412    
                         clock uncertainty            0.206     2.617    
    SLICE_X85Y312        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.663    afcdac_if_0/dac_val_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.055ns (8.112%)  route 0.623ns (91.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.228ns (routing 0.742ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.892ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.228     2.116    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.156 r  afcdac_if_0/afcdac_16b_reg[4]/Q
                         net (fo=3, routed)           0.608     2.764    afcdac_if_0/data11
    SLICE_X84Y314        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.779 r  afcdac_if_0/dac_val[4]_i_1/O
                         net (fo=1, routed)           0.015     2.794    afcdac_if_0/p_1_in[4]
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.497     2.012    afcdac_if_0/clk_61
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[4]/C
                         clock pessimism              0.390     2.403    
                         clock uncertainty            0.206     2.608    
    SLICE_X84Y314        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.654    afcdac_if_0/dac_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.099ns (14.559%)  route 0.581ns (85.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.235ns (routing 0.742ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.892ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.235     2.123    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y313        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.162 r  afcdac_if_0/afcdac_16b_reg[15]/Q
                         net (fo=2, routed)           0.563     2.725    afcdac_if_0/data0
    SLICE_X85Y312        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.060     2.785 r  afcdac_if_0/dac_val[15]_i_2/O
                         net (fo=1, routed)           0.018     2.803    afcdac_if_0/p_1_in[15]
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.506     2.021    afcdac_if_0/clk_61
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[15]/C
                         clock pessimism              0.390     2.412    
                         clock uncertainty            0.206     2.617    
    SLICE_X85Y312        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.663    afcdac_if_0/dac_val_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.090ns (12.640%)  route 0.622ns (87.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.235ns (routing 0.742ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.892ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.235     2.123    afcdac_if_0/clk_122
    SLICE_X85Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y313        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.163 r  afcdac_if_0/afcdac_16b_reg[14]/Q
                         net (fo=3, routed)           0.601     2.764    afcdac_if_0/data1
    SLICE_X85Y312        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.050     2.814 r  afcdac_if_0/dac_val[14]_i_1/O
                         net (fo=1, routed)           0.021     2.835    afcdac_if_0/p_1_in[14]
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.506     2.021    afcdac_if_0/clk_61
    SLICE_X85Y312        FDCE                                         r  afcdac_if_0/dac_val_reg[14]/C
                         clock pessimism              0.390     2.412    
                         clock uncertainty            0.206     2.617    
    SLICE_X85Y312        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.663    afcdac_if_0/dac_val_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.099ns (13.396%)  route 0.640ns (86.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.222ns (routing 0.742ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.892ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.222     2.110    afcdac_if_0/clk_122
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y313        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.149 r  afcdac_if_0/afcdac_16b_reg[9]/Q
                         net (fo=3, routed)           0.625     2.774    afcdac_if_0/data6
    SLICE_X83Y313        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.060     2.834 r  afcdac_if_0/dac_val[9]_i_1/O
                         net (fo=1, routed)           0.015     2.849    afcdac_if_0/p_1_in[9]
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.497     2.012    afcdac_if_0/clk_61
    SLICE_X83Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[9]/C
                         clock pessimism              0.390     2.403    
                         clock uncertainty            0.206     2.608    
    SLICE_X83Y313        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.654    afcdac_if_0/dac_val_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.079ns (10.690%)  route 0.660ns (89.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.228ns (routing 0.742ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.892ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.228     2.116    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.155 r  afcdac_if_0/afcdac_16b_reg[1]/Q
                         net (fo=3, routed)           0.643     2.798    afcdac_if_0/data14
    SLICE_X84Y313        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     2.838 r  afcdac_if_0/dac_val[1]_i_1/O
                         net (fo=1, routed)           0.017     2.855    afcdac_if_0/p_1_in[1]
    SLICE_X84Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.501     2.016    afcdac_if_0/clk_61
    SLICE_X84Y313        FDCE                                         r  afcdac_if_0/dac_val_reg[1]/C
                         clock pessimism              0.390     2.407    
                         clock uncertainty            0.206     2.612    
    SLICE_X84Y313        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.658    afcdac_if_0/dac_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_on_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/afcdac_on_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.041ns (5.496%)  route 0.705ns (94.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.226ns (routing 0.742ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.502ns (routing 0.892ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.226     2.114    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.155 r  afcdac_if_0/afcdac_on_reg/Q
                         net (fo=2, routed)           0.705     2.860    afcdac_if_0/afcdac_on
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.502     2.017    afcdac_if_0/clk_61
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_d_reg/C
                         clock pessimism              0.390     2.408    
                         clock uncertainty            0.206     2.613    
    SLICE_X84Y311        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.659    afcdac_if_0/afcdac_on_d_reg
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_16b_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            afcdac_if_0/dac_val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.081ns (10.961%)  route 0.658ns (89.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.228ns (routing 0.742ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.892ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.228     2.116    afcdac_if_0/clk_122
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/afcdac_16b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y314        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.156 r  afcdac_if_0/afcdac_16b_reg[2]/Q
                         net (fo=3, routed)           0.642     2.798    afcdac_if_0/data13
    SLICE_X84Y314        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     2.839 r  afcdac_if_0/dac_val[2]_i_1/O
                         net (fo=1, routed)           0.016     2.855    afcdac_if_0/p_1_in[2]
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.497     2.012    afcdac_if_0/clk_61
    SLICE_X84Y314        FDCE                                         r  afcdac_if_0/dac_val_reg[2]/C
                         clock pessimism              0.390     2.403    
                         clock uncertainty            0.206     2.608    
    SLICE_X84Y314        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.654    afcdac_if_0/dac_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       49.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.460ns  (logic 0.079ns (17.174%)  route 0.381ns (82.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y327                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X78Y327        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381     0.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X80Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y327        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                 49.565    

Slack (MET) :             49.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.435ns  (logic 0.081ns (18.621%)  route 0.354ns (81.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y327                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X78Y327        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.354     0.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X78Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X78Y327        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                 49.590    

Slack (MET) :             49.602ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.423ns  (logic 0.081ns (19.149%)  route 0.342ns (80.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y331                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X80Y331        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.342     0.423    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X80Y331        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y331        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                 49.602    

Slack (MET) :             49.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.334ns  (logic 0.079ns (23.653%)  route 0.255ns (76.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X80Y332        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.255     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X80Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y332        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                 49.691    

Slack (MET) :             49.705ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.320ns  (logic 0.079ns (24.688%)  route 0.241ns (75.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X80Y332        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.241     0.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X80Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y332        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 49.705    

Slack (MET) :             49.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.303ns  (logic 0.079ns (26.073%)  route 0.224ns (73.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y326                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X78Y326        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.224     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X78Y326        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 49.722    

Slack (MET) :             49.745ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.280ns  (logic 0.079ns (28.214%)  route 0.201ns (71.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y331                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X80Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.201     0.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y331        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y331        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 49.745    

Slack (MET) :             49.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.242ns  (logic 0.079ns (32.645%)  route 0.163ns (67.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y327                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X78Y327        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.163     0.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y327        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                 49.783    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        6.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.510ns  (required time - arrival time)
  Source:                 afcdac_if_0/afcdac_off_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            afcdac_if_0/afcdac_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_clk_wiz rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.213ns (21.493%)  route 0.778ns (78.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 11.774 - 8.138 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.413ns (routing 1.460ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.985ns (routing 1.232ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.413     3.494    afcdac_if_0/clk_61
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.574 f  afcdac_if_0/afcdac_off_reg/Q
                         net (fo=1, routed)           0.763     4.337    afcdac_if_0/afcdac_off
    SLICE_X84Y311        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     4.470 r  afcdac_if_0/afcdac_on_i_1/O
                         net (fo=1, routed)           0.015     4.485    afcdac_if_0/afcdac_on_i_1_n_0
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      8.138     8.138 r  
    AL8                                               0.000     8.138 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     8.138    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     8.531 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.571    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.571 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     8.915    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     9.545 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     9.765    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.789 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.985    11.774    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
                         clock pessimism             -0.598    11.176    
                         clock uncertainty           -0.206    10.971    
    SLICE_X84Y311        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.996    afcdac_if_0/afcdac_on_reg
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  6.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 afcdac_if_0/afcdac_off_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            afcdac_if_0/afcdac_on_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.087ns (18.750%)  route 0.377ns (81.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.390ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.329ns (routing 0.797ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.388ns (routing 0.831ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.329     2.213    afcdac_if_0/clk_61
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.252 f  afcdac_if_0/afcdac_off_reg/Q
                         net (fo=1, routed)           0.371     2.623    afcdac_if_0/afcdac_off
    SLICE_X84Y311        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.048     2.671 r  afcdac_if_0/afcdac_on_i_1/O
                         net (fo=1, routed)           0.006     2.677    afcdac_if_0/afcdac_on_i_1_n_0
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.501    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.388     1.908    afcdac_if_0/clk_122
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/afcdac_on_reg/C
                         clock pessimism              0.390     2.299    
                         clock uncertainty            0.206     2.504    
    SLICE_X84Y311        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.551    afcdac_if_0/afcdac_on_reg
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.849ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.452ns  (logic 0.079ns (17.478%)  route 0.373ns (82.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y326                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X78Y326        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.373     0.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X78Y326        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                 15.849    

Slack (MET) :             15.928ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.373ns  (logic 0.080ns (21.448%)  route 0.293ns (78.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y326                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X78Y326        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X78Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X78Y327        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                 15.928    

Slack (MET) :             15.934ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X80Y332        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.288     0.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X80Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X80Y332        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 15.934    

Slack (MET) :             15.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.360ns  (logic 0.079ns (21.944%)  route 0.281ns (78.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X80Y332        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.281     0.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X79Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X79Y332        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                 15.941    

Slack (MET) :             15.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y326                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X78Y326        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.269     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X78Y326        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                 15.953    

Slack (MET) :             15.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.329ns  (logic 0.079ns (24.012%)  route 0.250ns (75.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y327                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X78Y327        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.250     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X78Y327        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X78Y327        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                 15.972    

Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.316ns  (logic 0.080ns (25.316%)  route 0.236ns (74.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X80Y332        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.236     0.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X79Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X79Y332        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             16.059ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (MaxDelay Path 16.276ns)
  Data Path Delay:        0.242ns  (logic 0.079ns (32.645%)  route 0.163ns (67.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.276ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y332                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X80Y332        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.163     0.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X79Y332        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.276    16.276    
    SLICE_X79Y332        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    16.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.301    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                 16.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_syspll

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.280ns (11.429%)  route 2.170ns (88.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.482 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          2.020     5.786    p_0_in__1[1]
    SLICE_X96Y137        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     5.887 r  adc_q[2]_i_1/O
                         net (fo=1, routed)           0.058     5.945    adc_q[2]_i_1_n_0
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.010    10.482    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[2]/C
                         clock pessimism              0.000    10.482    
                         clock uncertainty           -0.922     9.560    
    SLICE_X96Y137        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.585    adc_q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 0.304ns (12.531%)  route 2.122ns (87.469%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.483 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          1.971     5.737    p_0_in__1[1]
    SLICE_X96Y137        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.125     5.862 r  adc_q[7]_i_1/O
                         net (fo=1, routed)           0.059     5.921    adc_q[7]_i_1_n_0
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.011    10.483    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[7]/C
                         clock pessimism              0.000    10.483    
                         clock uncertainty           -0.922     9.561    
    SLICE_X96Y137        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     9.586    adc_q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.216ns (8.974%)  route 2.191ns (91.026%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.339ns = ( 10.477 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.005ns (routing 0.155ns, distribution 0.850ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          2.027     5.793    p_0_in__1[1]
    SLICE_X96Y138        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     5.830 r  adc_q[6]_i_1/O
                         net (fo=1, routed)           0.072     5.902    adc_q[6]_i_1_n_0
    SLICE_X96Y138        FDCE                                         r  adc_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.005    10.477    clk_rf_4x
    SLICE_X96Y138        FDCE                                         r  adc_q_reg[6]/C
                         clock pessimism              0.000    10.477    
                         clock uncertainty           -0.922     9.555    
    SLICE_X96Y138        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.580    adc_q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.580    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.230ns (9.536%)  route 2.182ns (90.464%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.483 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          2.018     5.784    p_0_in__1[1]
    SLICE_X96Y137        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     5.835 r  adc_i[6]_i_1/O
                         net (fo=1, routed)           0.072     5.907    p_0_in[6]
    SLICE_X96Y137        FDCE                                         r  adc_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.011    10.483    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_i_reg[6]/C
                         clock pessimism              0.000    10.483    
                         clock uncertainty           -0.922     9.561    
    SLICE_X96Y137        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.586    adc_i_reg[6]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.230ns (9.555%)  route 2.177ns (90.445%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.483 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          2.019     5.785    p_0_in__1[1]
    SLICE_X96Y137        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     5.836 r  adc_i[7]_i_1/O
                         net (fo=1, routed)           0.066     5.902    p_0_in[7]
    SLICE_X96Y137        FDCE                                         r  adc_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.011    10.483    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_i_reg[7]/C
                         clock pessimism              0.000    10.483    
                         clock uncertainty           -0.922     9.561    
    SLICE_X96Y137        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     9.586    adc_i_reg[7]
  -------------------------------------------------------------------
                         required time                          9.586    
                         arrival time                          -5.902    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.301ns (12.663%)  route 2.076ns (87.337%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.331ns = ( 10.469 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.155ns, distribution 0.842ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          1.912     5.678    p_0_in__1[1]
    SLICE_X96Y145        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.800 r  adc_i[5]_i_1/O
                         net (fo=1, routed)           0.072     5.872    p_0_in[5]
    SLICE_X96Y145        FDCE                                         r  adc_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.997    10.469    clk_rf_4x
    SLICE_X96Y145        FDCE                                         r  adc_i_reg[5]/C
                         clock pessimism              0.000    10.469    
                         clock uncertainty           -0.922     9.547    
    SLICE_X96Y145        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.572    adc_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.269ns (11.293%)  route 2.113ns (88.707%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 10.482 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          1.962     5.728    p_0_in__1[1]
    SLICE_X96Y137        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     5.818 r  adc_q[3]_i_1/O
                         net (fo=1, routed)           0.059     5.877    adc_q[3]_i_1_n_0
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.010    10.482    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[3]/C
                         clock pessimism              0.000    10.482    
                         clock uncertainty           -0.922     9.560    
    SLICE_X96Y137        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     9.585    adc_q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.585    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.230ns (9.867%)  route 2.101ns (90.133%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 10.459 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.155ns, distribution 0.832ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          1.937     5.703    p_0_in__1[1]
    SLICE_X96Y152        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     5.754 r  adc_q[5]_i_1/O
                         net (fo=1, routed)           0.072     5.826    adc_q[5]_i_1_n_0
    SLICE_X96Y152        FDCE                                         r  adc_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.987    10.459    clk_rf_4x
    SLICE_X96Y152        FDCE                                         r  adc_q_reg[5]/C
                         clock pessimism              0.000    10.459    
                         clock uncertainty           -0.922     9.537    
    SLICE_X96Y152        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.562    adc_q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -5.826    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.301ns (12.918%)  route 2.029ns (87.082%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.328ns = ( 10.466 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.155ns, distribution 0.839ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          1.865     5.631    p_0_in__1[1]
    SLICE_X96Y147        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     5.753 r  adc_i[4]_i_1/O
                         net (fo=1, routed)           0.072     5.825    p_0_in[4]
    SLICE_X96Y147        FDCE                                         r  adc_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.994    10.466    clk_rf_4x
    SLICE_X96Y147        FDCE                                         r  adc_i_reg[4]/C
                         clock pessimism              0.000    10.466    
                         clock uncertainty           -0.922     9.544    
    SLICE_X96Y147        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.569    adc_i_reg[4]
  -------------------------------------------------------------------
                         required time                          9.569    
                         arrival time                          -5.825    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out1_syspll rise@8.138ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.230ns (9.996%)  route 2.071ns (90.004%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.322ns = ( 10.460 - 8.138 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.414ns (routing 1.460ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.155ns, distribution 0.833ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.414     3.495    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X85Y316        FDSE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y316        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.574 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.092     3.666    sel_adc_vio[1]
    SLICE_X85Y315        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     3.766 r  adc_i[11]_i_4/O
                         net (fo=26, routed)          1.907     5.673    p_0_in__1[1]
    SLICE_X96Y153        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     5.724 r  adc_i[9]_i_1/O
                         net (fo=1, routed)           0.072     5.796    p_0_in[9]
    SLICE_X96Y153        FDCE                                         r  adc_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      8.138     8.138 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     8.138 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     8.603    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.233 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.448    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.472 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.988    10.460    clk_rf_4x
    SLICE_X96Y153        FDCE                                         r  adc_i_reg[9]/C
                         clock pessimism              0.000    10.460    
                         clock uncertainty           -0.922     9.538    
    SLICE_X96Y153        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.563    adc_i_reg[9]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                  3.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.104ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dl_valid_reg_0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.068ns (8.293%)  route 0.752ns (91.707%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.108ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 f  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.698     2.999    p_0_in__1[0]
    SLICE_X96Y196        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     3.013 r  dl_valid_reg_0_i_1/O
                         net (fo=1, routed)           0.024     3.037    dl_valid_reg_00
    SLICE_X96Y196        FDCE                                         r  dl_valid_reg_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.749     0.965    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  dl_valid_reg_0_reg/C
                         clock pessimism              0.000     0.965    
                         clock uncertainty            0.922     1.887    
    SLICE_X96Y196        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.933    dl_valid_reg_0_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dl_valid_reg_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.089ns (10.621%)  route 0.749ns (89.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.108ns, distribution 0.641ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.698     2.999    p_0_in__1[0]
    SLICE_X96Y196        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     3.034 r  dl_valid_reg_1_i_1/O
                         net (fo=1, routed)           0.021     3.055    dl_valid_reg_10
    SLICE_X96Y196        FDCE                                         r  dl_valid_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.749     0.965    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  dl_valid_reg_1_reg/C
                         clock pessimism              0.000     0.965    
                         clock uncertainty            0.922     1.887    
    SLICE_X96Y196        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.933    dl_valid_reg_1_reg
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.068ns (8.222%)  route 0.759ns (91.778%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.108ns, distribution 0.625ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.705     3.006    p_0_in__1[0]
    SLICE_X96Y212        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     3.020 r  adc_i[3]_i_1/O
                         net (fo=1, routed)           0.024     3.044    p_0_in[3]
    SLICE_X96Y212        FDCE                                         r  adc_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.733     0.949    clk_rf_4x
    SLICE_X96Y212        FDCE                                         r  adc_i_reg[3]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.922     1.871    
    SLICE_X96Y212        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.917    adc_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.068ns (8.213%)  route 0.760ns (91.787%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.108ns, distribution 0.625ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.704     3.005    p_0_in__1[0]
    SLICE_X96Y212        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     3.019 r  adc_i[2]_i_1/O
                         net (fo=1, routed)           0.026     3.045    p_0_in[2]
    SLICE_X96Y212        FDCE                                         r  adc_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.733     0.949    clk_rf_4x
    SLICE_X96Y212        FDCE                                         r  adc_i_reg[2]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.922     1.871    
    SLICE_X96Y212        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.917    adc_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           3.045    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.089ns (10.558%)  route 0.754ns (89.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.108ns, distribution 0.625ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.706     3.007    p_0_in__1[0]
    SLICE_X96Y212        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.035     3.042 r  adc_q[1]_i_1/O
                         net (fo=1, routed)           0.018     3.060    adc_q[1]_i_1_n_0
    SLICE_X96Y212        FDCE                                         r  adc_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.733     0.949    clk_rf_4x
    SLICE_X96Y212        FDCE                                         r  adc_q_reg[1]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.922     1.871    
    SLICE_X96Y212        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.917    adc_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.089ns (10.533%)  route 0.756ns (89.467%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.108ns, distribution 0.625ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.705     3.006    p_0_in__1[0]
    SLICE_X96Y212        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     3.041 r  adc_q[0]_i_1/O
                         net (fo=1, routed)           0.021     3.062    adc_q[0]_i_1_n_0
    SLICE_X96Y212        FDCE                                         r  adc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.733     0.949    clk_rf_4x
    SLICE_X96Y212        FDCE                                         r  adc_q_reg[0]/C
                         clock pessimism              0.000     0.949    
                         clock uncertainty            0.922     1.871    
    SLICE_X96Y212        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.917    adc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.254ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.089ns (9.242%)  route 0.874ns (90.758%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.742ns (routing 0.108ns, distribution 0.634ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.818     3.119    p_0_in__1[0]
    SLICE_X96Y170        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     3.154 r  adc_q[8]_i_1/O
                         net (fo=1, routed)           0.026     3.180    adc_q[8]_i_1_n_0
    SLICE_X96Y170        FDCE                                         r  adc_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.742     0.958    clk_rf_4x
    SLICE_X96Y170        FDCE                                         r  adc_q_reg[8]/C
                         clock pessimism              0.000     0.958    
                         clock uncertainty            0.922     1.880    
    SLICE_X96Y170        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.926    adc_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.068ns (6.967%)  route 0.908ns (93.033%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.108ns, distribution 0.633ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.852     3.153    p_0_in__1[0]
    SLICE_X96Y168        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     3.167 r  adc_q[10]_i_1/O
                         net (fo=1, routed)           0.026     3.193    adc_q[10]_i_1_n_0
    SLICE_X96Y168        FDCE                                         r  adc_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.741     0.957    clk_rf_4x
    SLICE_X96Y168        FDCE                                         r  adc_q_reg[10]/C
                         clock pessimism              0.000     0.957    
                         clock uncertainty            0.922     1.879    
    SLICE_X96Y168        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.925    adc_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.273ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.068ns (6.960%)  route 0.909ns (93.040%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.853     3.154    p_0_in__1[0]
    SLICE_X96Y159        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     3.168 r  adc_i[0]_i_1/O
                         net (fo=1, routed)           0.026     3.194    p_0_in[0]
    SLICE_X96Y159        FDCE                                         r  adc_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.737     0.953    clk_rf_4x
    SLICE_X96Y159        FDCE                                         r  adc_i_reg[0]/C
                         clock pessimism              0.000     0.953    
                         clock uncertainty            0.922     1.875    
    SLICE_X96Y159        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.921    adc_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            adc_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             clk_out1_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.089ns (9.036%)  route 0.896ns (90.964%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.922ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.549ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.333ns (routing 0.797ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.742ns (routing 0.108ns, distribution 0.634ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.333     2.217    vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X85Y315        FDRE                                         r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y315        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.256 r  vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.030     2.286    md_vio[0]
    SLICE_X85Y315        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015     2.301 r  adc_i[11]_i_3/O
                         net (fo=26, routed)          0.840     3.141    p_0_in__1[0]
    SLICE_X96Y169        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     3.176 r  adc_q[9]_i_1/O
                         net (fo=1, routed)           0.026     3.202    adc_q[9]_i_1_n_0
    SLICE_X96Y169        FDCE                                         r  adc_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.197    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.216 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.742     0.958    clk_rf_4x
    SLICE_X96Y169        FDCE                                         r  adc_q_reg[9]/C
                         clock pessimism              0.000     0.958    
                         clock uncertainty            0.922     1.880    
    SLICE_X96Y169        FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.926    adc_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           3.202    
  -------------------------------------------------------------------
                         slack                                  1.276    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out2_syspll

Setup :            0  Failing Endpoints,  Worst Slack       13.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.454ns  (required time - arrival time)
  Source:                 afcdac_if_0/r_dac_cs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.789ns  (clk_out2_syspll rise@16145.136ns - clk_out1_clk_wiz rise@16129.347ns)
  Data Path Delay:        0.836ns  (logic 0.131ns (15.670%)  route 0.705ns (84.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.997ns = ( 16148.133 - 16145.136 ) 
    Source Clock Delay      (SCD):    3.494ns = ( 16132.841 - 16129.347 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.026ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.760ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.413ns (routing 1.460ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.650ns, distribution 1.008ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                  16129.347 16129.347 r  
    AL8                                               0.000 16129.347 r  clk_in1_p (IN)
                         net (fo=0)                   0.000 16129.347    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489 16129.836 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050 16129.886    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 16129.886 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397 16130.283    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127 16130.156 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244 16130.400    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 16130.429 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.413 16132.842    afcdac_if_0/clk_61
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/r_dac_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079 16132.921 f  afcdac_if_0/r_dac_cs_reg/Q
                         net (fo=7, routed)           0.106 16133.027    afcdac_if_0/r_dac_cs_reg_n_0
    SLICE_X85Y311        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052 16133.079 r  afcdac_if_0/DAC_CS_INST_0/O
                         net (fo=2, routed)           0.599 16133.678    fpga_rx_0/ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X85Y276        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                  16145.136 16145.136 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000 16145.136 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465 16145.601    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630 16146.230 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220 16146.450    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 16146.475 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.658 16148.133    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y276        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]/C
                         clock pessimism              0.000 16148.133    
                         clock uncertainty           -1.026 16147.106    
    SLICE_X85Y276        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025 16147.132    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]
  -------------------------------------------------------------------
                         required time                      16147.131    
                         arrival time                       -16133.678    
  -------------------------------------------------------------------
                         slack                                 13.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 afcdac_if_0/r_dac_cs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.061ns (14.988%)  route 0.346ns (85.012%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.372ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.026ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.760ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.329ns (routing 0.797ns, distribution 0.532ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.429ns, distribution 0.723ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.329     2.213    afcdac_if_0/clk_61
    SLICE_X84Y311        FDCE                                         r  afcdac_if_0/r_dac_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y311        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.252 f  afcdac_if_0/r_dac_cs_reg/Q
                         net (fo=7, routed)           0.060     2.312    afcdac_if_0/r_dac_cs_reg_n_0
    SLICE_X85Y311        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     2.334 r  afcdac_if_0/DAC_CS_INST_0/O
                         net (fo=2, routed)           0.286     2.620    fpga_rx_0/ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X85Y276        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.152     1.372    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y276        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]/C
                         clock pessimism              0.000     1.372    
                         clock uncertainty            1.026     2.398    
    SLICE_X85Y276        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.445    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_syspll

Setup :            0  Failing Endpoints,  Worst Slack        5.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.194ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.894ns  (clk_out2_syspll rise@8072.568ns - clk_out2_clk_wiz rise@8064.673ns)
  Data Path Delay:        1.363ns  (logic 0.077ns (5.649%)  route 1.286ns (94.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 8075.585 - 8072.568 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 8067.949 - 8064.673 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.650ns, distribution 1.028ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                   8064.673  8064.673 r  
    AL8                                               0.000  8064.673 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  8064.673    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489  8065.163 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  8065.212    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  8065.212 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397  8065.609    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127  8065.482 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  8065.732    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  8065.760 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188  8067.948    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  8068.025 r  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           1.286  8069.312    fpga_rx_0/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                   8072.568  8072.568 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000  8072.568 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465  8073.033    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  8073.663 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  8073.883    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  8073.907 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.678  8075.585    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000  8075.585    
                         clock uncertainty           -1.019  8074.565    
    SLICE_X82Y280        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060  8074.505    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                       8074.505    
                         arrival time                       -8069.312    
  -------------------------------------------------------------------
                         slack                                  5.194    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_ck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.894ns  (clk_out2_syspll rise@8072.568ns - clk_out2_clk_wiz rise@8064.673ns)
  Data Path Delay:        1.409ns  (logic 0.164ns (11.639%)  route 1.245ns (88.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 8075.581 - 8072.568 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 8067.939 - 8064.673 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.178ns (routing 1.356ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.650ns, distribution 1.024ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                   8064.673  8064.673 r  
    AL8                                               0.000  8064.673 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  8064.673    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489  8065.163 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  8065.212    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  8065.212 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397  8065.609    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127  8065.482 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  8065.732    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  8065.760 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.178  8067.938    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_ck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  8068.015 r  fpga_tx_0/r_rpi_ck_reg/Q
                         net (fo=6, routed)           1.173  8069.188    fpga_rx_0/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X79Y300        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088  8069.275 r  fpga_rx_0/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.072  8069.347    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                   8072.568  8072.568 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000  8072.568 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465  8073.033    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  8073.663 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  8073.883    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  8073.907 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.674  8075.581    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000  8075.581    
                         clock uncertainty           -1.019  8074.561    
    SLICE_X79Y300        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025  8074.586    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       8074.586    
                         arrival time                       -8069.348    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_dw_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.894ns  (clk_out2_syspll rise@8072.568ns - clk_out2_clk_wiz rise@8064.673ns)
  Data Path Delay:        1.389ns  (logic 0.116ns (8.351%)  route 1.273ns (91.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 8075.581 - 8072.568 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 8067.939 - 8064.673 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.178ns (routing 1.356ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.650ns, distribution 1.024ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                   8064.673  8064.673 r  
    AL8                                               0.000  8064.673 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  8064.673    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489  8065.163 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  8065.212    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  8065.212 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397  8065.609    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127  8065.482 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  8065.732    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  8065.760 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.178  8067.938    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_dw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079  8068.018 r  fpga_tx_0/r_rpi_dw_reg/Q
                         net (fo=4, routed)           1.207  8069.225    fpga_rx_0/ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X79Y300        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.037  8069.262 r  fpga_rx_0/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.066  8069.328    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                   8072.568  8072.568 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000  8072.568 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465  8073.033    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  8073.663 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  8073.883    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  8073.907 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.674  8075.581    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000  8075.581    
                         clock uncertainty           -1.019  8074.561    
    SLICE_X79Y300        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025  8074.586    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       8074.586    
                         arrival time                       -8069.328    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.894ns  (clk_out2_syspll rise@8072.568ns - clk_out2_clk_wiz rise@8064.673ns)
  Data Path Delay:        1.332ns  (logic 0.178ns (13.363%)  route 1.154ns (86.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 8075.580 - 8072.568 ) 
    Source Clock Delay      (SCD):    3.275ns = ( 8067.949 - 8064.673 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.188ns (routing 1.356ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.650ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                   8064.673  8064.673 r  
    AL8                                               0.000  8064.673 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  8064.673    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489  8065.163 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  8065.212    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  8065.212 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397  8065.609    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127  8065.482 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  8065.732    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  8065.760 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.188  8067.948    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  8068.025 r  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           1.096  8069.122    fpga_rx_0/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X79Y300        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  8069.223 r  fpga_rx_0/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.058  8069.281    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                   8072.568  8072.568 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000  8072.568 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465  8073.033    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  8073.663 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  8073.883    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  8073.907 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.673  8075.580    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000  8075.580    
                         clock uncertainty           -1.019  8074.560    
    SLICE_X79Y300        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025  8074.585    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       8074.585    
                         arrival time                       -8069.281    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_ck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.894ns  (clk_out2_syspll rise@8072.568ns - clk_out2_clk_wiz rise@8064.673ns)
  Data Path Delay:        1.165ns  (logic 0.076ns (6.524%)  route 1.089ns (93.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 8075.585 - 8072.568 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 8067.939 - 8064.673 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.178ns (routing 1.356ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.650ns, distribution 1.028ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                   8064.673  8064.673 r  
    AL8                                               0.000  8064.673 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  8064.673    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489  8065.163 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  8065.212    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  8065.212 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397  8065.609    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127  8065.482 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  8065.732    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  8065.760 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.178  8067.938    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_ck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076  8068.015 r  fpga_tx_0/r_rpi_ck_reg/Q
                         net (fo=6, routed)           1.089  8069.104    fpga_rx_0/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                   8072.568  8072.568 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000  8072.568 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465  8073.033    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  8073.663 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  8073.883    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  8073.907 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.678  8075.585    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.000  8075.585    
                         clock uncertainty           -1.019  8074.565    
    SLICE_X82Y280        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061  8074.504    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                       8074.504    
                         arrival time                       -8069.104    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 fpga_tx_0/r_rpi_dw_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.894ns  (clk_out2_syspll rise@8072.568ns - clk_out2_clk_wiz rise@8064.673ns)
  Data Path Delay:        1.015ns  (logic 0.079ns (7.783%)  route 0.936ns (92.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 8075.585 - 8072.568 ) 
    Source Clock Delay      (SCD):    3.265ns = ( 8067.939 - 8064.673 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      2.178ns (routing 1.356ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.650ns, distribution 1.028ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                   8064.673  8064.673 r  
    AL8                                               0.000  8064.673 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  8064.673    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489  8065.163 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  8065.212    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  8065.212 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397  8065.609    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127  8065.482 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  8065.732    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  8065.760 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          2.178  8067.938    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_dw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079  8068.018 r  fpga_tx_0/r_rpi_dw_reg/Q
                         net (fo=4, routed)           0.936  8068.954    fpga_rx_0/ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                   8072.568  8072.568 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000  8072.568 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465  8073.033    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  8073.663 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  8073.883    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  8073.907 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.678  8075.585    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000  8075.585    
                         clock uncertainty           -1.019  8074.565    
    SLICE_X82Y280        SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.060  8074.505    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                       8074.505    
                         arrival time                       -8068.953    
  -------------------------------------------------------------------
                         slack                                  5.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 fpga_tx_0/r_rpi_dw_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.039ns (7.529%)  route 0.479ns (92.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.201ns (routing 0.742ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.429ns, distribution 0.744ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.201     2.089    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_dw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.128 r  fpga_tx_0/r_rpi_dw_reg/Q
                         net (fo=4, routed)           0.479     2.607    fpga_rx_0/ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.173     1.393    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000     1.393    
                         clock uncertainty            1.019     2.412    
    SLICE_X82Y280        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.016     2.428    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 fpga_tx_0/r_rpi_ck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.038ns (6.219%)  route 0.573ns (93.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.201ns (routing 0.742ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.429ns, distribution 0.744ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.201     2.089    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_ck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.127 r  fpga_tx_0/r_rpi_ck_reg/Q
                         net (fo=6, routed)           0.573     2.700    fpga_rx_0/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.173     1.393    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
                         clock pessimism              0.000     1.393    
                         clock uncertainty            1.019     2.412    
    SLICE_X82Y280        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.016     2.428    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.079ns (11.567%)  route 0.604ns (88.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.206ns (routing 0.742ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.171ns (routing 0.429ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.206     2.094    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.132 r  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.583     2.715    fpga_rx_0/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X79Y300        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.756 r  fpga_rx_0/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.021     2.777    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.171     1.391    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.391    
                         clock uncertainty            1.019     2.410    
    SLICE_X79Y300        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.456    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 fpga_tx_0/r_rpi_dw_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.053ns (7.507%)  route 0.653ns (92.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.201ns (routing 0.742ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.429ns, distribution 0.743ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.201     2.089    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_dw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.128 r  fpga_tx_0/r_rpi_dw_reg/Q
                         net (fo=4, routed)           0.629     2.757    fpga_rx_0/ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X79Y300        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.014     2.771 r  fpga_rx_0/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.024     2.795    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.172     1.392    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.392    
                         clock uncertainty            1.019     2.411    
    SLICE_X79Y300        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.457    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 fpga_tx_0/r_rpi_ck_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.073ns (10.139%)  route 0.647ns (89.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.201ns (routing 0.742ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.429ns, distribution 0.743ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.201     2.089    fpga_tx_0/clk_out2
    SLICE_X85Y262        FDCE                                         r  fpga_tx_0/r_rpi_ck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y262        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.127 r  fpga_tx_0/r_rpi_ck_reg/Q
                         net (fo=6, routed)           0.621     2.748    fpga_rx_0/ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X79Y300        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     2.783 r  fpga_rx_0/ila_0/inst/ila_core_inst/probeDelay1[0]_i_1__0/O
                         net (fo=1, routed)           0.026     2.809    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.172     1.392    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X79Y300        FDRE                                         r  fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.392    
                         clock uncertainty            1.019     2.411    
    SLICE_X79Y300        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.457    fpga_rx_0/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 fpga_tx_0/r_rpi_cs_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.038ns (5.337%)  route 0.674ns (94.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.019ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.746ns
    Phase Error              (PE):    0.645ns
  Clock Net Delay (Source):      1.206ns (routing 0.742ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.173ns (routing 0.429ns, distribution 0.744ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.871    clk_wiz_0/inst/clk_out2_clk_wiz
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.888 r  clk_wiz_0/inst/clkout2_buf/O
    X3Y4 (CLOCK_ROOT)    net (fo=43, routed)          1.206     2.094    fpga_tx_0/clk_out2
    SLICE_X85Y294        FDPE                                         r  fpga_tx_0/r_rpi_cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y294        FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.132 r  fpga_tx_0/r_rpi_cs_reg/Q
                         net (fo=9, routed)           0.674     2.806    fpga_rx_0/ila_0/inst/ila_core_inst/probe0[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.326     0.326    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.201    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.220 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.173     1.393    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000     1.393    
                         clock uncertainty            1.019     2.412    
    SLICE_X82Y280        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.017     2.429    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_syspll
  To Clock:  clk_out2_syspll

Setup :            0  Failing Endpoints,  Worst Slack        5.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.829ns  (logic 0.078ns (2.757%)  route 2.751ns (97.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 133.227 - 130.203 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 123.886 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.650ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.154   123.886    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078   123.964 r  adc_clk_32mhz_reg[5]/Q
                         net (fo=4, routed)           2.751   126.715    fpga_rx_0/ila_0/inst/ila_core_inst/probe9[0]
    SLICE_X85Y265        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.685   133.227    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y265        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism             -0.701   132.526    
                         clock uncertainty           -0.424   132.102    
    SLICE_X85Y265        SRL16E (Setup_B6LUT_SLICEM_CLK_D)
                                                     -0.061   132.041    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                        132.041    
                         arrival time                        -126.715    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 adc_clk_32mhz_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.819ns  (logic 0.078ns (2.767%)  route 2.741ns (97.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns = ( 133.227 - 130.203 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 123.886 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.650ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.154   123.886    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078   123.964 r  adc_clk_32mhz_reg[5]/Q
                         net (fo=4, routed)           2.741   126.705    fpga_rx_0/ila_0/inst/ila_core_inst/probe8[0]
    SLICE_X85Y265        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.685   133.227    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y265        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK
                         clock pessimism             -0.701   132.526    
                         clock uncertainty           -0.424   132.102    
    SLICE_X85Y265        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060   132.042    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8
  -------------------------------------------------------------------
                         required time                        132.042    
                         arrival time                        -126.705    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.475ns  (required time - arrival time)
  Source:                 adc_q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.677ns  (logic 0.078ns (2.914%)  route 2.599ns (97.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 133.237 - 130.203 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 123.885 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.153ns (routing 0.170ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.650ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.153   123.885    clk_rf_4x
    SLICE_X96Y170        FDCE                                         r  adc_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y170        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.963 r  adc_q_reg[8]/Q
                         net (fo=3, routed)           2.599   126.562    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[8]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.695   133.237    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism             -0.701   132.536    
                         clock uncertainty           -0.424   132.112    
    SLICE_X85Y261        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.075   132.037    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                        132.037    
                         arrival time                        -126.562    
  -------------------------------------------------------------------
                         slack                                  5.475    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 adc_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.646ns  (logic 0.078ns (2.948%)  route 2.568ns (97.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 133.237 - 130.203 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 123.886 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.650ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.154   123.886    clk_rf_4x
    SLICE_X96Y138        FDCE                                         r  adc_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.964 r  adc_q_reg[6]/Q
                         net (fo=3, routed)           2.568   126.532    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[6]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.695   133.237    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
                         clock pessimism             -0.701   132.536    
                         clock uncertainty           -0.424   132.112    
    SLICE_X85Y261        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.057   132.055    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8
  -------------------------------------------------------------------
                         required time                        132.055    
                         arrival time                        -126.532    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 adc_i_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.508ns  (logic 0.078ns (3.110%)  route 2.430ns (96.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 133.220 - 130.203 ) 
    Source Clock Delay      (SCD):    1.803ns = ( 123.868 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.136ns (routing 0.170ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.650ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.136   123.868    clk_rf_4x
    SLICE_X96Y153        FDCE                                         r  adc_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y153        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.946 r  adc_i_reg[9]/Q
                         net (fo=3, routed)           2.430   126.376    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[9]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.678   133.220    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism             -0.701   132.519    
                         clock uncertainty           -0.424   132.095    
    SLICE_X82Y280        SRL16E (Setup_G5LUT_SLICEM_CLK_D)
                                                     -0.082   132.013    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                        132.013    
                         arrival time                        -126.376    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 adc_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.488ns  (logic 0.078ns (3.135%)  route 2.410ns (96.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 133.220 - 130.203 ) 
    Source Clock Delay      (SCD):    1.813ns = ( 123.878 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.170ns, distribution 0.976ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.650ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.146   123.878    clk_rf_4x
    SLICE_X96Y145        FDCE                                         r  adc_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y145        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.956 r  adc_i_reg[5]/Q
                         net (fo=3, routed)           2.410   126.366    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[5]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.678   133.220    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
                         clock pessimism             -0.701   132.519    
                         clock uncertainty           -0.424   132.095    
    SLICE_X82Y280        SRL16E (Setup_C5LUT_SLICEM_CLK_D)
                                                     -0.074   132.021    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8
  -------------------------------------------------------------------
                         required time                        132.021    
                         arrival time                        -126.366    
  -------------------------------------------------------------------
                         slack                                  5.655    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 adc_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.469ns  (logic 0.078ns (3.159%)  route 2.391ns (96.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 133.237 - 130.203 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 123.881 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.149ns (routing 0.170ns, distribution 0.979ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.650ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.149   123.881    clk_rf_4x
    SLICE_X96Y165        FDCE                                         r  adc_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.959 r  adc_i_reg[11]/Q
                         net (fo=3, routed)           2.391   126.350    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[11]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.695   133.237    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism             -0.701   132.536    
                         clock uncertainty           -0.424   132.112    
    SLICE_X85Y261        SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060   132.052    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                        132.052    
                         arrival time                        -126.350    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 adc_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.436ns  (logic 0.079ns (3.243%)  route 2.357ns (96.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 133.237 - 130.203 ) 
    Source Clock Delay      (SCD):    1.832ns = ( 123.897 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.165ns (routing 0.170ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.650ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.165   123.897    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079   123.976 r  adc_q_reg[2]/Q
                         net (fo=3, routed)           2.357   126.333    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[2]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.695   133.237    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism             -0.701   132.536    
                         clock uncertainty           -0.424   132.112    
    SLICE_X85Y261        SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.060   132.052    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                        132.052    
                         arrival time                        -126.333    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 adc_q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.433ns  (logic 0.078ns (3.206%)  route 2.355ns (96.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 133.237 - 130.203 ) 
    Source Clock Delay      (SCD):    1.818ns = ( 123.883 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.151ns (routing 0.170ns, distribution 0.981ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.650ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.151   123.883    clk_rf_4x
    SLICE_X96Y167        FDCE                                         r  adc_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.961 r  adc_q_reg[11]/Q
                         net (fo=3, routed)           2.355   126.316    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[11]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.695   133.237    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8/CLK
                         clock pessimism             -0.701   132.536    
                         clock uncertainty           -0.424   132.112    
    SLICE_X85Y261        SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.077   132.035    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][28]_srl8
  -------------------------------------------------------------------
                         required time                        132.035    
                         arrival time                        -126.316    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 adc_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (clk_out2_syspll rise@130.203ns - clk_out1_syspll rise@122.065ns)
  Data Path Delay:        2.420ns  (logic 0.078ns (3.223%)  route 2.342ns (96.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 133.237 - 130.203 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 123.884 - 122.065 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.152ns (routing 0.170ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.650ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                    122.065   122.065 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   122.065 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521   122.586    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   122.459 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   122.704    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   122.732 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.152   123.884    clk_rf_4x
    SLICE_X96Y168        FDCE                                         r  adc_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y168        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078   123.962 r  adc_q_reg[10]/Q
                         net (fo=3, routed)           2.342   126.304    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[10]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                    130.203   130.203 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   130.203 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465   130.668    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   131.298 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   131.518    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   131.542 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.695   133.237    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8/CLK
                         clock pessimism             -0.701   132.536    
                         clock uncertainty           -0.424   132.112    
    SLICE_X85Y261        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.075   132.037    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][27]_srl8
  -------------------------------------------------------------------
                         required time                        132.037    
                         arrival time                        -126.304    
  -------------------------------------------------------------------
                         slack                                  5.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 adc_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.058ns (4.008%)  route 1.389ns (95.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.711ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.011     2.345    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.403 r  adc_i_reg[7]/Q
                         net (fo=3, routed)           1.389     3.792    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[7]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.899     2.571    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.701     3.272    
                         clock uncertainty            0.424     3.696    
    SLICE_X82Y280        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     3.748    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                         -3.748    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 adc_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.058ns (3.943%)  route 1.413ns (96.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.996ns (routing 0.155ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.711ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.996     2.330    clk_rf_4x
    SLICE_X96Y159        FDCE                                         r  adc_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y159        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.388 r  adc_i_reg[0]/Q
                         net (fo=3, routed)           1.413     3.801    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.899     2.571    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.701     3.272    
                         clock uncertainty            0.424     3.696    
    SLICE_X82Y280        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     3.725    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adc_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.058ns (3.887%)  route 1.434ns (96.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.987ns (routing 0.155ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.711ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.987     2.321    clk_rf_4x
    SLICE_X96Y152        FDCE                                         r  adc_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y152        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.379 r  adc_q_reg[5]/Q
                         net (fo=3, routed)           1.434     3.813    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[5]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.917     2.589    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.701     3.290    
                         clock uncertainty            0.424     3.714    
    SLICE_X85Y261        SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.020     3.734    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -3.734    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adc_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.058ns (3.823%)  route 1.459ns (96.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.994ns (routing 0.155ns, distribution 0.839ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.711ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.994     2.328    clk_rf_4x
    SLICE_X96Y147        FDCE                                         r  adc_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y147        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.386 r  adc_i_reg[4]/Q
                         net (fo=3, routed)           1.459     3.845    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[4]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.899     2.571    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism              0.701     3.272    
                         clock uncertainty            0.424     3.696    
    SLICE_X82Y280        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     3.751    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         -3.751    
                         arrival time                           3.845    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adc_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.058ns (3.803%)  route 1.467ns (96.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.011ns (routing 0.155ns, distribution 0.856ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.711ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.011     2.345    clk_rf_4x
    SLICE_X96Y137        FDCE                                         r  adc_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y137        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.403 r  adc_q_reg[7]/Q
                         net (fo=3, routed)           1.467     3.870    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[7]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.917     2.589    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.701     3.290    
                         clock uncertainty            0.424     3.714    
    SLICE_X85Y261        SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.055     3.769    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         -3.769    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adc_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.058ns (3.752%)  route 1.488ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.004ns (routing 0.155ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.711ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.004     2.338    clk_rf_4x
    SLICE_X96Y169        FDCE                                         r  adc_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y169        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.396 r  adc_q_reg[9]/Q
                         net (fo=3, routed)           1.488     3.884    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[9]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.917     2.589    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.701     3.290    
                         clock uncertainty            0.424     3.714    
    SLICE_X85Y261        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.055     3.769    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                         -3.769    
                         arrival time                           3.884    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 adc_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.058ns (3.730%)  route 1.497ns (96.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.977ns (routing 0.155ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.711ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.977     2.311    clk_rf_4x
    SLICE_X96Y212        FDCE                                         r  adc_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.369 r  adc_i_reg[2]/Q
                         net (fo=3, routed)           1.497     3.866    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[2]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.899     2.571    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.701     3.272    
                         clock uncertainty            0.424     3.696    
    SLICE_X82Y280        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.728    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -3.728    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 adc_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.058ns (3.671%)  route 1.522ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.977ns (routing 0.155ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.711ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.977     2.311    clk_rf_4x
    SLICE_X96Y212        FDCE                                         r  adc_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.369 r  adc_q_reg[0]/Q
                         net (fo=3, routed)           1.522     3.891    fpga_rx_0/ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.917     2.589    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X85Y261        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.701     3.290    
                         clock uncertainty            0.424     3.714    
    SLICE_X85Y261        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     3.743    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -3.743    
                         arrival time                           3.891    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 adc_i_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.058ns (3.680%)  route 1.518ns (96.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.326ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.992ns (routing 0.155ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.711ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          0.992     2.326    clk_rf_4x
    SLICE_X96Y156        FDCE                                         r  adc_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y156        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.384 r  adc_i_reg[8]/Q
                         net (fo=3, routed)           1.518     3.902    fpga_rx_0/ila_0/inst/ila_core_inst/probe5[8]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.899     2.571    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.701     3.272    
                         clock uncertainty            0.424     3.696    
    SLICE_X82Y280        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.056     3.752    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           3.902    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 adc_clk_32mhz_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_syspll  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_syspll  {rise@0.000ns fall@65.101ns period=130.203ns})
  Path Group:             clk_out2_syspll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_syspll rise@0.000ns - clk_out1_syspll rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.059ns (3.839%)  route 1.478ns (96.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.604ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.001ns (routing 0.155ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.711ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.465     0.465    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.310    syspll_0/inst/clk_out1_syspll
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.334 r  syspll_0/inst/clkout1_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=37, routed)          1.001     2.335    clk_rf_4x
    SLICE_X96Y196        FDCE                                         r  adc_clk_32mhz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.394 r  adc_clk_32mhz_reg[4]/Q
                         net (fo=9, routed)           1.478     3.872    fpga_rx_0/ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_syspll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  u_bufg_26mhz/O
                         net (fo=1, routed)           0.521     0.521    syspll_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  syspll_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    syspll_0/inst/clk_out2_syspll
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  syspll_0/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=487, routed)         1.899     2.571    fpga_rx_0/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X82Y280        SRL16E                                       r  fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.701     3.272    
                         clock uncertainty            0.424     3.696    
    SLICE_X82Y280        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     3.722    fpga_rx_0/ila_0/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           3.872    
  -------------------------------------------------------------------
                         slack                                  0.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       15.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.079ns (8.817%)  route 0.817ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 20.075 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.327ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.817     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.154    20.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.385    19.691    
                         clock uncertainty           -0.086    19.605    
    SLICE_X85Y323        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    19.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.539    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.079ns (8.817%)  route 0.817ns (91.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.800ns = ( 20.075 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.154ns (routing 1.327ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.817     4.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.154    20.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism             -0.385    19.691    
                         clock uncertainty           -0.086    19.605    
    SLICE_X85Y323        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    19.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.539    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.079ns (8.847%)  route 0.814ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 20.072 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.327ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.814     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.151    20.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.385    19.688    
                         clock uncertainty           -0.086    19.602    
    SLICE_X85Y325        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    19.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.079ns (8.847%)  route 0.814ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 20.072 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.327ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.814     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.151    20.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.385    19.688    
                         clock uncertainty           -0.086    19.602    
    SLICE_X85Y325        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    19.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.079ns (8.847%)  route 0.814ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 20.072 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.327ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.814     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.151    20.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.385    19.688    
                         clock uncertainty           -0.086    19.602    
    SLICE_X85Y325        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    19.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.079ns (8.847%)  route 0.814ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.797ns = ( 20.072 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.151ns (routing 1.327ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.814     4.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X85Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.151    20.072    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X85Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.385    19.688    
                         clock uncertainty           -0.086    19.602    
    SLICE_X85Y325        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    19.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.536    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 15.156    

Slack (MET) :             15.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.079ns (9.553%)  route 0.748ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 20.062 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.327ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.748     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y324        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.141    20.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.385    19.678    
                         clock uncertainty           -0.086    19.592    
    SLICE_X84Y324        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    19.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         19.526    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                 15.213    

Slack (MET) :             15.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.079ns (9.553%)  route 0.748ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 20.062 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.327ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.748     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y324        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.141    20.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.385    19.678    
                         clock uncertainty           -0.086    19.592    
    SLICE_X84Y324        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    19.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         19.526    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                 15.213    

Slack (MET) :             15.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.079ns (9.553%)  route 0.748ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 20.062 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.327ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.748     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y324        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.141    20.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.385    19.678    
                         clock uncertainty           -0.086    19.592    
    SLICE_X84Y324        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    19.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         19.526    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                 15.213    

Slack (MET) :             15.213ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz rise@16.276ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.079ns (9.553%)  route 0.748ns (90.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 20.062 - 16.276 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.156ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.405ns (routing 1.460ns, distribution 0.945ns)
  Clock Net Delay (Destination): 2.141ns (routing 1.327ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.809 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.053    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.081 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.405     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X83Y323        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y323        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.565 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.748     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X84Y324        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     16.276    16.276 r  
    AL8                                               0.000    16.276 r  clk_in1_p (IN)
                         net (fo=0)                   0.000    16.276    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    16.669 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.709    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.709 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    17.053    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    17.683 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    17.897    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.921 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        2.141    20.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.385    19.678    
                         clock uncertainty           -0.086    19.592    
    SLICE_X84Y324        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    19.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         19.526    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                 15.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    -0.213ns
  Clock Net Delay (Source):      1.322ns (routing 0.797ns, distribution 0.525ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.892ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.322     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X84Y324        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y324        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.245 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.091     2.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X84Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.498     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X84Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.213     2.226    
    SLICE_X84Y325        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.481ns (routing 0.892ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.481     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.243     2.239    
    SLICE_X80Y326        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.305ns (routing 0.797ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.892ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.722 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.867    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.884 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.305     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.228 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.125     2.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X80Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_wiz_0/inst/clk_in1_clk_wiz
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.331 r  clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.496    clk_wiz_0/inst/clk_out1_clk_wiz
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.515 r  clk_wiz_0/inst/clkout1_buf/O
    X2Y4 (CLOCK_ROOT)    net (fo=4042, routed)        1.477     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.243     2.235    
    SLICE_X80Y326        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.215    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.328ns (12.893%)  route 2.216ns (87.107%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns = ( 52.940 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.612ns (routing 0.512ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.866     9.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.612    52.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.294    57.234    
                         clock uncertainty           -0.035    57.199    
    SLICE_X86Y323        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    57.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.133    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 47.214    

Slack (MET) :             47.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.328ns (12.898%)  route 2.215ns (87.102%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 52.942 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.512ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.865     9.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.614    52.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.294    57.236    
                         clock uncertainty           -0.035    57.201    
    SLICE_X86Y323        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.135    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 47.217    

Slack (MET) :             47.217ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.328ns (12.898%)  route 2.215ns (87.102%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.942ns = ( 52.942 - 50.000 ) 
    Source Clock Delay      (SCD):    7.375ns
    Clock Pessimism Removal (CPR):    4.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.563ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.512ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.243     5.543    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.571 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.804     7.375    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X88Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     7.454 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.184     7.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X88Y104        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     7.790 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.166     7.956    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X86Y104        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     8.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.865     9.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X86Y323        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.839    51.304    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.614    52.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X86Y323        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.294    57.236    
                         clock uncertainty           -0.035    57.201    
    SLICE_X86Y323        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.135    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 47.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.348ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.011ns (routing 0.312ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.347ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.011     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.124     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.152     6.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -4.144     2.204    
    SLICE_X83Y325        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.348ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.011ns (routing 0.312ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.347ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.011     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.124     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.152     6.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -4.144     2.204    
    SLICE_X83Y325        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.348ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.011ns (routing 0.312ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.347ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.011     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.124     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.152     6.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -4.144     2.204    
    SLICE_X83Y325        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.348ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.011ns (routing 0.312ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.347ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.011     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.124     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.152     6.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -4.144     2.204    
    SLICE_X83Y325        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.348ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.011ns (routing 0.312ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.347ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.011     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X81Y327        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y327        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.184 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.124     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X83Y325        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.152     6.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y325        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism             -4.144     2.204    
    SLICE_X83Y325        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    4.174ns
  Clock Net Delay (Source):      1.014ns (routing 0.312ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.347ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.014     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y328        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y328        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.187 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.098     2.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X79Y329        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.147     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y329        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.174     2.169    
    SLICE_X79Y329        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.149    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.021ns (routing 0.312ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.347ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.021     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y324        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y324        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.124     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.147     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.144     2.199    
    SLICE_X78Y326        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.021ns (routing 0.312ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.347ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.021     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y324        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y324        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.124     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.147     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.144     2.199    
    SLICE_X78Y326        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.021ns (routing 0.312ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.347ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.021     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y324        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y324        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.124     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.147     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.144     2.199    
    SLICE_X78Y326        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    4.144ns
  Clock Net Delay (Source):      1.021ns (routing 0.312ns, distribution 0.709ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.347ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.652     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.134 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.021     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X79Y324        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y324        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.194 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.124     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X78Y326        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.877     5.177    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.196 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y3 (CLOCK_ROOT)    net (fo=494, routed)         1.147     6.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X78Y326        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.144     2.199    
    SLICE_X78Y326        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.139    





