// Seed: 4185538013
module module_0 ();
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1;
  assign (highz1, strong0) id_1.id_1 = id_1[("")];
  id_2(
      .id_0(id_1), .id_1(id_1), .id_2(id_3), .id_3(id_3), .id_4(1 == (id_4)), .id_5(1)
  );
  wire id_5;
  module_0();
endmodule
module module_2 (
    input  uwire id_0,
    output uwire id_1,
    output uwire id_2
);
  assign id_2 = 1;
  module_0();
endmodule
