--------------------
Cycle:1
Pre-Issue Buffer:
	Entry 0:		[ADDI	R0, R1, #1]
	Entry 1:		[ADDI	R0, R2, #2]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:2
Pre-Issue Buffer:
	Entry 0:		[ADDI	R0, R2, #2]
	Entry 1:		[ADDI	R0, R3, #3]
	Entry 2:		[ADDI	R0, R4, #4]
	Entry 3:	
Pre_ALU Queue:
	Entry 0:		[ADDI	R0, R1, #1]
	Entry 1:	
Post_ALU Queue:
	Entry 0:	
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:3
Pre-Issue Buffer:
	Entry 0:		[ADDI	R0, R3, #3]
	Entry 1:		[ADDI	R0, R4, #4]
	Entry 2:		[ADDI	R0, R5, #5]
	Entry 3:		[ADDI	R0, R6, #6]
Pre_ALU Queue:
	Entry 0:		[ADDI	R0, R2, #2]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADDI	R0, R1, #1]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	0	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:4
Pre-Issue Buffer:
	Entry 0:		[ADDI	R0, R4, #4]
	Entry 1:		[ADDI	R0, R5, #5]
	Entry 2:		[ADDI	R0, R6, #6]
	Entry 3:		[ADD	R1, R1, R1]
Pre_ALU Queue:
	Entry 0:		[ADDI	R0, R3, #3]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADDI	R0, R2, #2]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	1	0	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:5
Pre-Issue Buffer:
	Entry 0:		[ADDI	R0, R5, #5]
	Entry 1:		[ADDI	R0, R6, #6]
	Entry 2:		[ADD	R1, R1, R1]
	Entry 3:		[ADD	R2, R2, R2]
Pre_ALU Queue:
	Entry 0:		[ADDI	R0, R4, #4]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADDI	R0, R3, #3]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	1	2	0	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:6
Pre-Issue Buffer:
	Entry 0:		[ADDI	R0, R6, #6]
	Entry 1:		[ADD	R1, R1, R1]
	Entry 2:		[ADD	R2, R2, R2]
	Entry 3:		[ADD	R3, R3, R3]
Pre_ALU Queue:
	Entry 0:		[ADDI	R0, R5, #5]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADDI	R0, R4, #4]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	1	2	3	0	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:7
Pre-Issue Buffer:
	Entry 0:		[ADD	R1, R1, R1]
	Entry 1:		[ADD	R2, R2, R2]
	Entry 2:		[ADD	R3, R3, R3]
	Entry 3:		[ADD	R4, R4, R4]
Pre_ALU Queue:
	Entry 0:		[ADDI	R0, R6, #6]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADDI	R0, R5, #5]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	1	2	3	4	0	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:8
Pre-Issue Buffer:
	Entry 0:		[ADD	R2, R2, R2]
	Entry 1:		[ADD	R3, R3, R3]
	Entry 2:		[ADD	R4, R4, R4]
	Entry 3:		[ADD	R5, R5, R5]
Pre_ALU Queue:
	Entry 0:		[ADD	R1, R1, R1]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADDI	R0, R6, #6]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	1	2	3	4	5	0	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:9
Pre-Issue Buffer:
	Entry 0:		[ADD	R3, R3, R3]
	Entry 1:		[ADD	R4, R4, R4]
	Entry 2:		[ADD	R5, R5, R5]
	Entry 3:	
Pre_ALU Queue:
	Entry 0:		[ADD	R2, R2, R2]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADD	R1, R1, R1]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	1	2	3	4	5	6	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:10
Pre-Issue Buffer:
	Entry 0:		[ADD	R4, R4, R4]
	Entry 1:		[ADD	R5, R5, R5]
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:		[ADD	R3, R3, R3]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADD	R2, R2, R2]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	2	2	3	4	5	6	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:11
Pre-Issue Buffer:
	Entry 0:		[ADD	R5, R5, R5]
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:		[ADD	R4, R4, R4]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADD	R3, R3, R3]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	2	4	3	4	5	6	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:12
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:		[ADD	R5, R5, R5]
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADD	R4, R4, R4]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	2	4	6	4	5	6	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:13
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADD	R5, R5, R5]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	2	4	6	8	5	6	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

--------------------
Cycle:14
Pre-Issue Buffer:
	Entry 0:	
	Entry 1:	
	Entry 2:	
	Entry 3:	
Pre_ALU Queue:
	Entry 0:	
	Entry 1:	
Post_ALU Queue:
	Entry 0:		[ADD	R5, R5, R5]
Pre_MEM Queue:
	Entry 0:	
	Entry 1:	
Post_MEM Queue:
	Entry 0:	
Registers:
r00:	0	2	4	6	8	5	6	0
r08:	0	0	0	0	0	0	0	0
r016:	0	0	0	0	0	0	0	0
r024:	0	0	0	0	0	0	0	0

Cache:
Set 0: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 1: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 2: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Set 3: LRU = 0
	Entry 1: [(0,0,0)<0,0>]
	Entry 2: [(0,0,0)<0,0>]
Data:
144:	0	1	2	3	4	5	6	7	

