<dec f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='331' type='llvm::BitTracker::RegisterCell &amp; llvm::BitTracker::RegisterCell::regify(unsigned int R)'/>
<def f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='320' ll='327' type='BT::RegisterCell &amp; llvm::BitTracker::RegisterCell::regify(unsigned int R)'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='384' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='330'>// Replace the ref-to-reg-0 bit values with the given register.</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='840' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='842' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='844' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='846' u='c' c='_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_'/>
