set ::env(PROJECT_NAME) design18
set ::env(DESIGN_TOP) design18_19_28_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design18
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design18/design18_19_28.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
